
roboime-firmware-RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000122c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000136c  08012450  08012450  00022450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000108  080137bc  080137bc  000237bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000001c0  080138c4  080138c4  000238c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   0000000c  08013a84  08013a84  00023a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08013a90  08013a90  00023a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  08013a94  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  0003067c  2**0
                  CONTENTS
  9 .bss          000001b4  2000067c  2000067c  0003067c  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000830  20000830  0003067c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003067c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e155  00000000  00000000  000306ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000296d  00000000  00000000  0003e801  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d98  00000000  00000000  00041170  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c30  00000000  00000000  00041f08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00005327  00000000  00000000  00042b38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004333  00000000  00000000  00047e5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007e  00000000  00000000  0004c192  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005bfc  00000000  00000000  0004c210  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         000000cc  00000000  00000000  00051e0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      000001b9  00000000  00000000  00051ed8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000067c 	.word	0x2000067c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012438 	.word	0x08012438

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000680 	.word	0x20000680
 80001cc:	08012438 	.word	0x08012438

080001d0 <d_make_comp>:
 80001d0:	b470      	push	{r4, r5, r6}
 80001d2:	1e4c      	subs	r4, r1, #1
 80001d4:	2c4a      	cmp	r4, #74	; 0x4a
 80001d6:	d82c      	bhi.n	8000232 <d_make_comp+0x62>
 80001d8:	e8df f004 	tbb	[pc, r4]
 80001dc:	3c3c3c3c 	.word	0x3c3c3c3c
 80001e0:	2b2b2b2b 	.word	0x2b2b2b2b
 80001e4:	263c2626 	.word	0x263c2626
 80001e8:	26262626 	.word	0x26262626
 80001ec:	26262626 	.word	0x26262626
 80001f0:	2b262626 	.word	0x2b262626
 80001f4:	27272727 	.word	0x27272727
 80001f8:	27272727 	.word	0x27272727
 80001fc:	2626263c 	.word	0x2626263c
 8000200:	262b2626 	.word	0x262b2626
 8000204:	2b3c3d27 	.word	0x2b3c3d27
 8000208:	3d27273c 	.word	0x3d27273c
 800020c:	26262b2b 	.word	0x26262b2b
 8000210:	3c3c3c3c 	.word	0x3c3c3c3c
 8000214:	3c3c263c 	.word	0x3c3c263c
 8000218:	2b2b3c26 	.word	0x2b2b3c26
 800021c:	2b262626 	.word	0x2b262626
 8000220:	26262b2b 	.word	0x26262b2b
 8000224:	3c26      	.short	0x3c26
 8000226:	3c          	.byte	0x3c
 8000227:	00          	.byte	0x00
 8000228:	b1ca      	cbz	r2, 800025e <d_make_comp+0x8e>
 800022a:	6944      	ldr	r4, [r0, #20]
 800022c:	6985      	ldr	r5, [r0, #24]
 800022e:	42ac      	cmp	r4, r5
 8000230:	db02      	blt.n	8000238 <d_make_comp+0x68>
 8000232:	2000      	movs	r0, #0
 8000234:	bc70      	pop	{r4, r5, r6}
 8000236:	4770      	bx	lr
 8000238:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 800023c:	6906      	ldr	r6, [r0, #16]
 800023e:	3401      	adds	r4, #1
 8000240:	00ad      	lsls	r5, r5, #2
 8000242:	6144      	str	r4, [r0, #20]
 8000244:	1974      	adds	r4, r6, r5
 8000246:	d00c      	beq.n	8000262 <d_make_comp+0x92>
 8000248:	5571      	strb	r1, [r6, r5]
 800024a:	6062      	str	r2, [r4, #4]
 800024c:	60a3      	str	r3, [r4, #8]
 800024e:	4620      	mov	r0, r4
 8000250:	bc70      	pop	{r4, r5, r6}
 8000252:	4770      	bx	lr
 8000254:	b11a      	cbz	r2, 800025e <d_make_comp+0x8e>
 8000256:	2b00      	cmp	r3, #0
 8000258:	d1e7      	bne.n	800022a <d_make_comp+0x5a>
 800025a:	4618      	mov	r0, r3
 800025c:	e7ea      	b.n	8000234 <d_make_comp+0x64>
 800025e:	4610      	mov	r0, r2
 8000260:	e7e8      	b.n	8000234 <d_make_comp+0x64>
 8000262:	4620      	mov	r0, r4
 8000264:	e7e6      	b.n	8000234 <d_make_comp+0x64>
 8000266:	bf00      	nop

08000268 <d_cv_qualifiers>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	68c3      	ldr	r3, [r0, #12]
 800026e:	f1b2 0a00 	subs.w	sl, r2, #0
 8000272:	4604      	mov	r4, r0
 8000274:	460f      	mov	r7, r1
 8000276:	781a      	ldrb	r2, [r3, #0]
 8000278:	bf15      	itete	ne
 800027a:	f04f 081c 	movne.w	r8, #28
 800027e:	f04f 0819 	moveq.w	r8, #25
 8000282:	f04f 091d 	movne.w	r9, #29
 8000286:	f04f 091a 	moveq.w	r9, #26
 800028a:	bf14      	ite	ne
 800028c:	261e      	movne	r6, #30
 800028e:	261b      	moveq	r6, #27
 8000290:	460d      	mov	r5, r1
 8000292:	e012      	b.n	80002ba <d_cv_qualifiers+0x52>
 8000294:	2a56      	cmp	r2, #86	; 0x56
 8000296:	d01b      	beq.n	80002d0 <d_cv_qualifiers+0x68>
 8000298:	2a4b      	cmp	r2, #75	; 0x4b
 800029a:	d122      	bne.n	80002e2 <d_cv_qualifiers+0x7a>
 800029c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800029e:	60e1      	str	r1, [r4, #12]
 80002a0:	3306      	adds	r3, #6
 80002a2:	6323      	str	r3, [r4, #48]	; 0x30
 80002a4:	4631      	mov	r1, r6
 80002a6:	2300      	movs	r3, #0
 80002a8:	461a      	mov	r2, r3
 80002aa:	4620      	mov	r0, r4
 80002ac:	f7ff ff90 	bl	80001d0 <d_make_comp>
 80002b0:	6028      	str	r0, [r5, #0]
 80002b2:	b1a0      	cbz	r0, 80002de <d_cv_qualifiers+0x76>
 80002b4:	68e3      	ldr	r3, [r4, #12]
 80002b6:	781a      	ldrb	r2, [r3, #0]
 80002b8:	1d05      	adds	r5, r0, #4
 80002ba:	2a72      	cmp	r2, #114	; 0x72
 80002bc:	f103 0101 	add.w	r1, r3, #1
 80002c0:	d1e8      	bne.n	8000294 <d_cv_qualifiers+0x2c>
 80002c2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80002c4:	3301      	adds	r3, #1
 80002c6:	3209      	adds	r2, #9
 80002c8:	60e3      	str	r3, [r4, #12]
 80002ca:	6322      	str	r2, [r4, #48]	; 0x30
 80002cc:	4641      	mov	r1, r8
 80002ce:	e7ea      	b.n	80002a6 <d_cv_qualifiers+0x3e>
 80002d0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80002d2:	3301      	adds	r3, #1
 80002d4:	3209      	adds	r2, #9
 80002d6:	60e3      	str	r3, [r4, #12]
 80002d8:	6322      	str	r2, [r4, #48]	; 0x30
 80002da:	4649      	mov	r1, r9
 80002dc:	e7e3      	b.n	80002a6 <d_cv_qualifiers+0x3e>
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	f1ba 0f00 	cmp.w	sl, #0
 80002e6:	d101      	bne.n	80002ec <d_cv_qualifiers+0x84>
 80002e8:	2a46      	cmp	r2, #70	; 0x46
 80002ea:	d002      	beq.n	80002f2 <d_cv_qualifiers+0x8a>
 80002ec:	4628      	mov	r0, r5
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	42bd      	cmp	r5, r7
 80002f4:	d0fa      	beq.n	80002ec <d_cv_qualifiers+0x84>
 80002f6:	201d      	movs	r0, #29
 80002f8:	211e      	movs	r1, #30
 80002fa:	221c      	movs	r2, #28
 80002fc:	e007      	b.n	800030e <d_cv_qualifiers+0xa6>
 80002fe:	2b1b      	cmp	r3, #27
 8000300:	d00b      	beq.n	800031a <d_cv_qualifiers+0xb2>
 8000302:	2b19      	cmp	r3, #25
 8000304:	d100      	bne.n	8000308 <d_cv_qualifiers+0xa0>
 8000306:	703a      	strb	r2, [r7, #0]
 8000308:	3704      	adds	r7, #4
 800030a:	42bd      	cmp	r5, r7
 800030c:	d0ee      	beq.n	80002ec <d_cv_qualifiers+0x84>
 800030e:	683f      	ldr	r7, [r7, #0]
 8000310:	783b      	ldrb	r3, [r7, #0]
 8000312:	2b1a      	cmp	r3, #26
 8000314:	d1f3      	bne.n	80002fe <d_cv_qualifiers+0x96>
 8000316:	7038      	strb	r0, [r7, #0]
 8000318:	e7f6      	b.n	8000308 <d_cv_qualifiers+0xa0>
 800031a:	7039      	strb	r1, [r7, #0]
 800031c:	e7f4      	b.n	8000308 <d_cv_qualifiers+0xa0>
 800031e:	bf00      	nop

08000320 <d_ref_qualifier>:
 8000320:	b410      	push	{r4}
 8000322:	68c3      	ldr	r3, [r0, #12]
 8000324:	781c      	ldrb	r4, [r3, #0]
 8000326:	2c52      	cmp	r4, #82	; 0x52
 8000328:	460a      	mov	r2, r1
 800032a:	d00f      	beq.n	800034c <d_ref_qualifier+0x2c>
 800032c:	2c4f      	cmp	r4, #79	; 0x4f
 800032e:	d003      	beq.n	8000338 <d_ref_qualifier+0x18>
 8000330:	4608      	mov	r0, r1
 8000332:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800033a:	3103      	adds	r1, #3
 800033c:	6301      	str	r1, [r0, #48]	; 0x30
 800033e:	2120      	movs	r1, #32
 8000340:	3301      	adds	r3, #1
 8000342:	60c3      	str	r3, [r0, #12]
 8000344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000348:	2300      	movs	r3, #0
 800034a:	e741      	b.n	80001d0 <d_make_comp>
 800034c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800034e:	3102      	adds	r1, #2
 8000350:	6301      	str	r1, [r0, #48]	; 0x30
 8000352:	211f      	movs	r1, #31
 8000354:	e7f4      	b.n	8000340 <d_ref_qualifier+0x20>
 8000356:	bf00      	nop

08000358 <d_count_templates_scopes>:
 8000358:	2a00      	cmp	r2, #0
 800035a:	d04c      	beq.n	80003f6 <d_count_templates_scopes+0x9e>
 800035c:	b570      	push	{r4, r5, r6, lr}
 800035e:	4605      	mov	r5, r0
 8000360:	460e      	mov	r6, r1
 8000362:	4614      	mov	r4, r2
 8000364:	7823      	ldrb	r3, [r4, #0]
 8000366:	3b01      	subs	r3, #1
 8000368:	2b4a      	cmp	r3, #74	; 0x4a
 800036a:	d82a      	bhi.n	80003c2 <d_count_templates_scopes+0x6a>
 800036c:	e8df f003 	tbb	[pc, r3]
 8000370:	3e353535 	.word	0x3e353535
 8000374:	26262929 	.word	0x26262929
 8000378:	35353535 	.word	0x35353535
 800037c:	35353535 	.word	0x35353535
 8000380:	35353535 	.word	0x35353535
 8000384:	29353535 	.word	0x29353535
 8000388:	35353535 	.word	0x35353535
 800038c:	35353535 	.word	0x35353535
 8000390:	2e2e3535 	.word	0x2e2e3535
 8000394:	35293535 	.word	0x35293535
 8000398:	2a353535 	.word	0x2a353535
 800039c:	35353535 	.word	0x35353535
 80003a0:	35352629 	.word	0x35352629
 80003a4:	35353535 	.word	0x35353535
 80003a8:	35353535 	.word	0x35353535
 80003ac:	29293535 	.word	0x29293535
 80003b0:	2a2a2a35 	.word	0x2a2a2a35
 80003b4:	3535292a 	.word	0x3535292a
 80003b8:	3535      	.short	0x3535
 80003ba:	35          	.byte	0x35
 80003bb:	00          	.byte	0x00
 80003bc:	68a4      	ldr	r4, [r4, #8]
 80003be:	2c00      	cmp	r4, #0
 80003c0:	d1d0      	bne.n	8000364 <d_count_templates_scopes+0xc>
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	6864      	ldr	r4, [r4, #4]
 80003c6:	2c00      	cmp	r4, #0
 80003c8:	d1cc      	bne.n	8000364 <d_count_templates_scopes+0xc>
 80003ca:	e7fa      	b.n	80003c2 <d_count_templates_scopes+0x6a>
 80003cc:	6862      	ldr	r2, [r4, #4]
 80003ce:	7813      	ldrb	r3, [r2, #0]
 80003d0:	2b05      	cmp	r3, #5
 80003d2:	d103      	bne.n	80003dc <d_count_templates_scopes+0x84>
 80003d4:	6833      	ldr	r3, [r6, #0]
 80003d6:	3301      	adds	r3, #1
 80003d8:	6033      	str	r3, [r6, #0]
 80003da:	6862      	ldr	r2, [r4, #4]
 80003dc:	4631      	mov	r1, r6
 80003de:	4628      	mov	r0, r5
 80003e0:	f7ff ffba 	bl	8000358 <d_count_templates_scopes>
 80003e4:	68a4      	ldr	r4, [r4, #8]
 80003e6:	2c00      	cmp	r4, #0
 80003e8:	d1bc      	bne.n	8000364 <d_count_templates_scopes+0xc>
 80003ea:	e7ea      	b.n	80003c2 <d_count_templates_scopes+0x6a>
 80003ec:	682b      	ldr	r3, [r5, #0]
 80003ee:	3301      	adds	r3, #1
 80003f0:	602b      	str	r3, [r5, #0]
 80003f2:	6862      	ldr	r2, [r4, #4]
 80003f4:	e7f2      	b.n	80003dc <d_count_templates_scopes+0x84>
 80003f6:	4770      	bx	lr

080003f8 <d_append_buffer>:
 80003f8:	b37a      	cbz	r2, 800045a <d_append_buffer+0x62>
 80003fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003fe:	460d      	mov	r5, r1
 8000400:	4604      	mov	r4, r0
 8000402:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000406:	18af      	adds	r7, r5, r2
 8000408:	f04f 0800 	mov.w	r8, #0
 800040c:	e009      	b.n	8000422 <d_append_buffer+0x2a>
 800040e:	460b      	mov	r3, r1
 8000410:	42bd      	cmp	r5, r7
 8000412:	f101 0101 	add.w	r1, r1, #1
 8000416:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800041a:	54e6      	strb	r6, [r4, r3]
 800041c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000420:	d019      	beq.n	8000456 <d_append_buffer+0x5e>
 8000422:	29ff      	cmp	r1, #255	; 0xff
 8000424:	f815 6b01 	ldrb.w	r6, [r5], #1
 8000428:	d1f1      	bne.n	800040e <d_append_buffer+0x16>
 800042a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800042e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8000432:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000436:	4620      	mov	r0, r4
 8000438:	4798      	blx	r3
 800043a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800043e:	3301      	adds	r3, #1
 8000440:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000444:	2300      	movs	r3, #0
 8000446:	2101      	movs	r1, #1
 8000448:	42bd      	cmp	r5, r7
 800044a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800044e:	54e6      	strb	r6, [r4, r3]
 8000450:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000454:	d1e5      	bne.n	8000422 <d_append_buffer+0x2a>
 8000456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800045a:	4770      	bx	lr

0800045c <d_number.isra.0>:
 800045c:	b430      	push	{r4, r5}
 800045e:	6803      	ldr	r3, [r0, #0]
 8000460:	781a      	ldrb	r2, [r3, #0]
 8000462:	2a6e      	cmp	r2, #110	; 0x6e
 8000464:	4604      	mov	r4, r0
 8000466:	d016      	beq.n	8000496 <d_number.isra.0+0x3a>
 8000468:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800046c:	2909      	cmp	r1, #9
 800046e:	d81c      	bhi.n	80004aa <d_number.isra.0+0x4e>
 8000470:	2500      	movs	r5, #0
 8000472:	2000      	movs	r0, #0
 8000474:	3301      	adds	r3, #1
 8000476:	6023      	str	r3, [r4, #0]
 8000478:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800047c:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8000480:	781a      	ldrb	r2, [r3, #0]
 8000482:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8000486:	2909      	cmp	r1, #9
 8000488:	f1a0 0030 	sub.w	r0, r0, #48	; 0x30
 800048c:	d9f2      	bls.n	8000474 <d_number.isra.0+0x18>
 800048e:	b105      	cbz	r5, 8000492 <d_number.isra.0+0x36>
 8000490:	4240      	negs	r0, r0
 8000492:	bc30      	pop	{r4, r5}
 8000494:	4770      	bx	lr
 8000496:	1c59      	adds	r1, r3, #1
 8000498:	6001      	str	r1, [r0, #0]
 800049a:	785a      	ldrb	r2, [r3, #1]
 800049c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80004a0:	2b09      	cmp	r3, #9
 80004a2:	d802      	bhi.n	80004aa <d_number.isra.0+0x4e>
 80004a4:	460b      	mov	r3, r1
 80004a6:	2501      	movs	r5, #1
 80004a8:	e7e3      	b.n	8000472 <d_number.isra.0+0x16>
 80004aa:	2000      	movs	r0, #0
 80004ac:	e7f1      	b.n	8000492 <d_number.isra.0+0x36>
 80004ae:	bf00      	nop

080004b0 <d_number_component>:
 80004b0:	6943      	ldr	r3, [r0, #20]
 80004b2:	6982      	ldr	r2, [r0, #24]
 80004b4:	4293      	cmp	r3, r2
 80004b6:	da14      	bge.n	80004e2 <d_number_component+0x32>
 80004b8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80004bc:	6901      	ldr	r1, [r0, #16]
 80004be:	0092      	lsls	r2, r2, #2
 80004c0:	b510      	push	{r4, lr}
 80004c2:	3301      	adds	r3, #1
 80004c4:	188c      	adds	r4, r1, r2
 80004c6:	6143      	str	r3, [r0, #20]
 80004c8:	d008      	beq.n	80004dc <d_number_component+0x2c>
 80004ca:	2340      	movs	r3, #64	; 0x40
 80004cc:	548b      	strb	r3, [r1, r2]
 80004ce:	300c      	adds	r0, #12
 80004d0:	f7ff ffc4 	bl	800045c <d_number.isra.0>
 80004d4:	4623      	mov	r3, r4
 80004d6:	6060      	str	r0, [r4, #4]
 80004d8:	4618      	mov	r0, r3
 80004da:	bd10      	pop	{r4, pc}
 80004dc:	4623      	mov	r3, r4
 80004de:	4618      	mov	r0, r3
 80004e0:	bd10      	pop	{r4, pc}
 80004e2:	2300      	movs	r3, #0
 80004e4:	4618      	mov	r0, r3
 80004e6:	4770      	bx	lr

080004e8 <d_compact_number>:
 80004e8:	b510      	push	{r4, lr}
 80004ea:	68c3      	ldr	r3, [r0, #12]
 80004ec:	781a      	ldrb	r2, [r3, #0]
 80004ee:	2a5f      	cmp	r2, #95	; 0x5f
 80004f0:	4604      	mov	r4, r0
 80004f2:	d00b      	beq.n	800050c <d_compact_number+0x24>
 80004f4:	2a6e      	cmp	r2, #110	; 0x6e
 80004f6:	d006      	beq.n	8000506 <d_compact_number+0x1e>
 80004f8:	300c      	adds	r0, #12
 80004fa:	f7ff ffaf 	bl	800045c <d_number.isra.0>
 80004fe:	68e3      	ldr	r3, [r4, #12]
 8000500:	781a      	ldrb	r2, [r3, #0]
 8000502:	2a5f      	cmp	r2, #95	; 0x5f
 8000504:	d006      	beq.n	8000514 <d_compact_number+0x2c>
 8000506:	f04f 30ff 	mov.w	r0, #4294967295
 800050a:	bd10      	pop	{r4, pc}
 800050c:	2000      	movs	r0, #0
 800050e:	3301      	adds	r3, #1
 8000510:	60e3      	str	r3, [r4, #12]
 8000512:	bd10      	pop	{r4, pc}
 8000514:	3001      	adds	r0, #1
 8000516:	e7fa      	b.n	800050e <d_compact_number+0x26>

08000518 <d_template_param>:
 8000518:	b538      	push	{r3, r4, r5, lr}
 800051a:	68c3      	ldr	r3, [r0, #12]
 800051c:	781a      	ldrb	r2, [r3, #0]
 800051e:	2a54      	cmp	r2, #84	; 0x54
 8000520:	d001      	beq.n	8000526 <d_template_param+0xe>
 8000522:	2000      	movs	r0, #0
 8000524:	bd38      	pop	{r3, r4, r5, pc}
 8000526:	3301      	adds	r3, #1
 8000528:	60c3      	str	r3, [r0, #12]
 800052a:	4604      	mov	r4, r0
 800052c:	f7ff ffdc 	bl	80004e8 <d_compact_number>
 8000530:	1e05      	subs	r5, r0, #0
 8000532:	dbf6      	blt.n	8000522 <d_template_param+0xa>
 8000534:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000536:	6963      	ldr	r3, [r4, #20]
 8000538:	69a1      	ldr	r1, [r4, #24]
 800053a:	3201      	adds	r2, #1
 800053c:	428b      	cmp	r3, r1
 800053e:	62a2      	str	r2, [r4, #40]	; 0x28
 8000540:	daef      	bge.n	8000522 <d_template_param+0xa>
 8000542:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000546:	6921      	ldr	r1, [r4, #16]
 8000548:	3301      	adds	r3, #1
 800054a:	0092      	lsls	r2, r2, #2
 800054c:	6163      	str	r3, [r4, #20]
 800054e:	188b      	adds	r3, r1, r2
 8000550:	d0e7      	beq.n	8000522 <d_template_param+0xa>
 8000552:	2005      	movs	r0, #5
 8000554:	5488      	strb	r0, [r1, r2]
 8000556:	605d      	str	r5, [r3, #4]
 8000558:	4618      	mov	r0, r3
 800055a:	bd38      	pop	{r3, r4, r5, pc}

0800055c <d_source_name>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	4604      	mov	r4, r0
 8000560:	300c      	adds	r0, #12
 8000562:	f7ff ff7b 	bl	800045c <d_number.isra.0>
 8000566:	1e06      	subs	r6, r0, #0
 8000568:	dd4e      	ble.n	8000608 <d_source_name+0xac>
 800056a:	68e5      	ldr	r5, [r4, #12]
 800056c:	6863      	ldr	r3, [r4, #4]
 800056e:	1b5b      	subs	r3, r3, r5
 8000570:	429e      	cmp	r6, r3
 8000572:	dc2c      	bgt.n	80005ce <d_source_name+0x72>
 8000574:	68a2      	ldr	r2, [r4, #8]
 8000576:	19ab      	adds	r3, r5, r6
 8000578:	0752      	lsls	r2, r2, #29
 800057a:	60e3      	str	r3, [r4, #12]
 800057c:	d504      	bpl.n	8000588 <d_source_name+0x2c>
 800057e:	5daa      	ldrb	r2, [r5, r6]
 8000580:	2a24      	cmp	r2, #36	; 0x24
 8000582:	bf04      	itt	eq
 8000584:	3301      	addeq	r3, #1
 8000586:	60e3      	streq	r3, [r4, #12]
 8000588:	2e09      	cmp	r6, #9
 800058a:	dd0c      	ble.n	80005a6 <d_source_name+0x4a>
 800058c:	2208      	movs	r2, #8
 800058e:	491f      	ldr	r1, [pc, #124]	; (800060c <d_source_name+0xb0>)
 8000590:	4628      	mov	r0, r5
 8000592:	f00e fe01 	bl	800f198 <memcmp>
 8000596:	b930      	cbnz	r0, 80005a6 <d_source_name+0x4a>
 8000598:	7a2b      	ldrb	r3, [r5, #8]
 800059a:	2b2e      	cmp	r3, #46	; 0x2e
 800059c:	d01a      	beq.n	80005d4 <d_source_name+0x78>
 800059e:	2b5f      	cmp	r3, #95	; 0x5f
 80005a0:	d018      	beq.n	80005d4 <d_source_name+0x78>
 80005a2:	2b24      	cmp	r3, #36	; 0x24
 80005a4:	d016      	beq.n	80005d4 <d_source_name+0x78>
 80005a6:	6963      	ldr	r3, [r4, #20]
 80005a8:	69a2      	ldr	r2, [r4, #24]
 80005aa:	4293      	cmp	r3, r2
 80005ac:	da0f      	bge.n	80005ce <d_source_name+0x72>
 80005ae:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80005b2:	6921      	ldr	r1, [r4, #16]
 80005b4:	3301      	adds	r3, #1
 80005b6:	0092      	lsls	r2, r2, #2
 80005b8:	6163      	str	r3, [r4, #20]
 80005ba:	188b      	adds	r3, r1, r2
 80005bc:	d007      	beq.n	80005ce <d_source_name+0x72>
 80005be:	b135      	cbz	r5, 80005ce <d_source_name+0x72>
 80005c0:	2000      	movs	r0, #0
 80005c2:	5488      	strb	r0, [r1, r2]
 80005c4:	4618      	mov	r0, r3
 80005c6:	605d      	str	r5, [r3, #4]
 80005c8:	609e      	str	r6, [r3, #8]
 80005ca:	62e0      	str	r0, [r4, #44]	; 0x2c
 80005cc:	bd70      	pop	{r4, r5, r6, pc}
 80005ce:	2000      	movs	r0, #0
 80005d0:	62e0      	str	r0, [r4, #44]	; 0x2c
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	7a6b      	ldrb	r3, [r5, #9]
 80005d6:	2b4e      	cmp	r3, #78	; 0x4e
 80005d8:	d1e5      	bne.n	80005a6 <d_source_name+0x4a>
 80005da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80005dc:	6962      	ldr	r2, [r4, #20]
 80005de:	69a1      	ldr	r1, [r4, #24]
 80005e0:	3316      	adds	r3, #22
 80005e2:	1b9e      	subs	r6, r3, r6
 80005e4:	428a      	cmp	r2, r1
 80005e6:	6326      	str	r6, [r4, #48]	; 0x30
 80005e8:	daf1      	bge.n	80005ce <d_source_name+0x72>
 80005ea:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80005ee:	6921      	ldr	r1, [r4, #16]
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	3201      	adds	r2, #1
 80005f4:	18c8      	adds	r0, r1, r3
 80005f6:	6162      	str	r2, [r4, #20]
 80005f8:	d0e9      	beq.n	80005ce <d_source_name+0x72>
 80005fa:	2500      	movs	r5, #0
 80005fc:	54cd      	strb	r5, [r1, r3]
 80005fe:	4a04      	ldr	r2, [pc, #16]	; (8000610 <d_source_name+0xb4>)
 8000600:	6042      	str	r2, [r0, #4]
 8000602:	2315      	movs	r3, #21
 8000604:	6083      	str	r3, [r0, #8]
 8000606:	e7e3      	b.n	80005d0 <d_source_name+0x74>
 8000608:	2000      	movs	r0, #0
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	08012df4 	.word	0x08012df4
 8000610:	08012e00 	.word	0x08012e00

08000614 <d_abi_tags>:
 8000614:	b538      	push	{r3, r4, r5, lr}
 8000616:	68c3      	ldr	r3, [r0, #12]
 8000618:	781a      	ldrb	r2, [r3, #0]
 800061a:	2a42      	cmp	r2, #66	; 0x42
 800061c:	460d      	mov	r5, r1
 800061e:	d110      	bne.n	8000642 <d_abi_tags+0x2e>
 8000620:	4604      	mov	r4, r0
 8000622:	3301      	adds	r3, #1
 8000624:	60e3      	str	r3, [r4, #12]
 8000626:	4620      	mov	r0, r4
 8000628:	f7ff ff98 	bl	800055c <d_source_name>
 800062c:	462a      	mov	r2, r5
 800062e:	4603      	mov	r3, r0
 8000630:	214a      	movs	r1, #74	; 0x4a
 8000632:	4620      	mov	r0, r4
 8000634:	f7ff fdcc 	bl	80001d0 <d_make_comp>
 8000638:	68e3      	ldr	r3, [r4, #12]
 800063a:	781a      	ldrb	r2, [r3, #0]
 800063c:	2a42      	cmp	r2, #66	; 0x42
 800063e:	4605      	mov	r5, r0
 8000640:	d0ef      	beq.n	8000622 <d_abi_tags+0xe>
 8000642:	4628      	mov	r0, r5
 8000644:	bd38      	pop	{r3, r4, r5, pc}
 8000646:	bf00      	nop

08000648 <d_substitution>:
 8000648:	68c2      	ldr	r2, [r0, #12]
 800064a:	7813      	ldrb	r3, [r2, #0]
 800064c:	2b53      	cmp	r3, #83	; 0x53
 800064e:	d002      	beq.n	8000656 <d_substitution+0xe>
 8000650:	2100      	movs	r1, #0
 8000652:	4608      	mov	r0, r1
 8000654:	4770      	bx	lr
 8000656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800065a:	1c53      	adds	r3, r2, #1
 800065c:	60c3      	str	r3, [r0, #12]
 800065e:	7853      	ldrb	r3, [r2, #1]
 8000660:	b18b      	cbz	r3, 8000686 <d_substitution+0x3e>
 8000662:	1c93      	adds	r3, r2, #2
 8000664:	60c3      	str	r3, [r0, #12]
 8000666:	7854      	ldrb	r4, [r2, #1]
 8000668:	2c5f      	cmp	r4, #95	; 0x5f
 800066a:	d12d      	bne.n	80006c8 <d_substitution+0x80>
 800066c:	2300      	movs	r3, #0
 800066e:	6a02      	ldr	r2, [r0, #32]
 8000670:	4293      	cmp	r3, r2
 8000672:	d21c      	bcs.n	80006ae <d_substitution+0x66>
 8000674:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000676:	69c1      	ldr	r1, [r0, #28]
 8000678:	3201      	adds	r2, #1
 800067a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800067e:	6282      	str	r2, [r0, #40]	; 0x28
 8000680:	4608      	mov	r0, r1
 8000682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000686:	461c      	mov	r4, r3
 8000688:	6883      	ldr	r3, [r0, #8]
 800068a:	f003 0308 	and.w	r3, r3, #8
 800068e:	2b00      	cmp	r3, #0
 8000690:	bf14      	ite	ne
 8000692:	2501      	movne	r5, #1
 8000694:	2500      	moveq	r5, #0
 8000696:	d00e      	beq.n	80006b6 <d_substitution+0x6e>
 8000698:	4b4d      	ldr	r3, [pc, #308]	; (80007d0 <d_substitution+0x188>)
 800069a:	2274      	movs	r2, #116	; 0x74
 800069c:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 80006a0:	e001      	b.n	80006a6 <d_substitution+0x5e>
 80006a2:	f813 2f1c 	ldrb.w	r2, [r3, #28]!
 80006a6:	4294      	cmp	r4, r2
 80006a8:	d037      	beq.n	800071a <d_substitution+0xd2>
 80006aa:	428b      	cmp	r3, r1
 80006ac:	d1f9      	bne.n	80006a2 <d_substitution+0x5a>
 80006ae:	2100      	movs	r1, #0
 80006b0:	4608      	mov	r0, r1
 80006b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006b6:	2900      	cmp	r1, #0
 80006b8:	d0ee      	beq.n	8000698 <d_substitution+0x50>
 80006ba:	68c3      	ldr	r3, [r0, #12]
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	3b43      	subs	r3, #67	; 0x43
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	bf98      	it	ls
 80006c4:	2501      	movls	r5, #1
 80006c6:	e7e7      	b.n	8000698 <d_substitution+0x50>
 80006c8:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
 80006cc:	b2eb      	uxtb	r3, r5
 80006ce:	2b09      	cmp	r3, #9
 80006d0:	d879      	bhi.n	80007c6 <d_substitution+0x17e>
 80006d2:	2100      	movs	r1, #0
 80006d4:	e00d      	b.n	80006f2 <d_substitution+0xaa>
 80006d6:	3b30      	subs	r3, #48	; 0x30
 80006d8:	4299      	cmp	r1, r3
 80006da:	d8e8      	bhi.n	80006ae <d_substitution+0x66>
 80006dc:	68c2      	ldr	r2, [r0, #12]
 80006de:	7814      	ldrb	r4, [r2, #0]
 80006e0:	1c51      	adds	r1, r2, #1
 80006e2:	b11c      	cbz	r4, 80006ec <d_substitution+0xa4>
 80006e4:	60c1      	str	r1, [r0, #12]
 80006e6:	7814      	ldrb	r4, [r2, #0]
 80006e8:	2c5f      	cmp	r4, #95	; 0x5f
 80006ea:	d014      	beq.n	8000716 <d_substitution+0xce>
 80006ec:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
 80006f0:	4619      	mov	r1, r3
 80006f2:	b2ed      	uxtb	r5, r5
 80006f4:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 80006f8:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80006fc:	2d09      	cmp	r5, #9
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000704:	d9e7      	bls.n	80006d6 <d_substitution+0x8e>
 8000706:	2a19      	cmp	r2, #25
 8000708:	d8d1      	bhi.n	80006ae <d_substitution+0x66>
 800070a:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 800070e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8000712:	3b37      	subs	r3, #55	; 0x37
 8000714:	e7e0      	b.n	80006d8 <d_substitution+0x90>
 8000716:	3301      	adds	r3, #1
 8000718:	e7a9      	b.n	800066e <d_substitution+0x26>
 800071a:	695c      	ldr	r4, [r3, #20]
 800071c:	2c00      	cmp	r4, #0
 800071e:	d049      	beq.n	80007b4 <d_substitution+0x16c>
 8000720:	6942      	ldr	r2, [r0, #20]
 8000722:	6981      	ldr	r1, [r0, #24]
 8000724:	428a      	cmp	r2, r1
 8000726:	da43      	bge.n	80007b0 <d_substitution+0x168>
 8000728:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 800072c:	f8d0 e010 	ldr.w	lr, [r0, #16]
 8000730:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8000734:	00b6      	lsls	r6, r6, #2
 8000736:	3201      	adds	r2, #1
 8000738:	eb1e 0706 	adds.w	r7, lr, r6
 800073c:	6142      	str	r2, [r0, #20]
 800073e:	d040      	beq.n	80007c2 <d_substitution+0x17a>
 8000740:	f04f 0c18 	mov.w	ip, #24
 8000744:	f80e c006 	strb.w	ip, [lr, r6]
 8000748:	463e      	mov	r6, r7
 800074a:	607c      	str	r4, [r7, #4]
 800074c:	f8c7 8008 	str.w	r8, [r7, #8]
 8000750:	62c6      	str	r6, [r0, #44]	; 0x2c
 8000752:	b345      	cbz	r5, 80007a6 <d_substitution+0x15e>
 8000754:	68de      	ldr	r6, [r3, #12]
 8000756:	691c      	ldr	r4, [r3, #16]
 8000758:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800075a:	4291      	cmp	r1, r2
 800075c:	4423      	add	r3, r4
 800075e:	6303      	str	r3, [r0, #48]	; 0x30
 8000760:	dd24      	ble.n	80007ac <d_substitution+0x164>
 8000762:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8000766:	6905      	ldr	r5, [r0, #16]
 8000768:	0089      	lsls	r1, r1, #2
 800076a:	3201      	adds	r2, #1
 800076c:	186b      	adds	r3, r5, r1
 800076e:	6142      	str	r2, [r0, #20]
 8000770:	d025      	beq.n	80007be <d_substitution+0x176>
 8000772:	2218      	movs	r2, #24
 8000774:	546a      	strb	r2, [r5, r1]
 8000776:	4619      	mov	r1, r3
 8000778:	605e      	str	r6, [r3, #4]
 800077a:	609c      	str	r4, [r3, #8]
 800077c:	68c3      	ldr	r3, [r0, #12]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b42      	cmp	r3, #66	; 0x42
 8000782:	f47f af7d 	bne.w	8000680 <d_substitution+0x38>
 8000786:	4604      	mov	r4, r0
 8000788:	f7ff ff44 	bl	8000614 <d_abi_tags>
 800078c:	2800      	cmp	r0, #0
 800078e:	d08e      	beq.n	80006ae <d_substitution+0x66>
 8000790:	6a23      	ldr	r3, [r4, #32]
 8000792:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000794:	4293      	cmp	r3, r2
 8000796:	da10      	bge.n	80007ba <d_substitution+0x172>
 8000798:	69e1      	ldr	r1, [r4, #28]
 800079a:	1c5a      	adds	r2, r3, #1
 800079c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 80007a0:	4601      	mov	r1, r0
 80007a2:	6222      	str	r2, [r4, #32]
 80007a4:	e76c      	b.n	8000680 <d_substitution+0x38>
 80007a6:	685e      	ldr	r6, [r3, #4]
 80007a8:	689c      	ldr	r4, [r3, #8]
 80007aa:	e7d5      	b.n	8000758 <d_substitution+0x110>
 80007ac:	2100      	movs	r1, #0
 80007ae:	e7e5      	b.n	800077c <d_substitution+0x134>
 80007b0:	2600      	movs	r6, #0
 80007b2:	e7cd      	b.n	8000750 <d_substitution+0x108>
 80007b4:	6981      	ldr	r1, [r0, #24]
 80007b6:	6942      	ldr	r2, [r0, #20]
 80007b8:	e7cb      	b.n	8000752 <d_substitution+0x10a>
 80007ba:	4601      	mov	r1, r0
 80007bc:	e760      	b.n	8000680 <d_substitution+0x38>
 80007be:	4619      	mov	r1, r3
 80007c0:	e7dc      	b.n	800077c <d_substitution+0x134>
 80007c2:	463e      	mov	r6, r7
 80007c4:	e7c4      	b.n	8000750 <d_substitution+0x108>
 80007c6:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80007ca:	2b19      	cmp	r3, #25
 80007cc:	d981      	bls.n	80006d2 <d_substitution+0x8a>
 80007ce:	e75b      	b.n	8000688 <d_substitution+0x40>
 80007d0:	08012450 	.word	0x08012450

080007d4 <d_call_offset>:
 80007d4:	b538      	push	{r3, r4, r5, lr}
 80007d6:	4604      	mov	r4, r0
 80007d8:	b929      	cbnz	r1, 80007e6 <d_call_offset+0x12>
 80007da:	68c3      	ldr	r3, [r0, #12]
 80007dc:	781a      	ldrb	r2, [r3, #0]
 80007de:	b132      	cbz	r2, 80007ee <d_call_offset+0x1a>
 80007e0:	1c5a      	adds	r2, r3, #1
 80007e2:	60c2      	str	r2, [r0, #12]
 80007e4:	7819      	ldrb	r1, [r3, #0]
 80007e6:	2968      	cmp	r1, #104	; 0x68
 80007e8:	d019      	beq.n	800081e <d_call_offset+0x4a>
 80007ea:	2976      	cmp	r1, #118	; 0x76
 80007ec:	d001      	beq.n	80007f2 <d_call_offset+0x1e>
 80007ee:	2000      	movs	r0, #0
 80007f0:	bd38      	pop	{r3, r4, r5, pc}
 80007f2:	f104 050c 	add.w	r5, r4, #12
 80007f6:	4628      	mov	r0, r5
 80007f8:	f7ff fe30 	bl	800045c <d_number.isra.0>
 80007fc:	68e3      	ldr	r3, [r4, #12]
 80007fe:	781a      	ldrb	r2, [r3, #0]
 8000800:	2a5f      	cmp	r2, #95	; 0x5f
 8000802:	d1f4      	bne.n	80007ee <d_call_offset+0x1a>
 8000804:	3301      	adds	r3, #1
 8000806:	60e3      	str	r3, [r4, #12]
 8000808:	4628      	mov	r0, r5
 800080a:	f7ff fe27 	bl	800045c <d_number.isra.0>
 800080e:	68e3      	ldr	r3, [r4, #12]
 8000810:	781a      	ldrb	r2, [r3, #0]
 8000812:	2a5f      	cmp	r2, #95	; 0x5f
 8000814:	d1eb      	bne.n	80007ee <d_call_offset+0x1a>
 8000816:	3301      	adds	r3, #1
 8000818:	60e3      	str	r3, [r4, #12]
 800081a:	2001      	movs	r0, #1
 800081c:	bd38      	pop	{r3, r4, r5, pc}
 800081e:	f104 000c 	add.w	r0, r4, #12
 8000822:	f7ff fe1b 	bl	800045c <d_number.isra.0>
 8000826:	e7f2      	b.n	800080e <d_call_offset+0x3a>

08000828 <d_lookup_template_argument.isra.6>:
 8000828:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 800082c:	4602      	mov	r2, r0
 800082e:	b1c3      	cbz	r3, 8000862 <d_lookup_template_argument.isra.6+0x3a>
 8000830:	685a      	ldr	r2, [r3, #4]
 8000832:	680b      	ldr	r3, [r1, #0]
 8000834:	6890      	ldr	r0, [r2, #8]
 8000836:	b170      	cbz	r0, 8000856 <d_lookup_template_argument.isra.6+0x2e>
 8000838:	7802      	ldrb	r2, [r0, #0]
 800083a:	2a2f      	cmp	r2, #47	; 0x2f
 800083c:	d10d      	bne.n	800085a <d_lookup_template_argument.isra.6+0x32>
 800083e:	2b00      	cmp	r3, #0
 8000840:	dc04      	bgt.n	800084c <d_lookup_template_argument.isra.6+0x24>
 8000842:	e009      	b.n	8000858 <d_lookup_template_argument.isra.6+0x30>
 8000844:	7802      	ldrb	r2, [r0, #0]
 8000846:	2a2f      	cmp	r2, #47	; 0x2f
 8000848:	d107      	bne.n	800085a <d_lookup_template_argument.isra.6+0x32>
 800084a:	b143      	cbz	r3, 800085e <d_lookup_template_argument.isra.6+0x36>
 800084c:	6880      	ldr	r0, [r0, #8]
 800084e:	3b01      	subs	r3, #1
 8000850:	2800      	cmp	r0, #0
 8000852:	d1f7      	bne.n	8000844 <d_lookup_template_argument.isra.6+0x1c>
 8000854:	4770      	bx	lr
 8000856:	4770      	bx	lr
 8000858:	d001      	beq.n	800085e <d_lookup_template_argument.isra.6+0x36>
 800085a:	2000      	movs	r0, #0
 800085c:	4770      	bx	lr
 800085e:	6840      	ldr	r0, [r0, #4]
 8000860:	4770      	bx	lr
 8000862:	2101      	movs	r1, #1
 8000864:	4618      	mov	r0, r3
 8000866:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
 800086a:	4770      	bx	lr

0800086c <d_find_pack>:
 800086c:	2900      	cmp	r1, #0
 800086e:	d041      	beq.n	80008f4 <d_find_pack+0x88>
 8000870:	b538      	push	{r3, r4, r5, lr}
 8000872:	4605      	mov	r5, r0
 8000874:	460c      	mov	r4, r1
 8000876:	7823      	ldrb	r3, [r4, #0]
 8000878:	2b4a      	cmp	r3, #74	; 0x4a
 800087a:	d827      	bhi.n	80008cc <d_find_pack+0x60>
 800087c:	e8df f003 	tbb	[pc, r3]
 8000880:	2626262e 	.word	0x2626262e
 8000884:	2b2e3026 	.word	0x2b2e3026
 8000888:	2626262b 	.word	0x2626262b
 800088c:	26262626 	.word	0x26262626
 8000890:	26262626 	.word	0x26262626
 8000894:	26262626 	.word	0x26262626
 8000898:	2626262e 	.word	0x2626262e
 800089c:	26262626 	.word	0x26262626
 80008a0:	26262626 	.word	0x26262626
 80008a4:	2e262626 	.word	0x2e262626
 80008a8:	26262626 	.word	0x26262626
 80008ac:	26262626 	.word	0x26262626
 80008b0:	262b2e26 	.word	0x262b2e26
 80008b4:	26262626 	.word	0x26262626
 80008b8:	26262626 	.word	0x26262626
 80008bc:	2e262626 	.word	0x2e262626
 80008c0:	26262626 	.word	0x26262626
 80008c4:	262e262e 	.word	0x262e262e
 80008c8:	2e26      	.short	0x2e26
 80008ca:	2e          	.byte	0x2e
 80008cb:	00          	.byte	0x00
 80008cc:	6861      	ldr	r1, [r4, #4]
 80008ce:	4628      	mov	r0, r5
 80008d0:	f7ff ffcc 	bl	800086c <d_find_pack>
 80008d4:	b918      	cbnz	r0, 80008de <d_find_pack+0x72>
 80008d6:	68a4      	ldr	r4, [r4, #8]
 80008d8:	2c00      	cmp	r4, #0
 80008da:	d1cc      	bne.n	8000876 <d_find_pack+0xa>
 80008dc:	2000      	movs	r0, #0
 80008de:	bd38      	pop	{r3, r4, r5, pc}
 80008e0:	1d21      	adds	r1, r4, #4
 80008e2:	4628      	mov	r0, r5
 80008e4:	f7ff ffa0 	bl	8000828 <d_lookup_template_argument.isra.6>
 80008e8:	2800      	cmp	r0, #0
 80008ea:	d0f7      	beq.n	80008dc <d_find_pack+0x70>
 80008ec:	7803      	ldrb	r3, [r0, #0]
 80008ee:	2b2f      	cmp	r3, #47	; 0x2f
 80008f0:	d1f4      	bne.n	80008dc <d_find_pack+0x70>
 80008f2:	bd38      	pop	{r3, r4, r5, pc}
 80008f4:	2000      	movs	r0, #0
 80008f6:	4770      	bx	lr

080008f8 <d_growable_string_callback_adapter>:
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	6853      	ldr	r3, [r2, #4]
 80008fc:	6894      	ldr	r4, [r2, #8]
 80008fe:	3301      	adds	r3, #1
 8000900:	440b      	add	r3, r1
 8000902:	42a3      	cmp	r3, r4
 8000904:	b083      	sub	sp, #12
 8000906:	4615      	mov	r5, r2
 8000908:	460e      	mov	r6, r1
 800090a:	4607      	mov	r7, r0
 800090c:	d813      	bhi.n	8000936 <d_growable_string_callback_adapter+0x3e>
 800090e:	68ec      	ldr	r4, [r5, #12]
 8000910:	b10c      	cbz	r4, 8000916 <d_growable_string_callback_adapter+0x1e>
 8000912:	b003      	add	sp, #12
 8000914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000916:	e895 0009 	ldmia.w	r5, {r0, r3}
 800091a:	4632      	mov	r2, r6
 800091c:	4639      	mov	r1, r7
 800091e:	4418      	add	r0, r3
 8000920:	f00e fc49 	bl	800f1b6 <memcpy>
 8000924:	682b      	ldr	r3, [r5, #0]
 8000926:	686a      	ldr	r2, [r5, #4]
 8000928:	4433      	add	r3, r6
 800092a:	549c      	strb	r4, [r3, r2]
 800092c:	686b      	ldr	r3, [r5, #4]
 800092e:	441e      	add	r6, r3
 8000930:	606e      	str	r6, [r5, #4]
 8000932:	b003      	add	sp, #12
 8000934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000936:	68d2      	ldr	r2, [r2, #12]
 8000938:	2a00      	cmp	r2, #0
 800093a:	d1ea      	bne.n	8000912 <d_growable_string_callback_adapter+0x1a>
 800093c:	b91c      	cbnz	r4, 8000946 <d_growable_string_callback_adapter+0x4e>
 800093e:	2b02      	cmp	r3, #2
 8000940:	f04f 0402 	mov.w	r4, #2
 8000944:	d902      	bls.n	800094c <d_growable_string_callback_adapter+0x54>
 8000946:	0064      	lsls	r4, r4, #1
 8000948:	42a3      	cmp	r3, r4
 800094a:	d8fc      	bhi.n	8000946 <d_growable_string_callback_adapter+0x4e>
 800094c:	4621      	mov	r1, r4
 800094e:	6828      	ldr	r0, [r5, #0]
 8000950:	f00e fc98 	bl	800f284 <realloc>
 8000954:	b110      	cbz	r0, 800095c <d_growable_string_callback_adapter+0x64>
 8000956:	6028      	str	r0, [r5, #0]
 8000958:	60ac      	str	r4, [r5, #8]
 800095a:	e7d8      	b.n	800090e <d_growable_string_callback_adapter+0x16>
 800095c:	9001      	str	r0, [sp, #4]
 800095e:	6828      	ldr	r0, [r5, #0]
 8000960:	f00e f9f2 	bl	800ed48 <free>
 8000964:	9b01      	ldr	r3, [sp, #4]
 8000966:	602b      	str	r3, [r5, #0]
 8000968:	2201      	movs	r2, #1
 800096a:	606b      	str	r3, [r5, #4]
 800096c:	60ab      	str	r3, [r5, #8]
 800096e:	60ea      	str	r2, [r5, #12]
 8000970:	e7cf      	b.n	8000912 <d_growable_string_callback_adapter+0x1a>
 8000972:	bf00      	nop

08000974 <d_print_comp_inner>:
 8000974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000978:	4604      	mov	r4, r0
 800097a:	b095      	sub	sp, #84	; 0x54
 800097c:	2a00      	cmp	r2, #0
 800097e:	f000 80c3 	beq.w	8000b08 <d_print_comp_inner+0x194>
 8000982:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8000986:	2b00      	cmp	r3, #0
 8000988:	f040 80b6 	bne.w	8000af8 <d_print_comp_inner+0x184>
 800098c:	7813      	ldrb	r3, [r2, #0]
 800098e:	460f      	mov	r7, r1
 8000990:	4615      	mov	r5, r2
 8000992:	2b4b      	cmp	r3, #75	; 0x4b
 8000994:	f201 81eb 	bhi.w	8001d6e <d_print_comp_inner+0x13fa>
 8000998:	e8df f013 	tbh	[pc, r3, lsl #1]
 800099c:	094c096d 	.word	0x094c096d
 80009a0:	08bf094c 	.word	0x08bf094c
 80009a4:	09cc087b 	.word	0x09cc087b
 80009a8:	09e409a2 	.word	0x09e409a2
 80009ac:	085407c7 	.word	0x085407c7
 80009b0:	0806082d 	.word	0x0806082d
 80009b4:	05d607df 	.word	0x05d607df
 80009b8:	057a05af 	.word	0x057a05af
 80009bc:	07100553 	.word	0x07100553
 80009c0:	06c206e9 	.word	0x06c206e9
 80009c4:	0674069b 	.word	0x0674069b
 80009c8:	0626064d 	.word	0x0626064d
 80009cc:	07ad05fd 	.word	0x07ad05fd
 80009d0:	07ad07ad 	.word	0x07ad07ad
 80009d4:	07a807a8 	.word	0x07a807a8
 80009d8:	07a807a8 	.word	0x07a807a8
 80009dc:	07a807a8 	.word	0x07a807a8
 80009e0:	077607a8 	.word	0x077607a8
 80009e4:	07a80776 	.word	0x07a80776
 80009e8:	073707a8 	.word	0x073707a8
 80009ec:	04fd07da 	.word	0x04fd07da
 80009f0:	04760491 	.word	0x04760491
 80009f4:	047603d4 	.word	0x047603d4
 80009f8:	03940394 	.word	0x03940394
 80009fc:	03470371 	.word	0x03470371
 8000a00:	02f90320 	.word	0x02f90320
 8000a04:	02c702f5 	.word	0x02c702f5
 8000a08:	0472004c 	.word	0x0472004c
 8000a0c:	04170512 	.word	0x04170512
 8000a10:	04420417 	.word	0x04420417
 8000a14:	041b0442 	.word	0x041b0442
 8000a18:	02b102be 	.word	0x02b102be
 8000a1c:	0233025a 	.word	0x0233025a
 8000a20:	01d001f7 	.word	0x01d001f7
 8000a24:	09e901a9 	.word	0x09e901a9
 8000a28:	028a0183 	.word	0x028a0183
 8000a2c:	0110015c 	.word	0x0110015c
 8000a30:	00bc00e6 	.word	0x00bc00e6
 8000a34:	68ae      	ldr	r6, [r5, #8]
 8000a36:	7833      	ldrb	r3, [r6, #0]
 8000a38:	2b37      	cmp	r3, #55	; 0x37
 8000a3a:	d165      	bne.n	8000b08 <d_print_comp_inner+0x194>
 8000a3c:	686a      	ldr	r2, [r5, #4]
 8000a3e:	6853      	ldr	r3, [r2, #4]
 8000a40:	6819      	ldr	r1, [r3, #0]
 8000a42:	7848      	ldrb	r0, [r1, #1]
 8000a44:	2863      	cmp	r0, #99	; 0x63
 8000a46:	f002 808b 	beq.w	8002b60 <d_print_comp_inner+0x21ec>
 8000a4a:	7811      	ldrb	r1, [r2, #0]
 8000a4c:	2931      	cmp	r1, #49	; 0x31
 8000a4e:	f002 8160 	beq.w	8002d12 <d_print_comp_inner+0x239e>
 8000a52:	6853      	ldr	r3, [r2, #4]
 8000a54:	49d1      	ldr	r1, [pc, #836]	; (8000d9c <d_print_comp_inner+0x428>)
 8000a56:	6818      	ldr	r0, [r3, #0]
 8000a58:	f007 fd42 	bl	80084e0 <strcmp>
 8000a5c:	6872      	ldr	r2, [r6, #4]
 8000a5e:	b918      	cbnz	r0, 8000a68 <d_print_comp_inner+0xf4>
 8000a60:	7813      	ldrb	r3, [r2, #0]
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	f002 81ef 	beq.w	8002e46 <d_print_comp_inner+0x24d2>
 8000a68:	4639      	mov	r1, r7
 8000a6a:	4620      	mov	r0, r4
 8000a6c:	f003 fa48 	bl	8003f00 <d_print_subexpr>
 8000a70:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8000a74:	49ca      	ldr	r1, [pc, #808]	; (8000da0 <d_print_comp_inner+0x42c>)
 8000a76:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8000a7a:	f8d3 9000 	ldr.w	r9, [r3]
 8000a7e:	4648      	mov	r0, r9
 8000a80:	f007 fd2e 	bl	80084e0 <strcmp>
 8000a84:	4606      	mov	r6, r0
 8000a86:	2800      	cmp	r0, #0
 8000a88:	f041 87f0 	bne.w	8002a6c <d_print_comp_inner+0x20f8>
 8000a8c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000a90:	29ff      	cmp	r1, #255	; 0xff
 8000a92:	f002 827e 	beq.w	8002f92 <d_print_comp_inner+0x261e>
 8000a96:	1c4a      	adds	r2, r1, #1
 8000a98:	235b      	movs	r3, #91	; 0x5b
 8000a9a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8000a9e:	5463      	strb	r3, [r4, r1]
 8000aa0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8000aa4:	68ab      	ldr	r3, [r5, #8]
 8000aa6:	4639      	mov	r1, r7
 8000aa8:	689a      	ldr	r2, [r3, #8]
 8000aaa:	4620      	mov	r0, r4
 8000aac:	f002 fb7c 	bl	80031a8 <d_print_comp>
 8000ab0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000ab4:	29ff      	cmp	r1, #255	; 0xff
 8000ab6:	f002 827c 	beq.w	8002fb2 <d_print_comp_inner+0x263e>
 8000aba:	235d      	movs	r3, #93	; 0x5d
 8000abc:	1c4a      	adds	r2, r1, #1
 8000abe:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8000ac2:	5463      	strb	r3, [r4, r1]
 8000ac4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8000ac8:	686b      	ldr	r3, [r5, #4]
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	2a31      	cmp	r2, #49	; 0x31
 8000ace:	d113      	bne.n	8000af8 <d_print_comp_inner+0x184>
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	689a      	ldr	r2, [r3, #8]
 8000ad4:	2a01      	cmp	r2, #1
 8000ad6:	d10f      	bne.n	8000af8 <d_print_comp_inner+0x184>
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b3e      	cmp	r3, #62	; 0x3e
 8000ade:	d10b      	bne.n	8000af8 <d_print_comp_inner+0x184>
 8000ae0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000ae4:	29ff      	cmp	r1, #255	; 0xff
 8000ae6:	f002 8325 	beq.w	8003134 <d_print_comp_inner+0x27c0>
 8000aea:	2329      	movs	r3, #41	; 0x29
 8000aec:	1c4a      	adds	r2, r1, #1
 8000aee:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8000af2:	5463      	strb	r3, [r4, r1]
 8000af4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8000af8:	b015      	add	sp, #84	; 0x54
 8000afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000afe:	f1b8 0f00 	cmp.w	r8, #0
 8000b02:	d001      	beq.n	8000b08 <d_print_comp_inner+0x194>
 8000b04:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 8000b08:	2301      	movs	r3, #1
 8000b0a:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8000b0e:	b015      	add	sp, #84	; 0x54
 8000b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b14:	4ea3      	ldr	r6, [pc, #652]	; (8000da4 <d_print_comp_inner+0x430>)
 8000b16:	686a      	ldr	r2, [r5, #4]
 8000b18:	f002 fb46 	bl	80031a8 <d_print_comp>
 8000b1c:	f106 0a08 	add.w	sl, r6, #8
 8000b20:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000b24:	f04f 0900 	mov.w	r9, #0
 8000b28:	e00a      	b.n	8000b40 <d_print_comp_inner+0x1cc>
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	3101      	adds	r1, #1
 8000b2e:	45b2      	cmp	sl, r6
 8000b30:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000b34:	f804 8003 	strb.w	r8, [r4, r3]
 8000b38:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000b3c:	f001 8299 	beq.w	8002072 <d_print_comp_inner+0x16fe>
 8000b40:	29ff      	cmp	r1, #255	; 0xff
 8000b42:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8000b46:	d1f0      	bne.n	8000b2a <d_print_comp_inner+0x1b6>
 8000b48:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000b4c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000b50:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000b54:	4620      	mov	r0, r4
 8000b56:	4798      	blx	r3
 8000b58:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000b62:	2101      	movs	r1, #1
 8000b64:	2300      	movs	r3, #0
 8000b66:	e7e2      	b.n	8000b2e <d_print_comp_inner+0x1ba>
 8000b68:	4e8f      	ldr	r6, [pc, #572]	; (8000da8 <d_print_comp_inner+0x434>)
 8000b6a:	686a      	ldr	r2, [r5, #4]
 8000b6c:	f002 fb1c 	bl	80031a8 <d_print_comp>
 8000b70:	f106 0a05 	add.w	sl, r6, #5
 8000b74:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000b78:	f04f 0900 	mov.w	r9, #0
 8000b7c:	e00a      	b.n	8000b94 <d_print_comp_inner+0x220>
 8000b7e:	460b      	mov	r3, r1
 8000b80:	3101      	adds	r1, #1
 8000b82:	45b2      	cmp	sl, r6
 8000b84:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000b88:	f804 8003 	strb.w	r8, [r4, r3]
 8000b8c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000b90:	f001 8247 	beq.w	8002022 <d_print_comp_inner+0x16ae>
 8000b94:	29ff      	cmp	r1, #255	; 0xff
 8000b96:	f816 8b01 	ldrb.w	r8, [r6], #1
 8000b9a:	d1f0      	bne.n	8000b7e <d_print_comp_inner+0x20a>
 8000b9c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000ba0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000ba4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000ba8:	4620      	mov	r0, r4
 8000baa:	4798      	blx	r3
 8000bac:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e7e2      	b.n	8000b82 <d_print_comp_inner+0x20e>
 8000bbc:	6869      	ldr	r1, [r5, #4]
 8000bbe:	f7ff fe55 	bl	800086c <d_find_pack>
 8000bc2:	f04f 0900 	mov.w	r9, #0
 8000bc6:	2800      	cmp	r0, #0
 8000bc8:	f002 814b 	beq.w	8002e62 <d_print_comp_inner+0x24ee>
 8000bcc:	7803      	ldrb	r3, [r0, #0]
 8000bce:	2b2f      	cmp	r3, #47	; 0x2f
 8000bd0:	f041 8315 	bne.w	80021fe <d_print_comp_inner+0x188a>
 8000bd4:	6843      	ldr	r3, [r0, #4]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	f001 8311 	beq.w	80021fe <d_print_comp_inner+0x188a>
 8000bdc:	6880      	ldr	r0, [r0, #8]
 8000bde:	f109 0901 	add.w	r9, r9, #1
 8000be2:	2800      	cmp	r0, #0
 8000be4:	d1f2      	bne.n	8000bcc <d_print_comp_inner+0x258>
 8000be6:	686b      	ldr	r3, [r5, #4]
 8000be8:	9300      	str	r3, [sp, #0]
 8000bea:	f04f 0b00 	mov.w	fp, #0
 8000bee:	f109 33ff 	add.w	r3, r9, #4294967295
 8000bf2:	46da      	mov	sl, fp
 8000bf4:	9301      	str	r3, [sp, #4]
 8000bf6:	f8c4 b11c 	str.w	fp, [r4, #284]	; 0x11c
 8000bfa:	9a00      	ldr	r2, [sp, #0]
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	4620      	mov	r0, r4
 8000c00:	f002 fad2 	bl	80031a8 <d_print_comp>
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	455b      	cmp	r3, fp
 8000c08:	f341 80b6 	ble.w	8001d78 <d_print_comp_inner+0x1404>
 8000c0c:	4d67      	ldr	r5, [pc, #412]	; (8000dac <d_print_comp_inner+0x438>)
 8000c0e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000c12:	f105 0802 	add.w	r8, r5, #2
 8000c16:	e009      	b.n	8000c2c <d_print_comp_inner+0x2b8>
 8000c18:	460b      	mov	r3, r1
 8000c1a:	3101      	adds	r1, #1
 8000c1c:	45a8      	cmp	r8, r5
 8000c1e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000c22:	54e6      	strb	r6, [r4, r3]
 8000c24:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000c28:	f001 80a6 	beq.w	8001d78 <d_print_comp_inner+0x1404>
 8000c2c:	29ff      	cmp	r1, #255	; 0xff
 8000c2e:	f815 6b01 	ldrb.w	r6, [r5], #1
 8000c32:	d1f1      	bne.n	8000c18 <d_print_comp_inner+0x2a4>
 8000c34:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000c38:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8000c3c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000c40:	4620      	mov	r0, r4
 8000c42:	4798      	blx	r3
 8000c44:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000c48:	3301      	adds	r3, #1
 8000c4a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000c4e:	2101      	movs	r1, #1
 8000c50:	2300      	movs	r3, #0
 8000c52:	e7e3      	b.n	8000c1c <d_print_comp_inner+0x2a8>
 8000c54:	4e56      	ldr	r6, [pc, #344]	; (8000db0 <d_print_comp_inner+0x43c>)
 8000c56:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000c5a:	f106 0a1a 	add.w	sl, r6, #26
 8000c5e:	f04f 0900 	mov.w	r9, #0
 8000c62:	e00a      	b.n	8000c7a <d_print_comp_inner+0x306>
 8000c64:	460b      	mov	r3, r1
 8000c66:	3101      	adds	r1, #1
 8000c68:	45b2      	cmp	sl, r6
 8000c6a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000c6e:	f804 8003 	strb.w	r8, [r4, r3]
 8000c72:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000c76:	f001 81e7 	beq.w	8002048 <d_print_comp_inner+0x16d4>
 8000c7a:	29ff      	cmp	r1, #255	; 0xff
 8000c7c:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8000c80:	d1f0      	bne.n	8000c64 <d_print_comp_inner+0x2f0>
 8000c82:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000c86:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000c8a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000c8e:	4620      	mov	r0, r4
 8000c90:	4798      	blx	r3
 8000c92:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000c96:	3301      	adds	r3, #1
 8000c98:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e7e2      	b.n	8000c68 <d_print_comp_inner+0x2f4>
 8000ca2:	4e44      	ldr	r6, [pc, #272]	; (8000db4 <d_print_comp_inner+0x440>)
 8000ca4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000ca8:	f106 090e 	add.w	r9, r6, #14
 8000cac:	f04f 0800 	mov.w	r8, #0
 8000cb0:	e009      	b.n	8000cc6 <d_print_comp_inner+0x352>
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	3101      	adds	r1, #1
 8000cb6:	45b1      	cmp	r9, r6
 8000cb8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000cbc:	54e7      	strb	r7, [r4, r3]
 8000cbe:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8000cc2:	f001 80b0 	beq.w	8001e26 <d_print_comp_inner+0x14b2>
 8000cc6:	29ff      	cmp	r1, #255	; 0xff
 8000cc8:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8000ccc:	d1f1      	bne.n	8000cb2 <d_print_comp_inner+0x33e>
 8000cce:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000cd2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8000cd6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000cda:	4620      	mov	r0, r4
 8000cdc:	4798      	blx	r3
 8000cde:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000ce8:	2101      	movs	r1, #1
 8000cea:	2300      	movs	r3, #0
 8000cec:	e7e3      	b.n	8000cb6 <d_print_comp_inner+0x342>
 8000cee:	4e32      	ldr	r6, [pc, #200]	; (8000db8 <d_print_comp_inner+0x444>)
 8000cf0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000cf4:	f106 0a08 	add.w	sl, r6, #8
 8000cf8:	f04f 0900 	mov.w	r9, #0
 8000cfc:	e00a      	b.n	8000d14 <d_print_comp_inner+0x3a0>
 8000cfe:	460b      	mov	r3, r1
 8000d00:	3101      	adds	r1, #1
 8000d02:	45b2      	cmp	sl, r6
 8000d04:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000d08:	f804 8003 	strb.w	r8, [r4, r3]
 8000d0c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000d10:	f001 80c5 	beq.w	8001e9e <d_print_comp_inner+0x152a>
 8000d14:	29ff      	cmp	r1, #255	; 0xff
 8000d16:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8000d1a:	d1f0      	bne.n	8000cfe <d_print_comp_inner+0x38a>
 8000d1c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000d20:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000d24:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4798      	blx	r3
 8000d2c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000d30:	3301      	adds	r3, #1
 8000d32:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000d36:	2101      	movs	r1, #1
 8000d38:	2300      	movs	r3, #0
 8000d3a:	e7e2      	b.n	8000d02 <d_print_comp_inner+0x38e>
 8000d3c:	4e1f      	ldr	r6, [pc, #124]	; (8000dbc <d_print_comp_inner+0x448>)
 8000d3e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000d42:	f106 0a1c 	add.w	sl, r6, #28
 8000d46:	f04f 0900 	mov.w	r9, #0
 8000d4a:	e00a      	b.n	8000d62 <d_print_comp_inner+0x3ee>
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	3101      	adds	r1, #1
 8000d50:	45b2      	cmp	sl, r6
 8000d52:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000d56:	f804 8003 	strb.w	r8, [r4, r3]
 8000d5a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000d5e:	f001 805b 	beq.w	8001e18 <d_print_comp_inner+0x14a4>
 8000d62:	29ff      	cmp	r1, #255	; 0xff
 8000d64:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8000d68:	d1f0      	bne.n	8000d4c <d_print_comp_inner+0x3d8>
 8000d6a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000d6e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000d72:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000d76:	4620      	mov	r0, r4
 8000d78:	4798      	blx	r3
 8000d7a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000d7e:	3301      	adds	r3, #1
 8000d80:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000d84:	2101      	movs	r1, #1
 8000d86:	2300      	movs	r3, #0
 8000d88:	e7e2      	b.n	8000d50 <d_print_comp_inner+0x3dc>
 8000d8a:	4e0d      	ldr	r6, [pc, #52]	; (8000dc0 <d_print_comp_inner+0x44c>)
 8000d8c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000d90:	f106 0a1d 	add.w	sl, r6, #29
 8000d94:	f04f 0900 	mov.w	r9, #0
 8000d98:	e01f      	b.n	8000dda <d_print_comp_inner+0x466>
 8000d9a:	bf00      	nop
 8000d9c:	08012fd0 	.word	0x08012fd0
 8000da0:	08012fd4 	.word	0x08012fd4
 8000da4:	08013093 	.word	0x08013093
 8000da8:	08012e18 	.word	0x08012e18
 8000dac:	08012fa8 	.word	0x08012fa8
 8000db0:	08012f73 	.word	0x08012f73
 8000db4:	08013083 	.word	0x08013083
 8000db8:	08013073 	.word	0x08013073
 8000dbc:	08013053 	.word	0x08013053
 8000dc0:	08013033 	.word	0x08013033
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	3101      	adds	r1, #1
 8000dc8:	45b2      	cmp	sl, r6
 8000dca:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000dce:	f804 8003 	strb.w	r8, [r4, r3]
 8000dd2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000dd6:	f001 80da 	beq.w	8001f8e <d_print_comp_inner+0x161a>
 8000dda:	29ff      	cmp	r1, #255	; 0xff
 8000ddc:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8000de0:	d1f0      	bne.n	8000dc4 <d_print_comp_inner+0x450>
 8000de2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000de6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000dea:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000dee:	4620      	mov	r0, r4
 8000df0:	4798      	blx	r3
 8000df2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000df6:	3301      	adds	r3, #1
 8000df8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e7e2      	b.n	8000dc8 <d_print_comp_inner+0x454>
 8000e02:	4eca      	ldr	r6, [pc, #808]	; (800112c <d_print_comp_inner+0x7b8>)
 8000e04:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000e08:	f106 0a0a 	add.w	sl, r6, #10
 8000e0c:	f04f 0900 	mov.w	r9, #0
 8000e10:	e00a      	b.n	8000e28 <d_print_comp_inner+0x4b4>
 8000e12:	460b      	mov	r3, r1
 8000e14:	3101      	adds	r1, #1
 8000e16:	45b2      	cmp	sl, r6
 8000e18:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000e1c:	f804 8003 	strb.w	r8, [r4, r3]
 8000e20:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000e24:	f000 87e5 	beq.w	8001df2 <d_print_comp_inner+0x147e>
 8000e28:	29ff      	cmp	r1, #255	; 0xff
 8000e2a:	f816 8b01 	ldrb.w	r8, [r6], #1
 8000e2e:	d1f0      	bne.n	8000e12 <d_print_comp_inner+0x49e>
 8000e30:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000e34:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000e38:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000e3c:	4620      	mov	r0, r4
 8000e3e:	4798      	blx	r3
 8000e40:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000e44:	3301      	adds	r3, #1
 8000e46:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	e7e2      	b.n	8000e16 <d_print_comp_inner+0x4a2>
 8000e50:	686a      	ldr	r2, [r5, #4]
 8000e52:	49b7      	ldr	r1, [pc, #732]	; (8001130 <d_print_comp_inner+0x7bc>)
 8000e54:	a804      	add	r0, sp, #16
 8000e56:	f00e fc1b 	bl	800f690 <sprintf>
 8000e5a:	a804      	add	r0, sp, #16
 8000e5c:	f007 fb4a 	bl	80084f4 <strlen>
 8000e60:	2800      	cmp	r0, #0
 8000e62:	f43f ae49 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8000e66:	ad04      	add	r5, sp, #16
 8000e68:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000e6c:	182f      	adds	r7, r5, r0
 8000e6e:	f04f 0800 	mov.w	r8, #0
 8000e72:	e009      	b.n	8000e88 <d_print_comp_inner+0x514>
 8000e74:	460b      	mov	r3, r1
 8000e76:	3101      	adds	r1, #1
 8000e78:	42af      	cmp	r7, r5
 8000e7a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000e7e:	54e6      	strb	r6, [r4, r3]
 8000e80:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000e84:	f43f ae38 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8000e88:	29ff      	cmp	r1, #255	; 0xff
 8000e8a:	f815 6b01 	ldrb.w	r6, [r5], #1
 8000e8e:	d1f1      	bne.n	8000e74 <d_print_comp_inner+0x500>
 8000e90:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000e94:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8000e98:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	4798      	blx	r3
 8000ea0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000eaa:	2101      	movs	r1, #1
 8000eac:	2300      	movs	r3, #0
 8000eae:	e7e3      	b.n	8000e78 <d_print_comp_inner+0x504>
 8000eb0:	4ea0      	ldr	r6, [pc, #640]	; (8001134 <d_print_comp_inner+0x7c0>)
 8000eb2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000eb6:	f106 0a16 	add.w	sl, r6, #22
 8000eba:	f04f 0900 	mov.w	r9, #0
 8000ebe:	e00a      	b.n	8000ed6 <d_print_comp_inner+0x562>
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	3101      	adds	r1, #1
 8000ec4:	45b2      	cmp	sl, r6
 8000ec6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000eca:	f804 8003 	strb.w	r8, [r4, r3]
 8000ece:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000ed2:	f001 8055 	beq.w	8001f80 <d_print_comp_inner+0x160c>
 8000ed6:	29ff      	cmp	r1, #255	; 0xff
 8000ed8:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8000edc:	d1f0      	bne.n	8000ec0 <d_print_comp_inner+0x54c>
 8000ede:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000ee2:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000ee6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000eea:	4620      	mov	r0, r4
 8000eec:	4798      	blx	r3
 8000eee:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000ef8:	2101      	movs	r1, #1
 8000efa:	2300      	movs	r3, #0
 8000efc:	e7e2      	b.n	8000ec4 <d_print_comp_inner+0x550>
 8000efe:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000f02:	792d      	ldrb	r5, [r5, #4]
 8000f04:	29ff      	cmp	r1, #255	; 0xff
 8000f06:	f001 846f 	beq.w	80027e8 <d_print_comp_inner+0x1e74>
 8000f0a:	1c4b      	adds	r3, r1, #1
 8000f0c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8000f10:	5465      	strb	r5, [r4, r1]
 8000f12:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8000f16:	e5ef      	b.n	8000af8 <d_print_comp_inner+0x184>
 8000f18:	686a      	ldr	r2, [r5, #4]
 8000f1a:	f002 f945 	bl	80031a8 <d_print_comp>
 8000f1e:	68aa      	ldr	r2, [r5, #8]
 8000f20:	4639      	mov	r1, r7
 8000f22:	4620      	mov	r0, r4
 8000f24:	f002 f940 	bl	80031a8 <d_print_comp>
 8000f28:	e5e6      	b.n	8000af8 <d_print_comp_inner+0x184>
 8000f2a:	686e      	ldr	r6, [r5, #4]
 8000f2c:	68ad      	ldr	r5, [r5, #8]
 8000f2e:	7833      	ldrb	r3, [r6, #0]
 8000f30:	2b31      	cmp	r3, #49	; 0x31
 8000f32:	f001 82bb 	beq.w	80024ac <d_print_comp_inner+0x1b38>
 8000f36:	2b33      	cmp	r3, #51	; 0x33
 8000f38:	f041 83fe 	bne.w	8002738 <d_print_comp_inner+0x1dc4>
 8000f3c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8000f40:	2bff      	cmp	r3, #255	; 0xff
 8000f42:	f001 8731 	beq.w	8002da8 <d_print_comp_inner+0x2434>
 8000f46:	1c59      	adds	r1, r3, #1
 8000f48:	f04f 0e28 	mov.w	lr, #40	; 0x28
 8000f4c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000f50:	1d32      	adds	r2, r6, #4
 8000f52:	4639      	mov	r1, r7
 8000f54:	f804 e003 	strb.w	lr, [r4, r3]
 8000f58:	4620      	mov	r0, r4
 8000f5a:	f884 e104 	strb.w	lr, [r4, #260]	; 0x104
 8000f5e:	f002 febd 	bl	8003cdc <d_print_cast.isra.12>
 8000f62:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8000f66:	29ff      	cmp	r1, #255	; 0xff
 8000f68:	f001 870d 	beq.w	8002d86 <d_print_comp_inner+0x2412>
 8000f6c:	2329      	movs	r3, #41	; 0x29
 8000f6e:	1c4a      	adds	r2, r1, #1
 8000f70:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8000f74:	5463      	strb	r3, [r4, r1]
 8000f76:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8000f7a:	462a      	mov	r2, r5
 8000f7c:	4639      	mov	r1, r7
 8000f7e:	4620      	mov	r0, r4
 8000f80:	f002 ffbe 	bl	8003f00 <d_print_subexpr>
 8000f84:	e5b8      	b.n	8000af8 <d_print_comp_inner+0x184>
 8000f86:	686a      	ldr	r2, [r5, #4]
 8000f88:	f002 ff7c 	bl	8003e84 <d_print_expr_op>
 8000f8c:	e5b4      	b.n	8000af8 <d_print_comp_inner+0x184>
 8000f8e:	4e6a      	ldr	r6, [pc, #424]	; (8001138 <d_print_comp_inner+0x7c4>)
 8000f90:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000f94:	f106 0a09 	add.w	sl, r6, #9
 8000f98:	f04f 0900 	mov.w	r9, #0
 8000f9c:	e00a      	b.n	8000fb4 <d_print_comp_inner+0x640>
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	3101      	adds	r1, #1
 8000fa2:	45b2      	cmp	sl, r6
 8000fa4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000fa8:	f804 8003 	strb.w	r8, [r4, r3]
 8000fac:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000fb0:	f001 8030 	beq.w	8002014 <d_print_comp_inner+0x16a0>
 8000fb4:	29ff      	cmp	r1, #255	; 0xff
 8000fb6:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8000fba:	d1f0      	bne.n	8000f9e <d_print_comp_inner+0x62a>
 8000fbc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8000fc0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8000fc4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8000fc8:	4620      	mov	r0, r4
 8000fca:	4798      	blx	r3
 8000fcc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	2300      	movs	r3, #0
 8000fda:	e7e2      	b.n	8000fa2 <d_print_comp_inner+0x62e>
 8000fdc:	4e56      	ldr	r6, [pc, #344]	; (8001138 <d_print_comp_inner+0x7c4>)
 8000fde:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000fe2:	f106 0a09 	add.w	sl, r6, #9
 8000fe6:	f04f 0900 	mov.w	r9, #0
 8000fea:	e00a      	b.n	8001002 <d_print_comp_inner+0x68e>
 8000fec:	460b      	mov	r3, r1
 8000fee:	3101      	adds	r1, #1
 8000ff0:	45b2      	cmp	sl, r6
 8000ff2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000ff6:	f804 8003 	strb.w	r8, [r4, r3]
 8000ffa:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8000ffe:	f001 8031 	beq.w	8002064 <d_print_comp_inner+0x16f0>
 8001002:	29ff      	cmp	r1, #255	; 0xff
 8001004:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8001008:	d1f0      	bne.n	8000fec <d_print_comp_inner+0x678>
 800100a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800100e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001012:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001016:	4620      	mov	r0, r4
 8001018:	4798      	blx	r3
 800101a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800101e:	3301      	adds	r3, #1
 8001020:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001024:	2101      	movs	r1, #1
 8001026:	2300      	movs	r3, #0
 8001028:	e7e2      	b.n	8000ff0 <d_print_comp_inner+0x67c>
 800102a:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800102e:	4d43      	ldr	r5, [pc, #268]	; (800113c <d_print_comp_inner+0x7c8>)
 8001030:	f8da 7008 	ldr.w	r7, [sl, #8]
 8001034:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001038:	f105 0808 	add.w	r8, r5, #8
 800103c:	f04f 0900 	mov.w	r9, #0
 8001040:	e009      	b.n	8001056 <d_print_comp_inner+0x6e2>
 8001042:	460b      	mov	r3, r1
 8001044:	3101      	adds	r1, #1
 8001046:	45a8      	cmp	r8, r5
 8001048:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800104c:	54e6      	strb	r6, [r4, r3]
 800104e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8001052:	f000 8755 	beq.w	8001f00 <d_print_comp_inner+0x158c>
 8001056:	29ff      	cmp	r1, #255	; 0xff
 8001058:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800105c:	d1f1      	bne.n	8001042 <d_print_comp_inner+0x6ce>
 800105e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001062:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001066:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800106a:	4620      	mov	r0, r4
 800106c:	4798      	blx	r3
 800106e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001072:	3301      	adds	r3, #1
 8001074:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001078:	2101      	movs	r1, #1
 800107a:	2300      	movs	r3, #0
 800107c:	e7e3      	b.n	8001046 <d_print_comp_inner+0x6d2>
 800107e:	686a      	ldr	r2, [r5, #4]
 8001080:	68ae      	ldr	r6, [r5, #8]
 8001082:	b10a      	cbz	r2, 8001088 <d_print_comp_inner+0x714>
 8001084:	f002 f890 	bl	80031a8 <d_print_comp>
 8001088:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800108c:	2bff      	cmp	r3, #255	; 0xff
 800108e:	f001 8486 	beq.w	800299e <d_print_comp_inner+0x202a>
 8001092:	1c5a      	adds	r2, r3, #1
 8001094:	257b      	movs	r5, #123	; 0x7b
 8001096:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800109a:	4639      	mov	r1, r7
 800109c:	54e5      	strb	r5, [r4, r3]
 800109e:	4632      	mov	r2, r6
 80010a0:	4620      	mov	r0, r4
 80010a2:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80010a6:	f002 f87f 	bl	80031a8 <d_print_comp>
 80010aa:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80010ae:	29ff      	cmp	r1, #255	; 0xff
 80010b0:	f001 8369 	beq.w	8002786 <d_print_comp_inner+0x1e12>
 80010b4:	1c4a      	adds	r2, r1, #1
 80010b6:	237d      	movs	r3, #125	; 0x7d
 80010b8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80010bc:	5463      	strb	r3, [r4, r1]
 80010be:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80010c2:	e519      	b.n	8000af8 <d_print_comp_inner+0x184>
 80010c4:	686a      	ldr	r2, [r5, #4]
 80010c6:	b10a      	cbz	r2, 80010cc <d_print_comp_inner+0x758>
 80010c8:	f002 f86e 	bl	80031a8 <d_print_comp>
 80010cc:	68ab      	ldr	r3, [r5, #8]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f43f ad12 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80010d4:	f8d4 6100 	ldr.w	r6, [r4, #256]	; 0x100
 80010d8:	2efd      	cmp	r6, #253	; 0xfd
 80010da:	f201 830d 	bhi.w	80026f8 <d_print_comp_inner+0x1d84>
 80010de:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8001140 <d_print_comp_inner+0x7cc>
 80010e2:	f04f 0a00 	mov.w	sl, #0
 80010e6:	f108 0b02 	add.w	fp, r8, #2
 80010ea:	4631      	mov	r1, r6
 80010ec:	e009      	b.n	8001102 <d_print_comp_inner+0x78e>
 80010ee:	460b      	mov	r3, r1
 80010f0:	3101      	adds	r1, #1
 80010f2:	45c3      	cmp	fp, r8
 80010f4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80010f8:	54e6      	strb	r6, [r4, r3]
 80010fa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80010fe:	f001 8060 	beq.w	80021c2 <d_print_comp_inner+0x184e>
 8001102:	29ff      	cmp	r1, #255	; 0xff
 8001104:	f818 6b01 	ldrb.w	r6, [r8], #1
 8001108:	d1f1      	bne.n	80010ee <d_print_comp_inner+0x77a>
 800110a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800110e:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8001112:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001116:	4620      	mov	r0, r4
 8001118:	4798      	blx	r3
 800111a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800111e:	3301      	adds	r3, #1
 8001120:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001124:	2101      	movs	r1, #1
 8001126:	2300      	movs	r3, #0
 8001128:	e7e3      	b.n	80010f2 <d_print_comp_inner+0x77e>
 800112a:	bf00      	nop
 800112c:	08013014 	.word	0x08013014
 8001130:	08012e34 	.word	0x08012e34
 8001134:	08012f77 	.word	0x08012f77
 8001138:	08012fb7 	.word	0x08012fb7
 800113c:	08012fab 	.word	0x08012fab
 8001140:	08012fa8 	.word	0x08012fa8
 8001144:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 8001148:	2b00      	cmp	r3, #0
 800114a:	f041 8188 	bne.w	800245e <d_print_comp_inner+0x1aea>
 800114e:	686a      	ldr	r2, [r5, #4]
 8001150:	4bd3      	ldr	r3, [pc, #844]	; (80014a0 <d_print_comp_inner+0xb2c>)
 8001152:	6851      	ldr	r1, [r2, #4]
 8001154:	4299      	cmp	r1, r3
 8001156:	f001 817e 	beq.w	8002456 <d_print_comp_inner+0x1ae2>
 800115a:	4639      	mov	r1, r7
 800115c:	4620      	mov	r0, r4
 800115e:	f002 f823 	bl	80031a8 <d_print_comp>
 8001162:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8001166:	2bff      	cmp	r3, #255	; 0xff
 8001168:	f001 85c0 	beq.w	8002cec <d_print_comp_inner+0x2378>
 800116c:	1c59      	adds	r1, r3, #1
 800116e:	2220      	movs	r2, #32
 8001170:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001174:	54e2      	strb	r2, [r4, r3]
 8001176:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800117a:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 800117e:	2b00      	cmp	r3, #0
 8001180:	f001 8100 	beq.w	8002384 <d_print_comp_inner+0x1a10>
 8001184:	4dc7      	ldr	r5, [pc, #796]	; (80014a4 <d_print_comp_inner+0xb30>)
 8001186:	f04f 0800 	mov.w	r8, #0
 800118a:	1daf      	adds	r7, r5, #6
 800118c:	e009      	b.n	80011a2 <d_print_comp_inner+0x82e>
 800118e:	460b      	mov	r3, r1
 8001190:	3101      	adds	r1, #1
 8001192:	42bd      	cmp	r5, r7
 8001194:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001198:	54e6      	strb	r6, [r4, r3]
 800119a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800119e:	f43f acab 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80011a2:	29ff      	cmp	r1, #255	; 0xff
 80011a4:	f815 6b01 	ldrb.w	r6, [r5], #1
 80011a8:	d1f1      	bne.n	800118e <d_print_comp_inner+0x81a>
 80011aa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80011ae:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80011b2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80011b6:	4620      	mov	r0, r4
 80011b8:	4798      	blx	r3
 80011ba:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80011be:	3301      	adds	r3, #1
 80011c0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80011c4:	2101      	movs	r1, #1
 80011c6:	2300      	movs	r3, #0
 80011c8:	e7e3      	b.n	8001192 <d_print_comp_inner+0x81e>
 80011ca:	2301      	movs	r3, #1
 80011cc:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 80011d0:	e492      	b.n	8000af8 <d_print_comp_inner+0x184>
 80011d2:	4eb5      	ldr	r6, [pc, #724]	; (80014a8 <d_print_comp_inner+0xb34>)
 80011d4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80011d8:	f106 0a0e 	add.w	sl, r6, #14
 80011dc:	f04f 0900 	mov.w	r9, #0
 80011e0:	e00a      	b.n	80011f8 <d_print_comp_inner+0x884>
 80011e2:	460b      	mov	r3, r1
 80011e4:	3101      	adds	r1, #1
 80011e6:	45b2      	cmp	sl, r6
 80011e8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80011ec:	f804 8003 	strb.w	r8, [r4, r3]
 80011f0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80011f4:	f000 867d 	beq.w	8001ef2 <d_print_comp_inner+0x157e>
 80011f8:	29ff      	cmp	r1, #255	; 0xff
 80011fa:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80011fe:	d1f0      	bne.n	80011e2 <d_print_comp_inner+0x86e>
 8001200:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001204:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001208:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800120c:	4620      	mov	r0, r4
 800120e:	4798      	blx	r3
 8001210:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001214:	3301      	adds	r3, #1
 8001216:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800121a:	2101      	movs	r1, #1
 800121c:	2300      	movs	r3, #0
 800121e:	e7e2      	b.n	80011e6 <d_print_comp_inner+0x872>
 8001220:	686a      	ldr	r2, [r5, #4]
 8001222:	7811      	ldrb	r1, [r2, #0]
 8001224:	2927      	cmp	r1, #39	; 0x27
 8001226:	f001 81a8 	beq.w	800257a <d_print_comp_inner+0x1c06>
 800122a:	2600      	movs	r6, #0
 800122c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001230:	29ff      	cmp	r1, #255	; 0xff
 8001232:	f001 842a 	beq.w	8002a8a <d_print_comp_inner+0x2116>
 8001236:	1c4a      	adds	r2, r1, #1
 8001238:	2328      	movs	r3, #40	; 0x28
 800123a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800123e:	5463      	strb	r3, [r4, r1]
 8001240:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8001244:	686a      	ldr	r2, [r5, #4]
 8001246:	4639      	mov	r1, r7
 8001248:	4620      	mov	r0, r4
 800124a:	f001 ffad 	bl	80031a8 <d_print_comp>
 800124e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8001252:	2bff      	cmp	r3, #255	; 0xff
 8001254:	f001 83ef 	beq.w	8002a36 <d_print_comp_inner+0x20c2>
 8001258:	1c59      	adds	r1, r3, #1
 800125a:	2229      	movs	r2, #41	; 0x29
 800125c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001260:	54e2      	strb	r2, [r4, r3]
 8001262:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8001266:	782b      	ldrb	r3, [r5, #0]
 8001268:	2b3c      	cmp	r3, #60	; 0x3c
 800126a:	f001 8280 	beq.w	800276e <d_print_comp_inner+0x1dfa>
 800126e:	2e08      	cmp	r6, #8
 8001270:	f001 8223 	beq.w	80026ba <d_print_comp_inner+0x1d46>
 8001274:	68aa      	ldr	r2, [r5, #8]
 8001276:	4639      	mov	r1, r7
 8001278:	4620      	mov	r0, r4
 800127a:	f001 ff95 	bl	80031a8 <d_print_comp>
 800127e:	e43b      	b.n	8000af8 <d_print_comp_inner+0x184>
 8001280:	2301      	movs	r3, #1
 8001282:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8001286:	e437      	b.n	8000af8 <d_print_comp_inner+0x184>
 8001288:	ab14      	add	r3, sp, #80	; 0x50
 800128a:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 800128e:	f843 2d40 	str.w	r2, [r3, #-64]!
 8001292:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8001296:	68aa      	ldr	r2, [r5, #8]
 8001298:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 800129c:	9307      	str	r3, [sp, #28]
 800129e:	2600      	movs	r6, #0
 80012a0:	9505      	str	r5, [sp, #20]
 80012a2:	9606      	str	r6, [sp, #24]
 80012a4:	f001 ff80 	bl	80031a8 <d_print_comp>
 80012a8:	9b06      	ldr	r3, [sp, #24]
 80012aa:	b923      	cbnz	r3, 80012b6 <d_print_comp_inner+0x942>
 80012ac:	462a      	mov	r2, r5
 80012ae:	4639      	mov	r1, r7
 80012b0:	4620      	mov	r0, r4
 80012b2:	f001 ff89 	bl	80031c8 <d_print_mod>
 80012b6:	9b04      	ldr	r3, [sp, #16]
 80012b8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80012bc:	e41c      	b.n	8000af8 <d_print_comp_inner+0x184>
 80012be:	f10d 0950 	add.w	r9, sp, #80	; 0x50
 80012c2:	f8d0 b114 	ldr.w	fp, [r0, #276]	; 0x114
 80012c6:	f849 bd40 	str.w	fp, [r9, #-64]!
 80012ca:	2200      	movs	r2, #0
 80012cc:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80012d0:	f8cd b000 	str.w	fp, [sp]
 80012d4:	4659      	mov	r1, fp
 80012d6:	f8c0 9114 	str.w	r9, [r0, #276]	; 0x114
 80012da:	9505      	str	r5, [sp, #20]
 80012dc:	9206      	str	r2, [sp, #24]
 80012de:	9307      	str	r3, [sp, #28]
 80012e0:	2900      	cmp	r1, #0
 80012e2:	f001 8587 	beq.w	8002df4 <d_print_comp_inner+0x2480>
 80012e6:	684b      	ldr	r3, [r1, #4]
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	3b19      	subs	r3, #25
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	f201 8581 	bhi.w	8002df4 <d_print_comp_inner+0x2480>
 80012f2:	46ac      	mov	ip, r5
 80012f4:	f04f 0801 	mov.w	r8, #1
 80012f8:	460e      	mov	r6, r1
 80012fa:	464d      	mov	r5, r9
 80012fc:	e004      	b.n	8001308 <d_print_comp_inner+0x994>
 80012fe:	6873      	ldr	r3, [r6, #4]
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	3b19      	subs	r3, #25
 8001304:	2b02      	cmp	r3, #2
 8001306:	d81d      	bhi.n	8001344 <d_print_comp_inner+0x9d0>
 8001308:	68b3      	ldr	r3, [r6, #8]
 800130a:	ea4f 1e08 	mov.w	lr, r8, lsl #4
 800130e:	aa14      	add	r2, sp, #80	; 0x50
 8001310:	eb02 0b0e 	add.w	fp, r2, lr
 8001314:	b99b      	cbnz	r3, 800133e <d_print_comp_inner+0x9ca>
 8001316:	f1b8 0f03 	cmp.w	r8, #3
 800131a:	f201 82ce 	bhi.w	80028ba <d_print_comp_inner+0x1f46>
 800131e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001322:	f1ab 0a40 	sub.w	sl, fp, #64	; 0x40
 8001326:	e88a 000f 	stmia.w	sl, {r0, r1, r2, r3}
 800132a:	f84b 5c40 	str.w	r5, [fp, #-64]
 800132e:	2301      	movs	r3, #1
 8001330:	eb09 050e 	add.w	r5, r9, lr
 8001334:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
 8001338:	f108 0801 	add.w	r8, r8, #1
 800133c:	60b3      	str	r3, [r6, #8]
 800133e:	6836      	ldr	r6, [r6, #0]
 8001340:	2e00      	cmp	r6, #0
 8001342:	d1dc      	bne.n	80012fe <d_print_comp_inner+0x98a>
 8001344:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8001348:	4639      	mov	r1, r7
 800134a:	4620      	mov	r0, r4
 800134c:	4665      	mov	r5, ip
 800134e:	f001 ff2b 	bl	80031a8 <d_print_comp>
 8001352:	9b06      	ldr	r3, [sp, #24]
 8001354:	9a00      	ldr	r2, [sp, #0]
 8001356:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 800135a:	2b00      	cmp	r3, #0
 800135c:	f47f abcc 	bne.w	8000af8 <d_print_comp_inner+0x184>
 8001360:	f1b8 0f01 	cmp.w	r8, #1
 8001364:	d00e      	beq.n	8001384 <d_print_comp_inner+0xa10>
 8001366:	eb09 1908 	add.w	r9, r9, r8, lsl #4
 800136a:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 800136e:	f108 38ff 	add.w	r8, r8, #4294967295
 8001372:	4639      	mov	r1, r7
 8001374:	4620      	mov	r0, r4
 8001376:	f001 ff27 	bl	80031c8 <d_print_mod>
 800137a:	f1b8 0f01 	cmp.w	r8, #1
 800137e:	f1a9 0910 	sub.w	r9, r9, #16
 8001382:	d1f2      	bne.n	800136a <d_print_comp_inner+0x9f6>
 8001384:	1d2a      	adds	r2, r5, #4
 8001386:	4639      	mov	r1, r7
 8001388:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 800138c:	4620      	mov	r0, r4
 800138e:	f002 fad5 	bl	800393c <d_print_array_type.isra.10>
 8001392:	f7ff bbb1 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001396:	068b      	lsls	r3, r1, #26
 8001398:	f101 804a 	bmi.w	8002430 <d_print_comp_inner+0x1abc>
 800139c:	686b      	ldr	r3, [r5, #4]
 800139e:	b11b      	cbz	r3, 80013a8 <d_print_comp_inner+0xa34>
 80013a0:	f017 0340 	ands.w	r3, r7, #64	; 0x40
 80013a4:	f001 82cc 	beq.w	8002940 <d_print_comp_inner+0x1fcc>
 80013a8:	f027 0760 	bic.w	r7, r7, #96	; 0x60
 80013ac:	f105 0208 	add.w	r2, r5, #8
 80013b0:	4639      	mov	r1, r7
 80013b2:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80013b6:	4620      	mov	r0, r4
 80013b8:	f002 fb9c 	bl	8003af4 <d_print_function_type.isra.11>
 80013bc:	f7ff bb9c 	b.w	8000af8 <d_print_comp_inner+0x184>
 80013c0:	68ab      	ldr	r3, [r5, #8]
 80013c2:	781a      	ldrb	r2, [r3, #0]
 80013c4:	2a39      	cmp	r2, #57	; 0x39
 80013c6:	f47f ab9f 	bne.w	8000b08 <d_print_comp_inner+0x194>
 80013ca:	689a      	ldr	r2, [r3, #8]
 80013cc:	7811      	ldrb	r1, [r2, #0]
 80013ce:	293a      	cmp	r1, #58	; 0x3a
 80013d0:	f47f ab9a 	bne.w	8000b08 <d_print_comp_inner+0x194>
 80013d4:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80013d8:	4934      	ldr	r1, [pc, #208]	; (80014ac <d_print_comp_inner+0xb38>)
 80013da:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80013de:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80013e2:	6800      	ldr	r0, [r0, #0]
 80013e4:	6856      	ldr	r6, [r2, #4]
 80013e6:	6895      	ldr	r5, [r2, #8]
 80013e8:	f007 f87a 	bl	80084e0 <strcmp>
 80013ec:	2800      	cmp	r0, #0
 80013ee:	f001 850f 	beq.w	8002e10 <d_print_comp_inner+0x249c>
 80013f2:	2204      	movs	r2, #4
 80013f4:	492e      	ldr	r1, [pc, #184]	; (80014b0 <d_print_comp_inner+0xb3c>)
 80013f6:	4620      	mov	r0, r4
 80013f8:	f7fe fffe 	bl	80003f8 <d_append_buffer>
 80013fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001400:	b183      	cbz	r3, 8001424 <d_print_comp_inner+0xab0>
 8001402:	4639      	mov	r1, r7
 8001404:	4642      	mov	r2, r8
 8001406:	4620      	mov	r0, r4
 8001408:	f002 fd7a 	bl	8003f00 <d_print_subexpr>
 800140c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001410:	29ff      	cmp	r1, #255	; 0xff
 8001412:	f001 862a 	beq.w	800306a <d_print_comp_inner+0x26f6>
 8001416:	2320      	movs	r3, #32
 8001418:	1c4a      	adds	r2, r1, #1
 800141a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800141e:	5463      	strb	r3, [r4, r1]
 8001420:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8001424:	4632      	mov	r2, r6
 8001426:	4639      	mov	r1, r7
 8001428:	4620      	mov	r0, r4
 800142a:	f001 febd 	bl	80031a8 <d_print_comp>
 800142e:	2d00      	cmp	r5, #0
 8001430:	f43f ab62 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8001434:	462a      	mov	r2, r5
 8001436:	4639      	mov	r1, r7
 8001438:	4620      	mov	r0, r4
 800143a:	f002 fd61 	bl	8003f00 <d_print_subexpr>
 800143e:	f7ff bb5b 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001442:	4e1c      	ldr	r6, [pc, #112]	; (80014b4 <d_print_comp_inner+0xb40>)
 8001444:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001448:	f106 0a11 	add.w	sl, r6, #17
 800144c:	f04f 0900 	mov.w	r9, #0
 8001450:	e00a      	b.n	8001468 <d_print_comp_inner+0xaf4>
 8001452:	460b      	mov	r3, r1
 8001454:	3101      	adds	r1, #1
 8001456:	4556      	cmp	r6, sl
 8001458:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800145c:	f804 8003 	strb.w	r8, [r4, r3]
 8001460:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8001464:	f000 84be 	beq.w	8001de4 <d_print_comp_inner+0x1470>
 8001468:	29ff      	cmp	r1, #255	; 0xff
 800146a:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800146e:	d1f0      	bne.n	8001452 <d_print_comp_inner+0xade>
 8001470:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001474:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001478:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800147c:	4620      	mov	r0, r4
 800147e:	4798      	blx	r3
 8001480:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001484:	3301      	adds	r3, #1
 8001486:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800148a:	2101      	movs	r1, #1
 800148c:	2300      	movs	r3, #0
 800148e:	e7e2      	b.n	8001456 <d_print_comp_inner+0xae2>
 8001490:	4e09      	ldr	r6, [pc, #36]	; (80014b8 <d_print_comp_inner+0xb44>)
 8001492:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001496:	f106 0a15 	add.w	sl, r6, #21
 800149a:	f04f 0900 	mov.w	r9, #0
 800149e:	e018      	b.n	80014d2 <d_print_comp_inner+0xb5e>
 80014a0:	080125b4 	.word	0x080125b4
 80014a4:	08012f98 	.word	0x08012f98
 80014a8:	08013003 	.word	0x08013003
 80014ac:	08012fd8 	.word	0x08012fd8
 80014b0:	08012fe0 	.word	0x08012fe0
 80014b4:	08012ebf 	.word	0x08012ebf
 80014b8:	08012ebb 	.word	0x08012ebb
 80014bc:	460b      	mov	r3, r1
 80014be:	3101      	adds	r1, #1
 80014c0:	45b2      	cmp	sl, r6
 80014c2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80014c6:	f804 8003 	strb.w	r8, [r4, r3]
 80014ca:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80014ce:	f000 8482 	beq.w	8001dd6 <d_print_comp_inner+0x1462>
 80014d2:	29ff      	cmp	r1, #255	; 0xff
 80014d4:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80014d8:	d1f0      	bne.n	80014bc <d_print_comp_inner+0xb48>
 80014da:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80014de:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80014e2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80014e6:	4620      	mov	r0, r4
 80014e8:	4798      	blx	r3
 80014ea:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80014ee:	3301      	adds	r3, #1
 80014f0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80014f4:	2101      	movs	r1, #1
 80014f6:	2300      	movs	r3, #0
 80014f8:	e7e2      	b.n	80014c0 <d_print_comp_inner+0xb4c>
 80014fa:	4eda      	ldr	r6, [pc, #872]	; (8001864 <d_print_comp_inner+0xef0>)
 80014fc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001500:	f106 0a10 	add.w	sl, r6, #16
 8001504:	f04f 0900 	mov.w	r9, #0
 8001508:	e00a      	b.n	8001520 <d_print_comp_inner+0xbac>
 800150a:	460b      	mov	r3, r1
 800150c:	3101      	adds	r1, #1
 800150e:	45b2      	cmp	sl, r6
 8001510:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001514:	f804 8003 	strb.w	r8, [r4, r3]
 8001518:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800151c:	f000 8454 	beq.w	8001dc8 <d_print_comp_inner+0x1454>
 8001520:	29ff      	cmp	r1, #255	; 0xff
 8001522:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8001526:	d1f0      	bne.n	800150a <d_print_comp_inner+0xb96>
 8001528:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800152c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001530:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001534:	4620      	mov	r0, r4
 8001536:	4798      	blx	r3
 8001538:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800153c:	3301      	adds	r3, #1
 800153e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001542:	2101      	movs	r1, #1
 8001544:	2300      	movs	r3, #0
 8001546:	e7e2      	b.n	800150e <d_print_comp_inner+0xb9a>
 8001548:	4ec7      	ldr	r6, [pc, #796]	; (8001868 <d_print_comp_inner+0xef4>)
 800154a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800154e:	f106 0a12 	add.w	sl, r6, #18
 8001552:	f04f 0900 	mov.w	r9, #0
 8001556:	e00a      	b.n	800156e <d_print_comp_inner+0xbfa>
 8001558:	460b      	mov	r3, r1
 800155a:	3101      	adds	r1, #1
 800155c:	45b2      	cmp	sl, r6
 800155e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001562:	f804 8003 	strb.w	r8, [r4, r3]
 8001566:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800156a:	f000 85d5 	beq.w	8002118 <d_print_comp_inner+0x17a4>
 800156e:	29ff      	cmp	r1, #255	; 0xff
 8001570:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8001574:	d1f0      	bne.n	8001558 <d_print_comp_inner+0xbe4>
 8001576:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800157a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800157e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001582:	4620      	mov	r0, r4
 8001584:	4798      	blx	r3
 8001586:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800158a:	3301      	adds	r3, #1
 800158c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001590:	2101      	movs	r1, #1
 8001592:	2300      	movs	r3, #0
 8001594:	e7e2      	b.n	800155c <d_print_comp_inner+0xbe8>
 8001596:	68af      	ldr	r7, [r5, #8]
 8001598:	686d      	ldr	r5, [r5, #4]
 800159a:	2f00      	cmp	r7, #0
 800159c:	f43f aaac 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80015a0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80015a4:	442f      	add	r7, r5
 80015a6:	f04f 0800 	mov.w	r8, #0
 80015aa:	e009      	b.n	80015c0 <d_print_comp_inner+0xc4c>
 80015ac:	460b      	mov	r3, r1
 80015ae:	3101      	adds	r1, #1
 80015b0:	42af      	cmp	r7, r5
 80015b2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80015b6:	54e6      	strb	r6, [r4, r3]
 80015b8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80015bc:	f43f aa9c 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80015c0:	29ff      	cmp	r1, #255	; 0xff
 80015c2:	f815 6b01 	ldrb.w	r6, [r5], #1
 80015c6:	d1f1      	bne.n	80015ac <d_print_comp_inner+0xc38>
 80015c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80015cc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80015d0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80015d4:	4620      	mov	r0, r4
 80015d6:	4798      	blx	r3
 80015d8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80015dc:	3301      	adds	r3, #1
 80015de:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80015e2:	2101      	movs	r1, #1
 80015e4:	2300      	movs	r3, #0
 80015e6:	e7e3      	b.n	80015b0 <d_print_comp_inner+0xc3c>
 80015e8:	4ea0      	ldr	r6, [pc, #640]	; (800186c <d_print_comp_inner+0xef8>)
 80015ea:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80015ee:	f106 0a11 	add.w	sl, r6, #17
 80015f2:	f04f 0900 	mov.w	r9, #0
 80015f6:	e00a      	b.n	800160e <d_print_comp_inner+0xc9a>
 80015f8:	460b      	mov	r3, r1
 80015fa:	3101      	adds	r1, #1
 80015fc:	45b2      	cmp	sl, r6
 80015fe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001602:	f804 8003 	strb.w	r8, [r4, r3]
 8001606:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800160a:	f000 858c 	beq.w	8002126 <d_print_comp_inner+0x17b2>
 800160e:	29ff      	cmp	r1, #255	; 0xff
 8001610:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8001614:	d1f0      	bne.n	80015f8 <d_print_comp_inner+0xc84>
 8001616:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800161a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800161e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001622:	4620      	mov	r0, r4
 8001624:	4798      	blx	r3
 8001626:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800162a:	3301      	adds	r3, #1
 800162c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001630:	2101      	movs	r1, #1
 8001632:	2300      	movs	r3, #0
 8001634:	e7e2      	b.n	80015fc <d_print_comp_inner+0xc88>
 8001636:	4e8e      	ldr	r6, [pc, #568]	; (8001870 <d_print_comp_inner+0xefc>)
 8001638:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800163c:	f106 0a15 	add.w	sl, r6, #21
 8001640:	f04f 0900 	mov.w	r9, #0
 8001644:	e00a      	b.n	800165c <d_print_comp_inner+0xce8>
 8001646:	460b      	mov	r3, r1
 8001648:	3101      	adds	r1, #1
 800164a:	45b2      	cmp	sl, r6
 800164c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001650:	f804 8003 	strb.w	r8, [r4, r3]
 8001654:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8001658:	f000 8533 	beq.w	80020c2 <d_print_comp_inner+0x174e>
 800165c:	29ff      	cmp	r1, #255	; 0xff
 800165e:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8001662:	d1f0      	bne.n	8001646 <d_print_comp_inner+0xcd2>
 8001664:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001668:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800166c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001670:	4620      	mov	r0, r4
 8001672:	4798      	blx	r3
 8001674:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001678:	3301      	adds	r3, #1
 800167a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800167e:	2101      	movs	r1, #1
 8001680:	2300      	movs	r3, #0
 8001682:	e7e2      	b.n	800164a <d_print_comp_inner+0xcd6>
 8001684:	4e7b      	ldr	r6, [pc, #492]	; (8001874 <d_print_comp_inner+0xf00>)
 8001686:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800168a:	f106 0a19 	add.w	sl, r6, #25
 800168e:	f04f 0900 	mov.w	r9, #0
 8001692:	e00a      	b.n	80016aa <d_print_comp_inner+0xd36>
 8001694:	460b      	mov	r3, r1
 8001696:	3101      	adds	r1, #1
 8001698:	45b2      	cmp	sl, r6
 800169a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800169e:	f804 8003 	strb.w	r8, [r4, r3]
 80016a2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80016a6:	f000 8545 	beq.w	8002134 <d_print_comp_inner+0x17c0>
 80016aa:	29ff      	cmp	r1, #255	; 0xff
 80016ac:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80016b0:	d1f0      	bne.n	8001694 <d_print_comp_inner+0xd20>
 80016b2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80016b6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80016ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80016be:	4620      	mov	r0, r4
 80016c0:	4798      	blx	r3
 80016c2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80016c6:	3301      	adds	r3, #1
 80016c8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80016cc:	2101      	movs	r1, #1
 80016ce:	2300      	movs	r3, #0
 80016d0:	e7e2      	b.n	8001698 <d_print_comp_inner+0xd24>
 80016d2:	4e69      	ldr	r6, [pc, #420]	; (8001878 <d_print_comp_inner+0xf04>)
 80016d4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80016d8:	f106 0a16 	add.w	sl, r6, #22
 80016dc:	f04f 0900 	mov.w	r9, #0
 80016e0:	e00a      	b.n	80016f8 <d_print_comp_inner+0xd84>
 80016e2:	460b      	mov	r3, r1
 80016e4:	3101      	adds	r1, #1
 80016e6:	45b2      	cmp	sl, r6
 80016e8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80016ec:	f804 8003 	strb.w	r8, [r4, r3]
 80016f0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80016f4:	f000 84d7 	beq.w	80020a6 <d_print_comp_inner+0x1732>
 80016f8:	29ff      	cmp	r1, #255	; 0xff
 80016fa:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80016fe:	d1f0      	bne.n	80016e2 <d_print_comp_inner+0xd6e>
 8001700:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001704:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001708:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800170c:	4620      	mov	r0, r4
 800170e:	4798      	blx	r3
 8001710:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001714:	3301      	adds	r3, #1
 8001716:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800171a:	2101      	movs	r1, #1
 800171c:	2300      	movs	r3, #0
 800171e:	e7e2      	b.n	80016e6 <d_print_comp_inner+0xd72>
 8001720:	4e56      	ldr	r6, [pc, #344]	; (800187c <d_print_comp_inner+0xf08>)
 8001722:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001726:	f106 0a13 	add.w	sl, r6, #19
 800172a:	f04f 0900 	mov.w	r9, #0
 800172e:	e00a      	b.n	8001746 <d_print_comp_inner+0xdd2>
 8001730:	460b      	mov	r3, r1
 8001732:	3101      	adds	r1, #1
 8001734:	4556      	cmp	r6, sl
 8001736:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800173a:	f804 8003 	strb.w	r8, [r4, r3]
 800173e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8001742:	f000 84b7 	beq.w	80020b4 <d_print_comp_inner+0x1740>
 8001746:	29ff      	cmp	r1, #255	; 0xff
 8001748:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800174c:	d1f0      	bne.n	8001730 <d_print_comp_inner+0xdbc>
 800174e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001752:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001756:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800175a:	4620      	mov	r0, r4
 800175c:	4798      	blx	r3
 800175e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001762:	3301      	adds	r3, #1
 8001764:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001768:	2101      	movs	r1, #1
 800176a:	2300      	movs	r3, #0
 800176c:	e7e2      	b.n	8001734 <d_print_comp_inner+0xdc0>
 800176e:	4e44      	ldr	r6, [pc, #272]	; (8001880 <d_print_comp_inner+0xf0c>)
 8001770:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001774:	f106 0a0f 	add.w	sl, r6, #15
 8001778:	f04f 0900 	mov.w	r9, #0
 800177c:	e00a      	b.n	8001794 <d_print_comp_inner+0xe20>
 800177e:	460b      	mov	r3, r1
 8001780:	3101      	adds	r1, #1
 8001782:	4556      	cmp	r6, sl
 8001784:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001788:	f804 8003 	strb.w	r8, [r4, r3]
 800178c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8001790:	f000 830c 	beq.w	8001dac <d_print_comp_inner+0x1438>
 8001794:	29ff      	cmp	r1, #255	; 0xff
 8001796:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800179a:	d1f0      	bne.n	800177e <d_print_comp_inner+0xe0a>
 800179c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80017a0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80017a4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80017a8:	4620      	mov	r0, r4
 80017aa:	4798      	blx	r3
 80017ac:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80017b0:	3301      	adds	r3, #1
 80017b2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80017b6:	2101      	movs	r1, #1
 80017b8:	2300      	movs	r3, #0
 80017ba:	e7e2      	b.n	8001782 <d_print_comp_inner+0xe0e>
 80017bc:	4e31      	ldr	r6, [pc, #196]	; (8001884 <d_print_comp_inner+0xf10>)
 80017be:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80017c2:	f106 0a1a 	add.w	sl, r6, #26
 80017c6:	f04f 0900 	mov.w	r9, #0
 80017ca:	e00a      	b.n	80017e2 <d_print_comp_inner+0xe6e>
 80017cc:	460b      	mov	r3, r1
 80017ce:	3101      	adds	r1, #1
 80017d0:	4556      	cmp	r6, sl
 80017d2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80017d6:	f804 8003 	strb.w	r8, [r4, r3]
 80017da:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80017de:	f000 82ec 	beq.w	8001dba <d_print_comp_inner+0x1446>
 80017e2:	29ff      	cmp	r1, #255	; 0xff
 80017e4:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80017e8:	d1f0      	bne.n	80017cc <d_print_comp_inner+0xe58>
 80017ea:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80017ee:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80017f2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80017f6:	4620      	mov	r0, r4
 80017f8:	4798      	blx	r3
 80017fa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80017fe:	3301      	adds	r3, #1
 8001800:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001804:	2101      	movs	r1, #1
 8001806:	2300      	movs	r3, #0
 8001808:	e7e2      	b.n	80017d0 <d_print_comp_inner+0xe5c>
 800180a:	f011 0704 	ands.w	r7, r1, #4
 800180e:	f040 8539 	bne.w	8002284 <d_print_comp_inner+0x1910>
 8001812:	686a      	ldr	r2, [r5, #4]
 8001814:	6853      	ldr	r3, [r2, #4]
 8001816:	6815      	ldr	r5, [r2, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	f43f a96d 	beq.w	8000af8 <d_print_comp_inner+0x184>
 800181e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001822:	eb05 0803 	add.w	r8, r5, r3
 8001826:	e009      	b.n	800183c <d_print_comp_inner+0xec8>
 8001828:	460b      	mov	r3, r1
 800182a:	3101      	adds	r1, #1
 800182c:	4545      	cmp	r5, r8
 800182e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001832:	54e6      	strb	r6, [r4, r3]
 8001834:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8001838:	f43f a95e 	beq.w	8000af8 <d_print_comp_inner+0x184>
 800183c:	29ff      	cmp	r1, #255	; 0xff
 800183e:	f815 6b01 	ldrb.w	r6, [r5], #1
 8001842:	d1f1      	bne.n	8001828 <d_print_comp_inner+0xeb4>
 8001844:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001848:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800184c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001850:	4620      	mov	r0, r4
 8001852:	4798      	blx	r3
 8001854:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001858:	3301      	adds	r3, #1
 800185a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800185e:	2101      	movs	r1, #1
 8001860:	2300      	movs	r3, #0
 8001862:	e7e3      	b.n	800182c <d_print_comp_inner+0xeb8>
 8001864:	08012ea7 	.word	0x08012ea7
 8001868:	08012e93 	.word	0x08012e93
 800186c:	08012f5f 	.word	0x08012f5f
 8001870:	08012f47 	.word	0x08012f47
 8001874:	08012f2b 	.word	0x08012f2b
 8001878:	08012f13 	.word	0x08012f13
 800187c:	08012eff 	.word	0x08012eff
 8001880:	08012eef 	.word	0x08012eef
 8001884:	08012ed3 	.word	0x08012ed3
 8001888:	6868      	ldr	r0, [r5, #4]
 800188a:	7803      	ldrb	r3, [r0, #0]
 800188c:	2b05      	cmp	r3, #5
 800188e:	f000 8699 	beq.w	80025c4 <d_print_comp_inner+0x1c50>
 8001892:	f04f 0800 	mov.w	r8, #0
 8001896:	2b23      	cmp	r3, #35	; 0x23
 8001898:	f000 8596 	beq.w	80023c8 <d_print_comp_inner+0x1a54>
 800189c:	782a      	ldrb	r2, [r5, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	f000 8592 	beq.w	80023c8 <d_print_comp_inner+0x1a54>
 80018a4:	2b24      	cmp	r3, #36	; 0x24
 80018a6:	f001 808d 	beq.w	80029c4 <d_print_comp_inner+0x2050>
 80018aa:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 80018ae:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 80018b2:	9505      	str	r5, [sp, #20]
 80018b4:	ab14      	add	r3, sp, #80	; 0x50
 80018b6:	2100      	movs	r1, #0
 80018b8:	f843 0d40 	str.w	r0, [r3, #-64]!
 80018bc:	9106      	str	r1, [sp, #24]
 80018be:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80018c2:	9207      	str	r2, [sp, #28]
 80018c4:	686a      	ldr	r2, [r5, #4]
 80018c6:	4639      	mov	r1, r7
 80018c8:	4620      	mov	r0, r4
 80018ca:	f001 fc6d 	bl	80031a8 <d_print_comp>
 80018ce:	9b06      	ldr	r3, [sp, #24]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 848d 	beq.w	80021f0 <d_print_comp_inner+0x187c>
 80018d6:	9b04      	ldr	r3, [sp, #16]
 80018d8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80018dc:	f1b8 0f00 	cmp.w	r8, #0
 80018e0:	f43f a90a 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80018e4:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
 80018e8:	f7ff b906 	b.w	8000af8 <d_print_comp_inner+0x184>
 80018ec:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
 80018f0:	f04f 0800 	mov.w	r8, #0
 80018f4:	e7db      	b.n	80018ae <d_print_comp_inner+0xf3a>
 80018f6:	f8d0 c114 	ldr.w	ip, [r0, #276]	; 0x114
 80018fa:	f1bc 0f00 	cmp.w	ip, #0
 80018fe:	f001 8321 	beq.w	8002f44 <d_print_comp_inner+0x25d0>
 8001902:	4662      	mov	r2, ip
 8001904:	6891      	ldr	r1, [r2, #8]
 8001906:	b951      	cbnz	r1, 800191e <d_print_comp_inner+0xfaa>
 8001908:	6850      	ldr	r0, [r2, #4]
 800190a:	7800      	ldrb	r0, [r0, #0]
 800190c:	f1a0 0e19 	sub.w	lr, r0, #25
 8001910:	f1be 0f02 	cmp.w	lr, #2
 8001914:	f200 8705 	bhi.w	8002722 <d_print_comp_inner+0x1dae>
 8001918:	4283      	cmp	r3, r0
 800191a:	f000 8706 	beq.w	800272a <d_print_comp_inner+0x1db6>
 800191e:	6812      	ldr	r2, [r2, #0]
 8001920:	2a00      	cmp	r2, #0
 8001922:	d1ef      	bne.n	8001904 <d_print_comp_inner+0xf90>
 8001924:	4660      	mov	r0, ip
 8001926:	4690      	mov	r8, r2
 8001928:	e7c1      	b.n	80018ae <d_print_comp_inner+0xf3a>
 800192a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800192e:	29ff      	cmp	r1, #255	; 0xff
 8001930:	f000 876b 	beq.w	800280a <d_print_comp_inner+0x1e96>
 8001934:	1c4a      	adds	r2, r1, #1
 8001936:	237e      	movs	r3, #126	; 0x7e
 8001938:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800193c:	5463      	strb	r3, [r4, r1]
 800193e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8001942:	4639      	mov	r1, r7
 8001944:	68aa      	ldr	r2, [r5, #8]
 8001946:	4620      	mov	r0, r4
 8001948:	f001 fc2e 	bl	80031a8 <d_print_comp>
 800194c:	f7ff b8d4 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001950:	686a      	ldr	r2, [r5, #4]
 8001952:	f001 fc29 	bl	80031a8 <d_print_comp>
 8001956:	f7ff b8cf 	b.w	8000af8 <d_print_comp_inner+0x184>
 800195a:	4edd      	ldr	r6, [pc, #884]	; (8001cd0 <d_print_comp_inner+0x135c>)
 800195c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001960:	f106 0a0d 	add.w	sl, r6, #13
 8001964:	f04f 0900 	mov.w	r9, #0
 8001968:	e00a      	b.n	8001980 <d_print_comp_inner+0x100c>
 800196a:	460b      	mov	r3, r1
 800196c:	3101      	adds	r1, #1
 800196e:	45b2      	cmp	sl, r6
 8001970:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001974:	f804 8003 	strb.w	r8, [r4, r3]
 8001978:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800197c:	f000 83e8 	beq.w	8002150 <d_print_comp_inner+0x17dc>
 8001980:	29ff      	cmp	r1, #255	; 0xff
 8001982:	f816 8b01 	ldrb.w	r8, [r6], #1
 8001986:	d1f0      	bne.n	800196a <d_print_comp_inner+0xff6>
 8001988:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800198c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001990:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001994:	4620      	mov	r0, r4
 8001996:	4798      	blx	r3
 8001998:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800199c:	3301      	adds	r3, #1
 800199e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80019a2:	2101      	movs	r1, #1
 80019a4:	2300      	movs	r3, #0
 80019a6:	e7e2      	b.n	800196e <d_print_comp_inner+0xffa>
 80019a8:	4eca      	ldr	r6, [pc, #808]	; (8001cd4 <d_print_comp_inner+0x1360>)
 80019aa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80019ae:	f106 0a18 	add.w	sl, r6, #24
 80019b2:	f04f 0900 	mov.w	r9, #0
 80019b6:	e00a      	b.n	80019ce <d_print_comp_inner+0x105a>
 80019b8:	460b      	mov	r3, r1
 80019ba:	3101      	adds	r1, #1
 80019bc:	45b2      	cmp	sl, r6
 80019be:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80019c2:	f804 8003 	strb.w	r8, [r4, r3]
 80019c6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80019ca:	f000 83c8 	beq.w	800215e <d_print_comp_inner+0x17ea>
 80019ce:	29ff      	cmp	r1, #255	; 0xff
 80019d0:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 80019d4:	d1f0      	bne.n	80019b8 <d_print_comp_inner+0x1044>
 80019d6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80019da:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80019de:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80019e2:	4620      	mov	r0, r4
 80019e4:	4798      	blx	r3
 80019e6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80019ea:	3301      	adds	r3, #1
 80019ec:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80019f0:	2101      	movs	r1, #1
 80019f2:	2300      	movs	r3, #0
 80019f4:	e7e2      	b.n	80019bc <d_print_comp_inner+0x1048>
 80019f6:	4eb8      	ldr	r6, [pc, #736]	; (8001cd8 <d_print_comp_inner+0x1364>)
 80019f8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80019fc:	f106 0a08 	add.w	sl, r6, #8
 8001a00:	f04f 0900 	mov.w	r9, #0
 8001a04:	e00a      	b.n	8001a1c <d_print_comp_inner+0x10a8>
 8001a06:	460b      	mov	r3, r1
 8001a08:	3101      	adds	r1, #1
 8001a0a:	45b2      	cmp	sl, r6
 8001a0c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001a10:	f804 8003 	strb.w	r8, [r4, r3]
 8001a14:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8001a18:	f000 833e 	beq.w	8002098 <d_print_comp_inner+0x1724>
 8001a1c:	29ff      	cmp	r1, #255	; 0xff
 8001a1e:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8001a22:	d1f0      	bne.n	8001a06 <d_print_comp_inner+0x1092>
 8001a24:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001a28:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001a2c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001a30:	4620      	mov	r0, r4
 8001a32:	4798      	blx	r3
 8001a34:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001a38:	3301      	adds	r3, #1
 8001a3a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001a3e:	2101      	movs	r1, #1
 8001a40:	2300      	movs	r3, #0
 8001a42:	e7e2      	b.n	8001a0a <d_print_comp_inner+0x1096>
 8001a44:	4ea5      	ldr	r6, [pc, #660]	; (8001cdc <d_print_comp_inner+0x1368>)
 8001a46:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001a4a:	f106 0a0b 	add.w	sl, r6, #11
 8001a4e:	f04f 0900 	mov.w	r9, #0
 8001a52:	e00a      	b.n	8001a6a <d_print_comp_inner+0x10f6>
 8001a54:	460b      	mov	r3, r1
 8001a56:	3101      	adds	r1, #1
 8001a58:	45b2      	cmp	sl, r6
 8001a5a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001a5e:	f804 8003 	strb.w	r8, [r4, r3]
 8001a62:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8001a66:	f000 819a 	beq.w	8001d9e <d_print_comp_inner+0x142a>
 8001a6a:	29ff      	cmp	r1, #255	; 0xff
 8001a6c:	f816 8b01 	ldrb.w	r8, [r6], #1
 8001a70:	d1f0      	bne.n	8001a54 <d_print_comp_inner+0x10e0>
 8001a72:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001a76:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8001a7a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001a7e:	4620      	mov	r0, r4
 8001a80:	4798      	blx	r3
 8001a82:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001a86:	3301      	adds	r3, #1
 8001a88:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e7e2      	b.n	8001a58 <d_print_comp_inner+0x10e4>
 8001a92:	2300      	movs	r3, #0
 8001a94:	f8d0 9114 	ldr.w	r9, [r0, #276]	; 0x114
 8001a98:	f8d0 8140 	ldr.w	r8, [r0, #320]	; 0x140
 8001a9c:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8001aa0:	f8c0 5140 	str.w	r5, [r0, #320]	; 0x140
 8001aa4:	074a      	lsls	r2, r1, #29
 8001aa6:	686e      	ldr	r6, [r5, #4]
 8001aa8:	d505      	bpl.n	8001ab6 <d_print_comp_inner+0x1142>
 8001aaa:	7833      	ldrb	r3, [r6, #0]
 8001aac:	b91b      	cbnz	r3, 8001ab6 <d_print_comp_inner+0x1142>
 8001aae:	68b2      	ldr	r2, [r6, #8]
 8001ab0:	2a06      	cmp	r2, #6
 8001ab2:	f001 808d 	beq.w	8002bd0 <d_print_comp_inner+0x225c>
 8001ab6:	4632      	mov	r2, r6
 8001ab8:	4639      	mov	r1, r7
 8001aba:	4620      	mov	r0, r4
 8001abc:	f001 fb74 	bl	80031a8 <d_print_comp>
 8001ac0:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8001ac4:	2b3c      	cmp	r3, #60	; 0x3c
 8001ac6:	f000 85ea 	beq.w	800269e <d_print_comp_inner+0x1d2a>
 8001aca:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8001ace:	2bff      	cmp	r3, #255	; 0xff
 8001ad0:	f000 879e 	beq.w	8002a10 <d_print_comp_inner+0x209c>
 8001ad4:	1c59      	adds	r1, r3, #1
 8001ad6:	223c      	movs	r2, #60	; 0x3c
 8001ad8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001adc:	54e2      	strb	r2, [r4, r3]
 8001ade:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8001ae2:	4639      	mov	r1, r7
 8001ae4:	68aa      	ldr	r2, [r5, #8]
 8001ae6:	4620      	mov	r0, r4
 8001ae8:	f001 fb5e 	bl	80031a8 <d_print_comp>
 8001aec:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8001af0:	2b3e      	cmp	r3, #62	; 0x3e
 8001af2:	f000 85c6 	beq.w	8002682 <d_print_comp_inner+0x1d0e>
 8001af6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8001afa:	2bff      	cmp	r3, #255	; 0xff
 8001afc:	f000 8775 	beq.w	80029ea <d_print_comp_inner+0x2076>
 8001b00:	1c59      	adds	r1, r3, #1
 8001b02:	223e      	movs	r2, #62	; 0x3e
 8001b04:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001b08:	54e2      	strb	r2, [r4, r3]
 8001b0a:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8001b0e:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8001b12:	f8c4 8140 	str.w	r8, [r4, #320]	; 0x140
 8001b16:	f7fe bfef 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8001b20:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
 8001b24:	686e      	ldr	r6, [r5, #4]
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	2e00      	cmp	r6, #0
 8001b2a:	f000 8133 	beq.w	8001d94 <d_print_comp_inner+0x1420>
 8001b2e:	f10d 0910 	add.w	r9, sp, #16
 8001b32:	f8d0 c110 	ldr.w	ip, [r0, #272]	; 0x110
 8001b36:	4696      	mov	lr, r2
 8001b38:	4610      	mov	r0, r2
 8001b3a:	464b      	mov	r3, r9
 8001b3c:	7831      	ldrb	r1, [r6, #0]
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	f1a1 0a1c 	sub.w	sl, r1, #28
 8001b44:	f1ba 0f04 	cmp.w	sl, #4
 8001b48:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8001b4c:	605e      	str	r6, [r3, #4]
 8001b4e:	6098      	str	r0, [r3, #8]
 8001b50:	f8c3 c00c 	str.w	ip, [r3, #12]
 8001b54:	461a      	mov	r2, r3
 8001b56:	f10e 0801 	add.w	r8, lr, #1
 8001b5a:	f103 0310 	add.w	r3, r3, #16
 8001b5e:	f240 8112 	bls.w	8001d86 <d_print_comp_inner+0x1412>
 8001b62:	2904      	cmp	r1, #4
 8001b64:	f001 8195 	beq.w	8002e92 <d_print_comp_inner+0x251e>
 8001b68:	2902      	cmp	r1, #2
 8001b6a:	d137      	bne.n	8001bdc <d_print_comp_inner+0x1268>
 8001b6c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8001b70:	f89b 3000 	ldrb.w	r3, [fp]
 8001b74:	2b45      	cmp	r3, #69	; 0x45
 8001b76:	bf08      	it	eq
 8001b78:	f8db b004 	ldreq.w	fp, [fp, #4]
 8001b7c:	f89b 3000 	ldrb.w	r3, [fp]
 8001b80:	3b1c      	subs	r3, #28
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	d82a      	bhi.n	8001bdc <d_print_comp_inner+0x1268>
 8001b86:	f1b8 0f04 	cmp.w	r8, #4
 8001b8a:	f000 8103 	beq.w	8001d94 <d_print_comp_inner+0x1420>
 8001b8e:	462b      	mov	r3, r5
 8001b90:	eb09 1e0e 	add.w	lr, r9, lr, lsl #4
 8001b94:	46b2      	mov	sl, r6
 8001b96:	465d      	mov	r5, fp
 8001b98:	4666      	mov	r6, ip
 8001b9a:	469b      	mov	fp, r3
 8001b9c:	46a4      	mov	ip, r4
 8001b9e:	4674      	mov	r4, lr
 8001ba0:	e003      	b.n	8001baa <d_print_comp_inner+0x1236>
 8001ba2:	f1b8 0f04 	cmp.w	r8, #4
 8001ba6:	f001 81b9 	beq.w	8002f1c <d_print_comp_inner+0x25a8>
 8001baa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bae:	f104 0e10 	add.w	lr, r4, #16
 8001bb2:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8001bb6:	4623      	mov	r3, r4
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611c      	str	r4, [r3, #16]
 8001bbc:	605d      	str	r5, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60de      	str	r6, [r3, #12]
 8001bc2:	f8cc e114 	str.w	lr, [ip, #276]	; 0x114
 8001bc6:	686d      	ldr	r5, [r5, #4]
 8001bc8:	782b      	ldrb	r3, [r5, #0]
 8001bca:	3b1c      	subs	r3, #28
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	4674      	mov	r4, lr
 8001bd0:	f108 0801 	add.w	r8, r8, #1
 8001bd4:	d9e5      	bls.n	8001ba2 <d_print_comp_inner+0x122e>
 8001bd6:	4656      	mov	r6, sl
 8001bd8:	4664      	mov	r4, ip
 8001bda:	465d      	mov	r5, fp
 8001bdc:	68aa      	ldr	r2, [r5, #8]
 8001bde:	4639      	mov	r1, r7
 8001be0:	4620      	mov	r0, r4
 8001be2:	f001 fae1 	bl	80031a8 <d_print_comp>
 8001be6:	7833      	ldrb	r3, [r6, #0]
 8001be8:	2b04      	cmp	r3, #4
 8001bea:	f001 8192 	beq.w	8002f12 <d_print_comp_inner+0x259e>
 8001bee:	eb09 1908 	add.w	r9, r9, r8, lsl #4
 8001bf2:	4646      	mov	r6, r8
 8001bf4:	2520      	movs	r5, #32
 8001bf6:	46b8      	mov	r8, r7
 8001bf8:	f859 7c08 	ldr.w	r7, [r9, #-8]
 8001bfc:	3e01      	subs	r6, #1
 8001bfe:	b987      	cbnz	r7, 8001c22 <d_print_comp_inner+0x12ae>
 8001c00:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001c04:	29ff      	cmp	r1, #255	; 0xff
 8001c06:	f001 8174 	beq.w	8002ef2 <d_print_comp_inner+0x257e>
 8001c0a:	1c4b      	adds	r3, r1, #1
 8001c0c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8001c10:	f859 2c0c 	ldr.w	r2, [r9, #-12]
 8001c14:	5465      	strb	r5, [r4, r1]
 8001c16:	4620      	mov	r0, r4
 8001c18:	4641      	mov	r1, r8
 8001c1a:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8001c1e:	f001 fad3 	bl	80031c8 <d_print_mod>
 8001c22:	f1a9 0910 	sub.w	r9, r9, #16
 8001c26:	2e00      	cmp	r6, #0
 8001c28:	d1e6      	bne.n	8001bf8 <d_print_comp_inner+0x1284>
 8001c2a:	9b00      	ldr	r3, [sp, #0]
 8001c2c:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8001c30:	f7fe bf62 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001c34:	686a      	ldr	r2, [r5, #4]
 8001c36:	f001 fab7 	bl	80031a8 <d_print_comp>
 8001c3a:	f017 0904 	ands.w	r9, r7, #4
 8001c3e:	f000 8477 	beq.w	8002530 <d_print_comp_inner+0x1bbc>
 8001c42:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001c46:	29ff      	cmp	r1, #255	; 0xff
 8001c48:	f000 87d5 	beq.w	8002bf6 <d_print_comp_inner+0x2282>
 8001c4c:	1c4a      	adds	r2, r1, #1
 8001c4e:	232e      	movs	r3, #46	; 0x2e
 8001c50:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8001c54:	5463      	strb	r3, [r4, r1]
 8001c56:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8001c5a:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8001c5e:	f898 3000 	ldrb.w	r3, [r8]
 8001c62:	2b45      	cmp	r3, #69	; 0x45
 8001c64:	f000 862e 	beq.w	80028c4 <d_print_comp_inner+0x1f50>
 8001c68:	4642      	mov	r2, r8
 8001c6a:	4639      	mov	r1, r7
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	f001 fa9b 	bl	80031a8 <d_print_comp>
 8001c72:	f7fe bf41 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001c76:	f011 0704 	ands.w	r7, r1, #4
 8001c7a:	f040 832d 	bne.w	80022d8 <d_print_comp_inner+0x1964>
 8001c7e:	68ab      	ldr	r3, [r5, #8]
 8001c80:	686d      	ldr	r5, [r5, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f43e af38 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8001c88:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001c8c:	eb05 0803 	add.w	r8, r5, r3
 8001c90:	e009      	b.n	8001ca6 <d_print_comp_inner+0x1332>
 8001c92:	460b      	mov	r3, r1
 8001c94:	3101      	adds	r1, #1
 8001c96:	45a8      	cmp	r8, r5
 8001c98:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001c9c:	54e6      	strb	r6, [r4, r3]
 8001c9e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8001ca2:	f43e af29 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8001ca6:	29ff      	cmp	r1, #255	; 0xff
 8001ca8:	f815 6b01 	ldrb.w	r6, [r5], #1
 8001cac:	d1f1      	bne.n	8001c92 <d_print_comp_inner+0x131e>
 8001cae:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001cb2:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8001cb6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001cba:	4620      	mov	r0, r4
 8001cbc:	4798      	blx	r3
 8001cbe:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001cc8:	2101      	movs	r1, #1
 8001cca:	2300      	movs	r3, #0
 8001ccc:	e7e3      	b.n	8001c96 <d_print_comp_inner+0x1322>
 8001cce:	bf00      	nop
 8001cd0:	08012e84 	.word	0x08012e84
 8001cd4:	08012e5f 	.word	0x08012e5f
 8001cd8:	08012e53 	.word	0x08012e53
 8001cdc:	08012e48 	.word	0x08012e48
 8001ce0:	686f      	ldr	r7, [r5, #4]
 8001ce2:	2f00      	cmp	r7, #0
 8001ce4:	f000 8375 	beq.w	80023d2 <d_print_comp_inner+0x1a5e>
 8001ce8:	4ddb      	ldr	r5, [pc, #876]	; (8002058 <d_print_comp_inner+0x16e4>)
 8001cea:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8001cee:	f105 0906 	add.w	r9, r5, #6
 8001cf2:	f04f 0800 	mov.w	r8, #0
 8001cf6:	e009      	b.n	8001d0c <d_print_comp_inner+0x1398>
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	3101      	adds	r1, #1
 8001cfc:	454d      	cmp	r5, r9
 8001cfe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001d02:	54e6      	strb	r6, [r4, r3]
 8001d04:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8001d08:	f000 8281 	beq.w	800220e <d_print_comp_inner+0x189a>
 8001d0c:	29ff      	cmp	r1, #255	; 0xff
 8001d0e:	f815 6b01 	ldrb.w	r6, [r5], #1
 8001d12:	d1f1      	bne.n	8001cf8 <d_print_comp_inner+0x1384>
 8001d14:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001d18:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8001d1c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001d20:	4620      	mov	r0, r4
 8001d22:	4798      	blx	r3
 8001d24:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001d28:	3301      	adds	r3, #1
 8001d2a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001d2e:	2101      	movs	r1, #1
 8001d30:	2300      	movs	r3, #0
 8001d32:	e7e3      	b.n	8001cfc <d_print_comp_inner+0x1388>
 8001d34:	1d29      	adds	r1, r5, #4
 8001d36:	f7fe fd77 	bl	8000828 <d_lookup_template_argument.isra.6>
 8001d3a:	2800      	cmp	r0, #0
 8001d3c:	f43e aee4 	beq.w	8000b08 <d_print_comp_inner+0x194>
 8001d40:	7803      	ldrb	r3, [r0, #0]
 8001d42:	2b2f      	cmp	r3, #47	; 0x2f
 8001d44:	f000 84fd 	beq.w	8002742 <d_print_comp_inner+0x1dce>
 8001d48:	f8d4 5110 	ldr.w	r5, [r4, #272]	; 0x110
 8001d4c:	682b      	ldr	r3, [r5, #0]
 8001d4e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8001d52:	4602      	mov	r2, r0
 8001d54:	4639      	mov	r1, r7
 8001d56:	4620      	mov	r0, r4
 8001d58:	f001 fa26 	bl	80031a8 <d_print_comp>
 8001d5c:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
 8001d60:	f7fe beca 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001d64:	68aa      	ldr	r2, [r5, #8]
 8001d66:	f001 fa1f 	bl	80031a8 <d_print_comp>
 8001d6a:	f7fe bec5 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001d6e:	2301      	movs	r3, #1
 8001d70:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8001d74:	f7fe bec0 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001d78:	f10b 0b01 	add.w	fp, fp, #1
 8001d7c:	45cb      	cmp	fp, r9
 8001d7e:	f47e af3a 	bne.w	8000bf6 <d_print_comp_inner+0x282>
 8001d82:	f7fe beb9 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001d86:	6876      	ldr	r6, [r6, #4]
 8001d88:	46c6      	mov	lr, r8
 8001d8a:	b11e      	cbz	r6, 8001d94 <d_print_comp_inner+0x1420>
 8001d8c:	f1be 0f04 	cmp.w	lr, #4
 8001d90:	f47f aed4 	bne.w	8001b3c <d_print_comp_inner+0x11c8>
 8001d94:	2301      	movs	r3, #1
 8001d96:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8001d9a:	f7fe bead 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001d9e:	686a      	ldr	r2, [r5, #4]
 8001da0:	4639      	mov	r1, r7
 8001da2:	4620      	mov	r0, r4
 8001da4:	f001 fa00 	bl	80031a8 <d_print_comp>
 8001da8:	f7fe bea6 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001dac:	686a      	ldr	r2, [r5, #4]
 8001dae:	4639      	mov	r1, r7
 8001db0:	4620      	mov	r0, r4
 8001db2:	f001 f9f9 	bl	80031a8 <d_print_comp>
 8001db6:	f7fe be9f 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001dba:	686a      	ldr	r2, [r5, #4]
 8001dbc:	4639      	mov	r1, r7
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	f001 f9f2 	bl	80031a8 <d_print_comp>
 8001dc4:	f7fe be98 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001dc8:	686a      	ldr	r2, [r5, #4]
 8001dca:	4639      	mov	r1, r7
 8001dcc:	4620      	mov	r0, r4
 8001dce:	f001 f9eb 	bl	80031a8 <d_print_comp>
 8001dd2:	f7fe be91 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001dd6:	686a      	ldr	r2, [r5, #4]
 8001dd8:	4639      	mov	r1, r7
 8001dda:	4620      	mov	r0, r4
 8001ddc:	f001 f9e4 	bl	80031a8 <d_print_comp>
 8001de0:	f7fe be8a 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001de4:	686a      	ldr	r2, [r5, #4]
 8001de6:	4639      	mov	r1, r7
 8001de8:	4620      	mov	r0, r4
 8001dea:	f001 f9dd 	bl	80031a8 <d_print_comp>
 8001dee:	f7fe be83 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001df2:	4639      	mov	r1, r7
 8001df4:	686a      	ldr	r2, [r5, #4]
 8001df6:	4620      	mov	r0, r4
 8001df8:	f001 f9d6 	bl	80031a8 <d_print_comp>
 8001dfc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001e00:	29ff      	cmp	r1, #255	; 0xff
 8001e02:	f000 84d2 	beq.w	80027aa <d_print_comp_inner+0x1e36>
 8001e06:	1c4a      	adds	r2, r1, #1
 8001e08:	2329      	movs	r3, #41	; 0x29
 8001e0a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8001e0e:	5463      	strb	r3, [r4, r1]
 8001e10:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8001e14:	f7fe be70 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001e18:	686a      	ldr	r2, [r5, #4]
 8001e1a:	4639      	mov	r1, r7
 8001e1c:	4620      	mov	r0, r4
 8001e1e:	f001 f9c3 	bl	80031a8 <d_print_comp>
 8001e22:	f7fe be69 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001e26:	686a      	ldr	r2, [r5, #4]
 8001e28:	498c      	ldr	r1, [pc, #560]	; (800205c <d_print_comp_inner+0x16e8>)
 8001e2a:	3201      	adds	r2, #1
 8001e2c:	a804      	add	r0, sp, #16
 8001e2e:	f00d fc2f 	bl	800f690 <sprintf>
 8001e32:	a804      	add	r0, sp, #16
 8001e34:	f006 fb5e 	bl	80084f4 <strlen>
 8001e38:	b318      	cbz	r0, 8001e82 <d_print_comp_inner+0x150e>
 8001e3a:	ad04      	add	r5, sp, #16
 8001e3c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001e40:	182f      	adds	r7, r5, r0
 8001e42:	f04f 0800 	mov.w	r8, #0
 8001e46:	e008      	b.n	8001e5a <d_print_comp_inner+0x14e6>
 8001e48:	460b      	mov	r3, r1
 8001e4a:	3101      	adds	r1, #1
 8001e4c:	42af      	cmp	r7, r5
 8001e4e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001e52:	54e6      	strb	r6, [r4, r3]
 8001e54:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8001e58:	d015      	beq.n	8001e86 <d_print_comp_inner+0x1512>
 8001e5a:	29ff      	cmp	r1, #255	; 0xff
 8001e5c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8001e60:	d1f2      	bne.n	8001e48 <d_print_comp_inner+0x14d4>
 8001e62:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001e66:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8001e6a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001e6e:	4620      	mov	r0, r4
 8001e70:	4798      	blx	r3
 8001e72:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001e76:	3301      	adds	r3, #1
 8001e78:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e7e4      	b.n	8001e4c <d_print_comp_inner+0x14d8>
 8001e82:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001e86:	29ff      	cmp	r1, #255	; 0xff
 8001e88:	f000 84d0 	beq.w	800282c <d_print_comp_inner+0x1eb8>
 8001e8c:	1c4a      	adds	r2, r1, #1
 8001e8e:	237d      	movs	r3, #125	; 0x7d
 8001e90:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8001e94:	5463      	strb	r3, [r4, r1]
 8001e96:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8001e9a:	f7fe be2d 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001e9e:	4e70      	ldr	r6, [pc, #448]	; (8002060 <d_print_comp_inner+0x16ec>)
 8001ea0:	686a      	ldr	r2, [r5, #4]
 8001ea2:	4639      	mov	r1, r7
 8001ea4:	4620      	mov	r0, r4
 8001ea6:	f001 f97f 	bl	80031a8 <d_print_comp>
 8001eaa:	f106 0902 	add.w	r9, r6, #2
 8001eae:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001eb2:	f04f 0800 	mov.w	r8, #0
 8001eb6:	e008      	b.n	8001eca <d_print_comp_inner+0x1556>
 8001eb8:	460b      	mov	r3, r1
 8001eba:	3101      	adds	r1, #1
 8001ebc:	45b1      	cmp	r9, r6
 8001ebe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001ec2:	54e7      	strb	r7, [r4, r3]
 8001ec4:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8001ec8:	d068      	beq.n	8001f9c <d_print_comp_inner+0x1628>
 8001eca:	29ff      	cmp	r1, #255	; 0xff
 8001ecc:	f816 7b01 	ldrb.w	r7, [r6], #1
 8001ed0:	d1f2      	bne.n	8001eb8 <d_print_comp_inner+0x1544>
 8001ed2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001ed6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8001eda:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001ede:	4620      	mov	r0, r4
 8001ee0:	4798      	blx	r3
 8001ee2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001eec:	2101      	movs	r1, #1
 8001eee:	2300      	movs	r3, #0
 8001ef0:	e7e4      	b.n	8001ebc <d_print_comp_inner+0x1548>
 8001ef2:	686a      	ldr	r2, [r5, #4]
 8001ef4:	4639      	mov	r1, r7
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	f001 f956 	bl	80031a8 <d_print_comp>
 8001efc:	f7fe bdfc 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001f00:	f8da 5004 	ldr.w	r5, [sl, #4]
 8001f04:	782b      	ldrb	r3, [r5, #0]
 8001f06:	3b61      	subs	r3, #97	; 0x61
 8001f08:	2b19      	cmp	r3, #25
 8001f0a:	d80b      	bhi.n	8001f24 <d_print_comp_inner+0x15b0>
 8001f0c:	29ff      	cmp	r1, #255	; 0xff
 8001f0e:	f000 8729 	beq.w	8002d64 <d_print_comp_inner+0x23f0>
 8001f12:	2320      	movs	r3, #32
 8001f14:	1c4a      	adds	r2, r1, #1
 8001f16:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8001f1a:	5463      	strb	r3, [r4, r1]
 8001f1c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8001f20:	f8da 5004 	ldr.w	r5, [sl, #4]
 8001f24:	19eb      	adds	r3, r5, r7
 8001f26:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8001f2a:	2b20      	cmp	r3, #32
 8001f2c:	bf08      	it	eq
 8001f2e:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8001f32:	2f00      	cmp	r7, #0
 8001f34:	f43e ade0 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8001f38:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001f3c:	442f      	add	r7, r5
 8001f3e:	f04f 0800 	mov.w	r8, #0
 8001f42:	e009      	b.n	8001f58 <d_print_comp_inner+0x15e4>
 8001f44:	460b      	mov	r3, r1
 8001f46:	3101      	adds	r1, #1
 8001f48:	42af      	cmp	r7, r5
 8001f4a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001f4e:	54e6      	strb	r6, [r4, r3]
 8001f50:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8001f54:	f43e add0 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8001f58:	29ff      	cmp	r1, #255	; 0xff
 8001f5a:	f815 6b01 	ldrb.w	r6, [r5], #1
 8001f5e:	d1f1      	bne.n	8001f44 <d_print_comp_inner+0x15d0>
 8001f60:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001f64:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8001f68:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001f6c:	4620      	mov	r0, r4
 8001f6e:	4798      	blx	r3
 8001f70:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001f74:	3301      	adds	r3, #1
 8001f76:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	e7e3      	b.n	8001f48 <d_print_comp_inner+0x15d4>
 8001f80:	686a      	ldr	r2, [r5, #4]
 8001f82:	4639      	mov	r1, r7
 8001f84:	4620      	mov	r0, r4
 8001f86:	f001 f90f 	bl	80031a8 <d_print_comp>
 8001f8a:	f7fe bdb5 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001f8e:	686a      	ldr	r2, [r5, #4]
 8001f90:	4639      	mov	r1, r7
 8001f92:	4620      	mov	r0, r4
 8001f94:	f001 f908 	bl	80031a8 <d_print_comp>
 8001f98:	f7fe bdae 	b.w	8000af8 <d_print_comp_inner+0x184>
 8001f9c:	68aa      	ldr	r2, [r5, #8]
 8001f9e:	492f      	ldr	r1, [pc, #188]	; (800205c <d_print_comp_inner+0x16e8>)
 8001fa0:	3201      	adds	r2, #1
 8001fa2:	a804      	add	r0, sp, #16
 8001fa4:	f00d fb74 	bl	800f690 <sprintf>
 8001fa8:	a804      	add	r0, sp, #16
 8001faa:	f006 faa3 	bl	80084f4 <strlen>
 8001fae:	b318      	cbz	r0, 8001ff8 <d_print_comp_inner+0x1684>
 8001fb0:	ad04      	add	r5, sp, #16
 8001fb2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001fb6:	182f      	adds	r7, r5, r0
 8001fb8:	f04f 0800 	mov.w	r8, #0
 8001fbc:	e008      	b.n	8001fd0 <d_print_comp_inner+0x165c>
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	3101      	adds	r1, #1
 8001fc2:	42af      	cmp	r7, r5
 8001fc4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8001fc8:	54e6      	strb	r6, [r4, r3]
 8001fca:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8001fce:	d015      	beq.n	8001ffc <d_print_comp_inner+0x1688>
 8001fd0:	29ff      	cmp	r1, #255	; 0xff
 8001fd2:	f815 6b01 	ldrb.w	r6, [r5], #1
 8001fd6:	d1f2      	bne.n	8001fbe <d_print_comp_inner+0x164a>
 8001fd8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8001fdc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8001fe0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	4798      	blx	r3
 8001fe8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8001fec:	3301      	adds	r3, #1
 8001fee:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e7e4      	b.n	8001fc2 <d_print_comp_inner+0x164e>
 8001ff8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8001ffc:	29ff      	cmp	r1, #255	; 0xff
 8001ffe:	f000 844a 	beq.w	8002896 <d_print_comp_inner+0x1f22>
 8002002:	1c4a      	adds	r2, r1, #1
 8002004:	237d      	movs	r3, #125	; 0x7d
 8002006:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800200a:	5463      	strb	r3, [r4, r1]
 800200c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002010:	f7fe bd72 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002014:	1d2a      	adds	r2, r5, #4
 8002016:	4639      	mov	r1, r7
 8002018:	4620      	mov	r0, r4
 800201a:	f001 fe5f 	bl	8003cdc <d_print_cast.isra.12>
 800201e:	f7fe bd6b 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002022:	4639      	mov	r1, r7
 8002024:	68aa      	ldr	r2, [r5, #8]
 8002026:	4620      	mov	r0, r4
 8002028:	f001 f8be 	bl	80031a8 <d_print_comp>
 800202c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002030:	29ff      	cmp	r1, #255	; 0xff
 8002032:	f000 841e 	beq.w	8002872 <d_print_comp_inner+0x1efe>
 8002036:	1c4a      	adds	r2, r1, #1
 8002038:	235d      	movs	r3, #93	; 0x5d
 800203a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800203e:	5463      	strb	r3, [r4, r1]
 8002040:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002044:	f7fe bd58 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002048:	686a      	ldr	r2, [r5, #4]
 800204a:	4639      	mov	r1, r7
 800204c:	4620      	mov	r0, r4
 800204e:	f001 f8ab 	bl	80031a8 <d_print_comp>
 8002052:	f7fe bd51 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002056:	bf00      	nop
 8002058:	0801302c 	.word	0x0801302c
 800205c:	08012e34 	.word	0x08012e34
 8002060:	08013080 	.word	0x08013080
 8002064:	68aa      	ldr	r2, [r5, #8]
 8002066:	4639      	mov	r1, r7
 8002068:	4620      	mov	r0, r4
 800206a:	f001 f89d 	bl	80031a8 <d_print_comp>
 800206e:	f7fe bd43 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002072:	4639      	mov	r1, r7
 8002074:	68aa      	ldr	r2, [r5, #8]
 8002076:	4620      	mov	r0, r4
 8002078:	f001 f896 	bl	80031a8 <d_print_comp>
 800207c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002080:	29ff      	cmp	r1, #255	; 0xff
 8002082:	f000 83e5 	beq.w	8002850 <d_print_comp_inner+0x1edc>
 8002086:	1c4a      	adds	r2, r1, #1
 8002088:	235d      	movs	r3, #93	; 0x5d
 800208a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800208e:	5463      	strb	r3, [r4, r1]
 8002090:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002094:	f7fe bd30 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002098:	686a      	ldr	r2, [r5, #4]
 800209a:	4639      	mov	r1, r7
 800209c:	4620      	mov	r0, r4
 800209e:	f001 f883 	bl	80031a8 <d_print_comp>
 80020a2:	f7fe bd29 	b.w	8000af8 <d_print_comp_inner+0x184>
 80020a6:	686a      	ldr	r2, [r5, #4]
 80020a8:	4639      	mov	r1, r7
 80020aa:	4620      	mov	r0, r4
 80020ac:	f001 f87c 	bl	80031a8 <d_print_comp>
 80020b0:	f7fe bd22 	b.w	8000af8 <d_print_comp_inner+0x184>
 80020b4:	686a      	ldr	r2, [r5, #4]
 80020b6:	4639      	mov	r1, r7
 80020b8:	4620      	mov	r0, r4
 80020ba:	f001 f875 	bl	80031a8 <d_print_comp>
 80020be:	f7fe bd1b 	b.w	8000af8 <d_print_comp_inner+0x184>
 80020c2:	4ed6      	ldr	r6, [pc, #856]	; (800241c <d_print_comp_inner+0x1aa8>)
 80020c4:	68aa      	ldr	r2, [r5, #8]
 80020c6:	4639      	mov	r1, r7
 80020c8:	4620      	mov	r0, r4
 80020ca:	f001 f86d 	bl	80031a8 <d_print_comp>
 80020ce:	f106 0a05 	add.w	sl, r6, #5
 80020d2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80020d6:	f04f 0900 	mov.w	r9, #0
 80020da:	e009      	b.n	80020f0 <d_print_comp_inner+0x177c>
 80020dc:	460b      	mov	r3, r1
 80020de:	3101      	adds	r1, #1
 80020e0:	45b2      	cmp	sl, r6
 80020e2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80020e6:	f804 8003 	strb.w	r8, [r4, r3]
 80020ea:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80020ee:	d028      	beq.n	8002142 <d_print_comp_inner+0x17ce>
 80020f0:	29ff      	cmp	r1, #255	; 0xff
 80020f2:	f816 8b01 	ldrb.w	r8, [r6], #1
 80020f6:	d1f1      	bne.n	80020dc <d_print_comp_inner+0x1768>
 80020f8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80020fc:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002100:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002104:	4620      	mov	r0, r4
 8002106:	4798      	blx	r3
 8002108:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800210c:	3301      	adds	r3, #1
 800210e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002112:	2101      	movs	r1, #1
 8002114:	2300      	movs	r3, #0
 8002116:	e7e3      	b.n	80020e0 <d_print_comp_inner+0x176c>
 8002118:	686a      	ldr	r2, [r5, #4]
 800211a:	4639      	mov	r1, r7
 800211c:	4620      	mov	r0, r4
 800211e:	f001 f843 	bl	80031a8 <d_print_comp>
 8002122:	f7fe bce9 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002126:	686a      	ldr	r2, [r5, #4]
 8002128:	4639      	mov	r1, r7
 800212a:	4620      	mov	r0, r4
 800212c:	f001 f83c 	bl	80031a8 <d_print_comp>
 8002130:	f7fe bce2 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002134:	686a      	ldr	r2, [r5, #4]
 8002136:	4639      	mov	r1, r7
 8002138:	4620      	mov	r0, r4
 800213a:	f001 f835 	bl	80031a8 <d_print_comp>
 800213e:	f7fe bcdb 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002142:	686a      	ldr	r2, [r5, #4]
 8002144:	4639      	mov	r1, r7
 8002146:	4620      	mov	r0, r4
 8002148:	f001 f82e 	bl	80031a8 <d_print_comp>
 800214c:	f7fe bcd4 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002150:	686a      	ldr	r2, [r5, #4]
 8002152:	4639      	mov	r1, r7
 8002154:	4620      	mov	r0, r4
 8002156:	f001 f827 	bl	80031a8 <d_print_comp>
 800215a:	f7fe bccd 	b.w	8000af8 <d_print_comp_inner+0x184>
 800215e:	4eb0      	ldr	r6, [pc, #704]	; (8002420 <d_print_comp_inner+0x1aac>)
 8002160:	686a      	ldr	r2, [r5, #4]
 8002162:	4639      	mov	r1, r7
 8002164:	4620      	mov	r0, r4
 8002166:	f001 f81f 	bl	80031a8 <d_print_comp>
 800216a:	f106 0a04 	add.w	sl, r6, #4
 800216e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002172:	f04f 0900 	mov.w	r9, #0
 8002176:	e009      	b.n	800218c <d_print_comp_inner+0x1818>
 8002178:	460b      	mov	r3, r1
 800217a:	3101      	adds	r1, #1
 800217c:	4556      	cmp	r6, sl
 800217e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002182:	f804 8003 	strb.w	r8, [r4, r3]
 8002186:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800218a:	d013      	beq.n	80021b4 <d_print_comp_inner+0x1840>
 800218c:	29ff      	cmp	r1, #255	; 0xff
 800218e:	f816 8b01 	ldrb.w	r8, [r6], #1
 8002192:	d1f1      	bne.n	8002178 <d_print_comp_inner+0x1804>
 8002194:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002198:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800219c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80021a0:	4620      	mov	r0, r4
 80021a2:	4798      	blx	r3
 80021a4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80021a8:	3301      	adds	r3, #1
 80021aa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80021ae:	2101      	movs	r1, #1
 80021b0:	2300      	movs	r3, #0
 80021b2:	e7e3      	b.n	800217c <d_print_comp_inner+0x1808>
 80021b4:	68aa      	ldr	r2, [r5, #8]
 80021b6:	4639      	mov	r1, r7
 80021b8:	4620      	mov	r0, r4
 80021ba:	f000 fff5 	bl	80031a8 <d_print_comp>
 80021be:	f7fe bc9b 	b.w	8000af8 <d_print_comp_inner+0x184>
 80021c2:	68aa      	ldr	r2, [r5, #8]
 80021c4:	f8d4 5120 	ldr.w	r5, [r4, #288]	; 0x120
 80021c8:	460e      	mov	r6, r1
 80021ca:	4620      	mov	r0, r4
 80021cc:	4639      	mov	r1, r7
 80021ce:	f000 ffeb 	bl	80031a8 <d_print_comp>
 80021d2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80021d6:	429d      	cmp	r5, r3
 80021d8:	f47e ac8e 	bne.w	8000af8 <d_print_comp_inner+0x184>
 80021dc:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80021e0:	42b3      	cmp	r3, r6
 80021e2:	f47e ac89 	bne.w	8000af8 <d_print_comp_inner+0x184>
 80021e6:	3e02      	subs	r6, #2
 80021e8:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80021ec:	f7fe bc84 	b.w	8000af8 <d_print_comp_inner+0x184>
 80021f0:	462a      	mov	r2, r5
 80021f2:	4639      	mov	r1, r7
 80021f4:	4620      	mov	r0, r4
 80021f6:	f000 ffe7 	bl	80031c8 <d_print_mod>
 80021fa:	f7ff bb6c 	b.w	80018d6 <d_print_comp_inner+0xf62>
 80021fe:	686b      	ldr	r3, [r5, #4]
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	f1b9 0f00 	cmp.w	r9, #0
 8002206:	f47e acf0 	bne.w	8000bea <d_print_comp_inner+0x276>
 800220a:	f7fe bc75 	b.w	8000af8 <d_print_comp_inner+0x184>
 800220e:	463a      	mov	r2, r7
 8002210:	a804      	add	r0, sp, #16
 8002212:	4984      	ldr	r1, [pc, #528]	; (8002424 <d_print_comp_inner+0x1ab0>)
 8002214:	f00d fa3c 	bl	800f690 <sprintf>
 8002218:	a804      	add	r0, sp, #16
 800221a:	f006 f96b 	bl	80084f4 <strlen>
 800221e:	b318      	cbz	r0, 8002268 <d_print_comp_inner+0x18f4>
 8002220:	ad04      	add	r5, sp, #16
 8002222:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002226:	182f      	adds	r7, r5, r0
 8002228:	f04f 0800 	mov.w	r8, #0
 800222c:	e008      	b.n	8002240 <d_print_comp_inner+0x18cc>
 800222e:	460b      	mov	r3, r1
 8002230:	3101      	adds	r1, #1
 8002232:	42bd      	cmp	r5, r7
 8002234:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002238:	54e6      	strb	r6, [r4, r3]
 800223a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800223e:	d015      	beq.n	800226c <d_print_comp_inner+0x18f8>
 8002240:	29ff      	cmp	r1, #255	; 0xff
 8002242:	f815 6b01 	ldrb.w	r6, [r5], #1
 8002246:	d1f2      	bne.n	800222e <d_print_comp_inner+0x18ba>
 8002248:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800224c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002250:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002254:	4620      	mov	r0, r4
 8002256:	4798      	blx	r3
 8002258:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800225c:	3301      	adds	r3, #1
 800225e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002262:	2101      	movs	r1, #1
 8002264:	2300      	movs	r3, #0
 8002266:	e7e4      	b.n	8002232 <d_print_comp_inner+0x18be>
 8002268:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800226c:	29ff      	cmp	r1, #255	; 0xff
 800226e:	f000 841f 	beq.w	8002ab0 <d_print_comp_inner+0x213c>
 8002272:	1c4a      	adds	r2, r1, #1
 8002274:	237d      	movs	r3, #125	; 0x7d
 8002276:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800227a:	5463      	strb	r3, [r4, r1]
 800227c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002280:	f7fe bc3a 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002284:	686b      	ldr	r3, [r5, #4]
 8002286:	68df      	ldr	r7, [r3, #12]
 8002288:	689d      	ldr	r5, [r3, #8]
 800228a:	2f00      	cmp	r7, #0
 800228c:	f43e ac34 	beq.w	8000af8 <d_print_comp_inner+0x184>
 8002290:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002294:	442f      	add	r7, r5
 8002296:	f04f 0800 	mov.w	r8, #0
 800229a:	e009      	b.n	80022b0 <d_print_comp_inner+0x193c>
 800229c:	460b      	mov	r3, r1
 800229e:	3101      	adds	r1, #1
 80022a0:	42af      	cmp	r7, r5
 80022a2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80022a6:	54e6      	strb	r6, [r4, r3]
 80022a8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80022ac:	f43e ac24 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80022b0:	29ff      	cmp	r1, #255	; 0xff
 80022b2:	f815 6b01 	ldrb.w	r6, [r5], #1
 80022b6:	d1f1      	bne.n	800229c <d_print_comp_inner+0x1928>
 80022b8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80022bc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80022c0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80022c4:	4620      	mov	r0, r4
 80022c6:	4798      	blx	r3
 80022c8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80022cc:	3301      	adds	r3, #1
 80022ce:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80022d2:	2101      	movs	r1, #1
 80022d4:	2300      	movs	r3, #0
 80022d6:	e7e3      	b.n	80022a0 <d_print_comp_inner+0x192c>
 80022d8:	686e      	ldr	r6, [r5, #4]
 80022da:	68af      	ldr	r7, [r5, #8]
 80022dc:	4437      	add	r7, r6
 80022de:	42be      	cmp	r6, r7
 80022e0:	f4be ac0a 	bcs.w	8000af8 <d_print_comp_inner+0x184>
 80022e4:	f04f 0800 	mov.w	r8, #0
 80022e8:	e00d      	b.n	8002306 <d_print_comp_inner+0x1992>
 80022ea:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80022ee:	29ff      	cmp	r1, #255	; 0xff
 80022f0:	d038      	beq.n	8002364 <d_print_comp_inner+0x19f0>
 80022f2:	1c4b      	adds	r3, r1, #1
 80022f4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80022f8:	5465      	strb	r5, [r4, r1]
 80022fa:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80022fe:	3601      	adds	r6, #1
 8002300:	42b7      	cmp	r7, r6
 8002302:	f67e abf9 	bls.w	8000af8 <d_print_comp_inner+0x184>
 8002306:	1bbb      	subs	r3, r7, r6
 8002308:	2b03      	cmp	r3, #3
 800230a:	7835      	ldrb	r5, [r6, #0]
 800230c:	dded      	ble.n	80022ea <d_print_comp_inner+0x1976>
 800230e:	2d5f      	cmp	r5, #95	; 0x5f
 8002310:	d1eb      	bne.n	80022ea <d_print_comp_inner+0x1976>
 8002312:	7872      	ldrb	r2, [r6, #1]
 8002314:	2a5f      	cmp	r2, #95	; 0x5f
 8002316:	d1e8      	bne.n	80022ea <d_print_comp_inner+0x1976>
 8002318:	78b3      	ldrb	r3, [r6, #2]
 800231a:	2b55      	cmp	r3, #85	; 0x55
 800231c:	d001      	beq.n	8002322 <d_print_comp_inner+0x19ae>
 800231e:	4615      	mov	r5, r2
 8002320:	e7e3      	b.n	80022ea <d_print_comp_inner+0x1976>
 8002322:	1cf3      	adds	r3, r6, #3
 8002324:	429f      	cmp	r7, r3
 8002326:	d9fa      	bls.n	800231e <d_print_comp_inner+0x19aa>
 8002328:	2000      	movs	r0, #0
 800232a:	e006      	b.n	800233a <d_print_comp_inner+0x19c6>
 800232c:	f1a5 0237 	sub.w	r2, r5, #55	; 0x37
 8002330:	42bb      	cmp	r3, r7
 8002332:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 8002336:	f000 855a 	beq.w	8002dee <d_print_comp_inner+0x247a>
 800233a:	4699      	mov	r9, r3
 800233c:	f813 5b01 	ldrb.w	r5, [r3], #1
 8002340:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 8002344:	b2d1      	uxtb	r1, r2
 8002346:	2909      	cmp	r1, #9
 8002348:	f1a5 0e41 	sub.w	lr, r5, #65	; 0x41
 800234c:	d9f0      	bls.n	8002330 <d_print_comp_inner+0x19bc>
 800234e:	f1be 0f05 	cmp.w	lr, #5
 8002352:	f1a5 0261 	sub.w	r2, r5, #97	; 0x61
 8002356:	d9e9      	bls.n	800232c <d_print_comp_inner+0x19b8>
 8002358:	2a05      	cmp	r2, #5
 800235a:	f200 869c 	bhi.w	8003096 <d_print_comp_inner+0x2722>
 800235e:	f1a5 0257 	sub.w	r2, r5, #87	; 0x57
 8002362:	e7e5      	b.n	8002330 <d_print_comp_inner+0x19bc>
 8002364:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002368:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800236c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002370:	4620      	mov	r0, r4
 8002372:	4798      	blx	r3
 8002374:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002378:	3301      	adds	r3, #1
 800237a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800237e:	2100      	movs	r1, #0
 8002380:	2301      	movs	r3, #1
 8002382:	e7b7      	b.n	80022f4 <d_print_comp_inner+0x1980>
 8002384:	4d28      	ldr	r5, [pc, #160]	; (8002428 <d_print_comp_inner+0x1ab4>)
 8002386:	4698      	mov	r8, r3
 8002388:	1daf      	adds	r7, r5, #6
 800238a:	e009      	b.n	80023a0 <d_print_comp_inner+0x1a2c>
 800238c:	460b      	mov	r3, r1
 800238e:	3101      	adds	r1, #1
 8002390:	42af      	cmp	r7, r5
 8002392:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002396:	54e6      	strb	r6, [r4, r3]
 8002398:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800239c:	f43e abac 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80023a0:	29ff      	cmp	r1, #255	; 0xff
 80023a2:	f815 6b01 	ldrb.w	r6, [r5], #1
 80023a6:	d1f1      	bne.n	800238c <d_print_comp_inner+0x1a18>
 80023a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80023ac:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80023b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80023b4:	4620      	mov	r0, r4
 80023b6:	4798      	blx	r3
 80023b8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80023bc:	3301      	adds	r3, #1
 80023be:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80023c2:	2101      	movs	r1, #1
 80023c4:	2300      	movs	r3, #0
 80023c6:	e7e3      	b.n	8002390 <d_print_comp_inner+0x1a1c>
 80023c8:	4605      	mov	r5, r0
 80023ca:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 80023ce:	f7ff ba6e 	b.w	80018ae <d_print_comp_inner+0xf3a>
 80023d2:	4d16      	ldr	r5, [pc, #88]	; (800242c <d_print_comp_inner+0x1ab8>)
 80023d4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80023d8:	f105 0804 	add.w	r8, r5, #4
 80023dc:	e009      	b.n	80023f2 <d_print_comp_inner+0x1a7e>
 80023de:	460b      	mov	r3, r1
 80023e0:	3101      	adds	r1, #1
 80023e2:	4545      	cmp	r5, r8
 80023e4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80023e8:	54e6      	strb	r6, [r4, r3]
 80023ea:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80023ee:	f43e ab83 	beq.w	8000af8 <d_print_comp_inner+0x184>
 80023f2:	29ff      	cmp	r1, #255	; 0xff
 80023f4:	f815 6b01 	ldrb.w	r6, [r5], #1
 80023f8:	d1f1      	bne.n	80023de <d_print_comp_inner+0x1a6a>
 80023fa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80023fe:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8002402:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002406:	4620      	mov	r0, r4
 8002408:	4798      	blx	r3
 800240a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800240e:	3301      	adds	r3, #1
 8002410:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002414:	2101      	movs	r1, #1
 8002416:	2300      	movs	r3, #0
 8002418:	e7e3      	b.n	80023e2 <d_print_comp_inner+0x1a6e>
 800241a:	bf00      	nop
 800241c:	08012f40 	.word	0x08012f40
 8002420:	08012e7c 	.word	0x08012e7c
 8002424:	08012e34 	.word	0x08012e34
 8002428:	08012fa0 	.word	0x08012fa0
 800242c:	08013024 	.word	0x08013024
 8002430:	f021 0760 	bic.w	r7, r1, #96	; 0x60
 8002434:	f105 0208 	add.w	r2, r5, #8
 8002438:	4639      	mov	r1, r7
 800243a:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 800243e:	f001 fb59 	bl	8003af4 <d_print_function_type.isra.11>
 8002442:	686a      	ldr	r2, [r5, #4]
 8002444:	2a00      	cmp	r2, #0
 8002446:	f43e ab57 	beq.w	8000af8 <d_print_comp_inner+0x184>
 800244a:	4639      	mov	r1, r7
 800244c:	4620      	mov	r0, r4
 800244e:	f000 feab 	bl	80031a8 <d_print_comp>
 8002452:	f7fe bb51 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002456:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800245a:	f7fe be8e 	b.w	800117a <d_print_comp_inner+0x806>
 800245e:	4edc      	ldr	r6, [pc, #880]	; (80027d0 <d_print_comp_inner+0x1e5c>)
 8002460:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002464:	f106 0a05 	add.w	sl, r6, #5
 8002468:	f04f 0900 	mov.w	r9, #0
 800246c:	e00a      	b.n	8002484 <d_print_comp_inner+0x1b10>
 800246e:	460b      	mov	r3, r1
 8002470:	3101      	adds	r1, #1
 8002472:	4556      	cmp	r6, sl
 8002474:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002478:	f804 8003 	strb.w	r8, [r4, r3]
 800247c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002480:	f43e ae65 	beq.w	800114e <d_print_comp_inner+0x7da>
 8002484:	29ff      	cmp	r1, #255	; 0xff
 8002486:	f816 8b01 	ldrb.w	r8, [r6], #1
 800248a:	d1f0      	bne.n	800246e <d_print_comp_inner+0x1afa>
 800248c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002490:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002494:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002498:	4620      	mov	r0, r4
 800249a:	4798      	blx	r3
 800249c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80024a0:	3301      	adds	r3, #1
 80024a2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80024a6:	2101      	movs	r1, #1
 80024a8:	2300      	movs	r3, #0
 80024aa:	e7e2      	b.n	8002472 <d_print_comp_inner+0x1afe>
 80024ac:	6873      	ldr	r3, [r6, #4]
 80024ae:	49c9      	ldr	r1, [pc, #804]	; (80027d4 <d_print_comp_inner+0x1e60>)
 80024b0:	f8d3 8000 	ldr.w	r8, [r3]
 80024b4:	4640      	mov	r0, r8
 80024b6:	f006 f813 	bl	80084e0 <strcmp>
 80024ba:	782b      	ldrb	r3, [r5, #0]
 80024bc:	b910      	cbnz	r0, 80024c4 <d_print_comp_inner+0x1b50>
 80024be:	2b03      	cmp	r3, #3
 80024c0:	f000 84db 	beq.w	8002e7a <d_print_comp_inner+0x2506>
 80024c4:	2b37      	cmp	r3, #55	; 0x37
 80024c6:	f000 8585 	beq.w	8002fd4 <d_print_comp_inner+0x2660>
 80024ca:	4639      	mov	r1, r7
 80024cc:	4620      	mov	r0, r4
 80024ce:	4632      	mov	r2, r6
 80024d0:	f001 fcd8 	bl	8003e84 <d_print_expr_op>
 80024d4:	49c0      	ldr	r1, [pc, #768]	; (80027d8 <d_print_comp_inner+0x1e64>)
 80024d6:	4640      	mov	r0, r8
 80024d8:	f006 f802 	bl	80084e0 <strcmp>
 80024dc:	2800      	cmp	r0, #0
 80024de:	f000 8257 	beq.w	8002990 <d_print_comp_inner+0x201c>
 80024e2:	4640      	mov	r0, r8
 80024e4:	49bd      	ldr	r1, [pc, #756]	; (80027dc <d_print_comp_inner+0x1e68>)
 80024e6:	f005 fffb 	bl	80084e0 <strcmp>
 80024ea:	4606      	mov	r6, r0
 80024ec:	2800      	cmp	r0, #0
 80024ee:	f47e ad44 	bne.w	8000f7a <d_print_comp_inner+0x606>
 80024f2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80024f6:	2bff      	cmp	r3, #255	; 0xff
 80024f8:	f000 8468 	beq.w	8002dcc <d_print_comp_inner+0x2458>
 80024fc:	1c58      	adds	r0, r3, #1
 80024fe:	2628      	movs	r6, #40	; 0x28
 8002500:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8002504:	4639      	mov	r1, r7
 8002506:	54e6      	strb	r6, [r4, r3]
 8002508:	462a      	mov	r2, r5
 800250a:	4620      	mov	r0, r4
 800250c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002510:	f000 fe4a 	bl	80031a8 <d_print_comp>
 8002514:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002518:	29ff      	cmp	r1, #255	; 0xff
 800251a:	f000 83d6 	beq.w	8002cca <d_print_comp_inner+0x2356>
 800251e:	1c4a      	adds	r2, r1, #1
 8002520:	2329      	movs	r3, #41	; 0x29
 8002522:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002526:	5463      	strb	r3, [r4, r1]
 8002528:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800252c:	f7fe bae4 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002530:	4eab      	ldr	r6, [pc, #684]	; (80027e0 <d_print_comp_inner+0x1e6c>)
 8002532:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002536:	f106 0a02 	add.w	sl, r6, #2
 800253a:	e00a      	b.n	8002552 <d_print_comp_inner+0x1bde>
 800253c:	460b      	mov	r3, r1
 800253e:	3101      	adds	r1, #1
 8002540:	4556      	cmp	r6, sl
 8002542:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002546:	f804 8003 	strb.w	r8, [r4, r3]
 800254a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800254e:	f43f ab84 	beq.w	8001c5a <d_print_comp_inner+0x12e6>
 8002552:	29ff      	cmp	r1, #255	; 0xff
 8002554:	f816 8b01 	ldrb.w	r8, [r6], #1
 8002558:	d1f0      	bne.n	800253c <d_print_comp_inner+0x1bc8>
 800255a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800255e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002562:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002566:	4620      	mov	r0, r4
 8002568:	4798      	blx	r3
 800256a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800256e:	3301      	adds	r3, #1
 8002570:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002574:	2101      	movs	r1, #1
 8002576:	2300      	movs	r3, #0
 8002578:	e7e2      	b.n	8002540 <d_print_comp_inner+0x1bcc>
 800257a:	6852      	ldr	r2, [r2, #4]
 800257c:	7c16      	ldrb	r6, [r2, #16]
 800257e:	2e00      	cmp	r6, #0
 8002580:	f43e ae54 	beq.w	800122c <d_print_comp_inner+0x8b8>
 8002584:	2e06      	cmp	r6, #6
 8002586:	f240 8357 	bls.w	8002c38 <d_print_comp_inner+0x22c4>
 800258a:	2e07      	cmp	r6, #7
 800258c:	f47e ae4e 	bne.w	800122c <d_print_comp_inner+0x8b8>
 8002590:	68aa      	ldr	r2, [r5, #8]
 8002592:	7811      	ldrb	r1, [r2, #0]
 8002594:	2900      	cmp	r1, #0
 8002596:	f47e ae49 	bne.w	800122c <d_print_comp_inner+0x8b8>
 800259a:	6891      	ldr	r1, [r2, #8]
 800259c:	2901      	cmp	r1, #1
 800259e:	f47e ae45 	bne.w	800122c <d_print_comp_inner+0x8b8>
 80025a2:	2b3b      	cmp	r3, #59	; 0x3b
 80025a4:	f47e ae42 	bne.w	800122c <d_print_comp_inner+0x8b8>
 80025a8:	6853      	ldr	r3, [r2, #4]
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b30      	cmp	r3, #48	; 0x30
 80025ae:	f000 85bb 	beq.w	8003128 <d_print_comp_inner+0x27b4>
 80025b2:	2b31      	cmp	r3, #49	; 0x31
 80025b4:	f47e ae3a 	bne.w	800122c <d_print_comp_inner+0x8b8>
 80025b8:	2204      	movs	r2, #4
 80025ba:	498a      	ldr	r1, [pc, #552]	; (80027e4 <d_print_comp_inner+0x1e70>)
 80025bc:	f7fd ff1c 	bl	80003f8 <d_append_buffer>
 80025c0:	f7fe ba9a 	b.w	8000af8 <d_print_comp_inner+0x184>
 80025c4:	f8d4 c12c 	ldr.w	ip, [r4, #300]	; 0x12c
 80025c8:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 80025cc:	f1bc 0f00 	cmp.w	ip, #0
 80025d0:	dd14      	ble.n	80025fc <d_print_comp_inner+0x1c88>
 80025d2:	680b      	ldr	r3, [r1, #0]
 80025d4:	4298      	cmp	r0, r3
 80025d6:	f000 855c 	beq.w	8003092 <d_print_comp_inner+0x271e>
 80025da:	f101 0208 	add.w	r2, r1, #8
 80025de:	2300      	movs	r3, #0
 80025e0:	46a6      	mov	lr, r4
 80025e2:	e004      	b.n	80025ee <d_print_comp_inner+0x1c7a>
 80025e4:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 80025e8:	42a0      	cmp	r0, r4
 80025ea:	f000 8273 	beq.w	8002ad4 <d_print_comp_inner+0x2160>
 80025ee:	3301      	adds	r3, #1
 80025f0:	459c      	cmp	ip, r3
 80025f2:	4690      	mov	r8, r2
 80025f4:	f102 0208 	add.w	r2, r2, #8
 80025f8:	d1f4      	bne.n	80025e4 <d_print_comp_inner+0x1c70>
 80025fa:	4674      	mov	r4, lr
 80025fc:	f8d4 3130 	ldr.w	r3, [r4, #304]	; 0x130
 8002600:	459c      	cmp	ip, r3
 8002602:	f280 84f5 	bge.w	8002ff0 <d_print_comp_inner+0x267c>
 8002606:	f10c 0301 	add.w	r3, ip, #1
 800260a:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 800260e:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
 8002612:	eb01 03cc 	add.w	r3, r1, ip, lsl #3
 8002616:	f841 003c 	str.w	r0, [r1, ip, lsl #3]
 800261a:	f103 0e04 	add.w	lr, r3, #4
 800261e:	f1b8 0f00 	cmp.w	r8, #0
 8002622:	d021      	beq.n	8002668 <d_print_comp_inner+0x1cf4>
 8002624:	f8d4 3138 	ldr.w	r3, [r4, #312]	; 0x138
 8002628:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 800262c:	4299      	cmp	r1, r3
 800262e:	f340 84df 	ble.w	8002ff0 <d_print_comp_inner+0x267c>
 8002632:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 8002636:	4681      	mov	r9, r0
 8002638:	e002      	b.n	8002640 <d_print_comp_inner+0x1ccc>
 800263a:	4299      	cmp	r1, r3
 800263c:	f000 84d6 	beq.w	8002fec <d_print_comp_inner+0x2678>
 8002640:	f8d4 2134 	ldr.w	r2, [r4, #308]	; 0x134
 8002644:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8002648:	4462      	add	r2, ip
 800264a:	3301      	adds	r3, #1
 800264c:	6050      	str	r0, [r2, #4]
 800264e:	f8ce 2000 	str.w	r2, [lr]
 8002652:	f8d8 8000 	ldr.w	r8, [r8]
 8002656:	f10c 0c08 	add.w	ip, ip, #8
 800265a:	4696      	mov	lr, r2
 800265c:	f1b8 0f00 	cmp.w	r8, #0
 8002660:	d1eb      	bne.n	800263a <d_print_comp_inner+0x1cc6>
 8002662:	4648      	mov	r0, r9
 8002664:	f8c4 3138 	str.w	r3, [r4, #312]	; 0x138
 8002668:	f04f 0800 	mov.w	r8, #0
 800266c:	1d01      	adds	r1, r0, #4
 800266e:	f8ce 8000 	str.w	r8, [lr]
 8002672:	4620      	mov	r0, r4
 8002674:	f7fe f8d8 	bl	8000828 <d_lookup_template_argument.isra.6>
 8002678:	2800      	cmp	r0, #0
 800267a:	f040 8246 	bne.w	8002b0a <d_print_comp_inner+0x2196>
 800267e:	f7fe ba43 	b.w	8000b08 <d_print_comp_inner+0x194>
 8002682:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002686:	29ff      	cmp	r1, #255	; 0xff
 8002688:	f000 8411 	beq.w	8002eae <d_print_comp_inner+0x253a>
 800268c:	2220      	movs	r2, #32
 800268e:	1c4b      	adds	r3, r1, #1
 8002690:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002694:	5462      	strb	r2, [r4, r1]
 8002696:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800269a:	f7ff ba2e 	b.w	8001afa <d_print_comp_inner+0x1186>
 800269e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80026a2:	29ff      	cmp	r1, #255	; 0xff
 80026a4:	f000 843d 	beq.w	8002f22 <d_print_comp_inner+0x25ae>
 80026a8:	2220      	movs	r2, #32
 80026aa:	1c4b      	adds	r3, r1, #1
 80026ac:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80026b0:	5462      	strb	r2, [r4, r1]
 80026b2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80026b6:	f7ff ba0a 	b.w	8001ace <d_print_comp_inner+0x115a>
 80026ba:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80026be:	29ff      	cmp	r1, #255	; 0xff
 80026c0:	f000 8444 	beq.w	8002f4c <d_print_comp_inner+0x25d8>
 80026c4:	1c4a      	adds	r2, r1, #1
 80026c6:	235b      	movs	r3, #91	; 0x5b
 80026c8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80026cc:	5463      	strb	r3, [r4, r1]
 80026ce:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80026d2:	4639      	mov	r1, r7
 80026d4:	68aa      	ldr	r2, [r5, #8]
 80026d6:	4620      	mov	r0, r4
 80026d8:	f000 fd66 	bl	80031a8 <d_print_comp>
 80026dc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80026e0:	29ff      	cmp	r1, #255	; 0xff
 80026e2:	f000 832f 	beq.w	8002d44 <d_print_comp_inner+0x23d0>
 80026e6:	235d      	movs	r3, #93	; 0x5d
 80026e8:	1c4a      	adds	r2, r1, #1
 80026ea:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80026ee:	5463      	strb	r3, [r4, r1]
 80026f0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80026f4:	f7fe ba00 	b.w	8000af8 <d_print_comp_inner+0x184>
 80026f8:	f04f 0800 	mov.w	r8, #0
 80026fc:	f804 8006 	strb.w	r8, [r4, r6]
 8002700:	4631      	mov	r1, r6
 8002702:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002706:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800270a:	4620      	mov	r0, r4
 800270c:	4798      	blx	r3
 800270e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002712:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8002716:	3301      	adds	r3, #1
 8002718:	4646      	mov	r6, r8
 800271a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800271e:	f7fe bcde 	b.w	80010de <d_print_comp_inner+0x76a>
 8002722:	4660      	mov	r0, ip
 8002724:	4688      	mov	r8, r1
 8002726:	f7ff b8c2 	b.w	80018ae <d_print_comp_inner+0xf3a>
 800272a:	686a      	ldr	r2, [r5, #4]
 800272c:	4639      	mov	r1, r7
 800272e:	4620      	mov	r0, r4
 8002730:	f000 fd3a 	bl	80031a8 <d_print_comp>
 8002734:	f7fe b9e0 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002738:	4632      	mov	r2, r6
 800273a:	f001 fba3 	bl	8003e84 <d_print_expr_op>
 800273e:	f7fe bc1c 	b.w	8000f7a <d_print_comp_inner+0x606>
 8002742:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8002746:	e008      	b.n	800275a <d_print_comp_inner+0x1de6>
 8002748:	6880      	ldr	r0, [r0, #8]
 800274a:	3b01      	subs	r3, #1
 800274c:	2800      	cmp	r0, #0
 800274e:	f43e a9db 	beq.w	8000b08 <d_print_comp_inner+0x194>
 8002752:	7802      	ldrb	r2, [r0, #0]
 8002754:	2a2f      	cmp	r2, #47	; 0x2f
 8002756:	f47e a9d7 	bne.w	8000b08 <d_print_comp_inner+0x194>
 800275a:	2b00      	cmp	r3, #0
 800275c:	dcf4      	bgt.n	8002748 <d_print_comp_inner+0x1dd4>
 800275e:	f47e a9d3 	bne.w	8000b08 <d_print_comp_inner+0x194>
 8002762:	6840      	ldr	r0, [r0, #4]
 8002764:	2800      	cmp	r0, #0
 8002766:	f47f aaef 	bne.w	8001d48 <d_print_comp_inner+0x13d4>
 800276a:	f7fe b9cd 	b.w	8000b08 <d_print_comp_inner+0x194>
 800276e:	29ff      	cmp	r1, #255	; 0xff
 8002770:	f000 83ae 	beq.w	8002ed0 <d_print_comp_inner+0x255c>
 8002774:	232d      	movs	r3, #45	; 0x2d
 8002776:	1c4a      	adds	r2, r1, #1
 8002778:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800277c:	5463      	strb	r3, [r4, r1]
 800277e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002782:	f7fe bd74 	b.w	800126e <d_print_comp_inner+0x8fa>
 8002786:	2500      	movs	r5, #0
 8002788:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800278c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002790:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002794:	4620      	mov	r0, r4
 8002796:	4798      	blx	r3
 8002798:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800279c:	3301      	adds	r3, #1
 800279e:	4629      	mov	r1, r5
 80027a0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80027a4:	2201      	movs	r2, #1
 80027a6:	f7fe bc86 	b.w	80010b6 <d_print_comp_inner+0x742>
 80027aa:	2500      	movs	r5, #0
 80027ac:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80027b0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80027b4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80027b8:	4620      	mov	r0, r4
 80027ba:	4798      	blx	r3
 80027bc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80027c0:	3301      	adds	r3, #1
 80027c2:	4629      	mov	r1, r5
 80027c4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80027c8:	2201      	movs	r2, #1
 80027ca:	f7ff bb1d 	b.w	8001e08 <d_print_comp_inner+0x1494>
 80027ce:	bf00      	nop
 80027d0:	08012f90 	.word	0x08012f90
 80027d4:	08012fc4 	.word	0x08012fc4
 80027d8:	08012fc8 	.word	0x08012fc8
 80027dc:	080132e0 	.word	0x080132e0
 80027e0:	08012e20 	.word	0x08012e20
 80027e4:	08012ffc 	.word	0x08012ffc
 80027e8:	2600      	movs	r6, #0
 80027ea:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80027ee:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 80027f2:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80027f6:	4798      	blx	r3
 80027f8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80027fc:	3301      	adds	r3, #1
 80027fe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002802:	4631      	mov	r1, r6
 8002804:	2301      	movs	r3, #1
 8002806:	f7fe bb81 	b.w	8000f0c <d_print_comp_inner+0x598>
 800280a:	2600      	movs	r6, #0
 800280c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8002810:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8002814:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8002818:	4798      	blx	r3
 800281a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800281e:	3301      	adds	r3, #1
 8002820:	4631      	mov	r1, r6
 8002822:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002826:	2201      	movs	r2, #1
 8002828:	f7ff b885 	b.w	8001936 <d_print_comp_inner+0xfc2>
 800282c:	2500      	movs	r5, #0
 800282e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002832:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002836:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800283a:	4620      	mov	r0, r4
 800283c:	4798      	blx	r3
 800283e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002842:	3301      	adds	r3, #1
 8002844:	4629      	mov	r1, r5
 8002846:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800284a:	2201      	movs	r2, #1
 800284c:	f7ff bb1f 	b.w	8001e8e <d_print_comp_inner+0x151a>
 8002850:	2500      	movs	r5, #0
 8002852:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002856:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800285a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800285e:	4620      	mov	r0, r4
 8002860:	4798      	blx	r3
 8002862:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002866:	3301      	adds	r3, #1
 8002868:	4629      	mov	r1, r5
 800286a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800286e:	2201      	movs	r2, #1
 8002870:	e40a      	b.n	8002088 <d_print_comp_inner+0x1714>
 8002872:	2500      	movs	r5, #0
 8002874:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002878:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800287c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002880:	4620      	mov	r0, r4
 8002882:	4798      	blx	r3
 8002884:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002888:	3301      	adds	r3, #1
 800288a:	4629      	mov	r1, r5
 800288c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002890:	2201      	movs	r2, #1
 8002892:	f7ff bbd1 	b.w	8002038 <d_print_comp_inner+0x16c4>
 8002896:	2500      	movs	r5, #0
 8002898:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800289c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80028a0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80028a4:	4620      	mov	r0, r4
 80028a6:	4798      	blx	r3
 80028a8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80028ac:	3301      	adds	r3, #1
 80028ae:	4629      	mov	r1, r5
 80028b0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80028b4:	2201      	movs	r2, #1
 80028b6:	f7ff bba5 	b.w	8002004 <d_print_comp_inner+0x1690>
 80028ba:	2301      	movs	r3, #1
 80028bc:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80028c0:	f7fe b91a 	b.w	8000af8 <d_print_comp_inner+0x184>
 80028c4:	220d      	movs	r2, #13
 80028c6:	49d5      	ldr	r1, [pc, #852]	; (8002c1c <d_print_comp_inner+0x22a8>)
 80028c8:	4620      	mov	r0, r4
 80028ca:	f7fd fd95 	bl	80003f8 <d_append_buffer>
 80028ce:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80028d2:	49d3      	ldr	r1, [pc, #844]	; (8002c20 <d_print_comp_inner+0x22ac>)
 80028d4:	3201      	adds	r2, #1
 80028d6:	a804      	add	r0, sp, #16
 80028d8:	f00c feda 	bl	800f690 <sprintf>
 80028dc:	a804      	add	r0, sp, #16
 80028de:	f005 fe09 	bl	80084f4 <strlen>
 80028e2:	b320      	cbz	r0, 800292e <d_print_comp_inner+0x1fba>
 80028e4:	ad04      	add	r5, sp, #16
 80028e6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80028ea:	eb05 0a00 	add.w	sl, r5, r0
 80028ee:	f04f 0900 	mov.w	r9, #0
 80028f2:	e008      	b.n	8002906 <d_print_comp_inner+0x1f92>
 80028f4:	460b      	mov	r3, r1
 80028f6:	3101      	adds	r1, #1
 80028f8:	45aa      	cmp	sl, r5
 80028fa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80028fe:	54e6      	strb	r6, [r4, r3]
 8002900:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002904:	d013      	beq.n	800292e <d_print_comp_inner+0x1fba>
 8002906:	29ff      	cmp	r1, #255	; 0xff
 8002908:	f815 6b01 	ldrb.w	r6, [r5], #1
 800290c:	d1f2      	bne.n	80028f4 <d_print_comp_inner+0x1f80>
 800290e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002912:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002916:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800291a:	4620      	mov	r0, r4
 800291c:	4798      	blx	r3
 800291e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002922:	3301      	adds	r3, #1
 8002924:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002928:	2101      	movs	r1, #1
 800292a:	2300      	movs	r3, #0
 800292c:	e7e4      	b.n	80028f8 <d_print_comp_inner+0x1f84>
 800292e:	2203      	movs	r2, #3
 8002930:	49bc      	ldr	r1, [pc, #752]	; (8002c24 <d_print_comp_inner+0x22b0>)
 8002932:	4620      	mov	r0, r4
 8002934:	f7fd fd60 	bl	80003f8 <d_append_buffer>
 8002938:	f8d8 8004 	ldr.w	r8, [r8, #4]
 800293c:	f7ff b994 	b.w	8001c68 <d_print_comp_inner+0x12f4>
 8002940:	aa14      	add	r2, sp, #80	; 0x50
 8002942:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8002946:	f842 1d40 	str.w	r1, [r2, #-64]!
 800294a:	f027 0760 	bic.w	r7, r7, #96	; 0x60
 800294e:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8002952:	f8d4 6110 	ldr.w	r6, [r4, #272]	; 0x110
 8002956:	686a      	ldr	r2, [r5, #4]
 8002958:	9306      	str	r3, [sp, #24]
 800295a:	4639      	mov	r1, r7
 800295c:	4620      	mov	r0, r4
 800295e:	9607      	str	r6, [sp, #28]
 8002960:	9505      	str	r5, [sp, #20]
 8002962:	f000 fc21 	bl	80031a8 <d_print_comp>
 8002966:	9e06      	ldr	r6, [sp, #24]
 8002968:	9b04      	ldr	r3, [sp, #16]
 800296a:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 800296e:	2e00      	cmp	r6, #0
 8002970:	f47e a8c2 	bne.w	8000af8 <d_print_comp_inner+0x184>
 8002974:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002978:	29ff      	cmp	r1, #255	; 0xff
 800297a:	f000 8349 	beq.w	8003010 <d_print_comp_inner+0x269c>
 800297e:	2320      	movs	r3, #32
 8002980:	1c4a      	adds	r2, r1, #1
 8002982:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002986:	5463      	strb	r3, [r4, r1]
 8002988:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800298c:	f7fe bd0e 	b.w	80013ac <d_print_comp_inner+0xa38>
 8002990:	462a      	mov	r2, r5
 8002992:	4639      	mov	r1, r7
 8002994:	4620      	mov	r0, r4
 8002996:	f000 fc07 	bl	80031a8 <d_print_comp>
 800299a:	f7fe b8ad 	b.w	8000af8 <d_print_comp_inner+0x184>
 800299e:	2500      	movs	r5, #0
 80029a0:	4619      	mov	r1, r3
 80029a2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80029a6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80029aa:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80029ae:	4620      	mov	r0, r4
 80029b0:	4798      	blx	r3
 80029b2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80029b6:	1c5a      	adds	r2, r3, #1
 80029b8:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80029bc:	462b      	mov	r3, r5
 80029be:	2201      	movs	r2, #1
 80029c0:	f7fe bb68 	b.w	8001094 <d_print_comp_inner+0x720>
 80029c4:	ab14      	add	r3, sp, #80	; 0x50
 80029c6:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 80029ca:	6842      	ldr	r2, [r0, #4]
 80029cc:	f843 1d40 	str.w	r1, [r3, #-64]!
 80029d0:	2000      	movs	r0, #0
 80029d2:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 80029d6:	9505      	str	r5, [sp, #20]
 80029d8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80029dc:	9006      	str	r0, [sp, #24]
 80029de:	9107      	str	r1, [sp, #28]
 80029e0:	2a00      	cmp	r2, #0
 80029e2:	f47e af70 	bne.w	80018c6 <d_print_comp_inner+0xf52>
 80029e6:	f7fe bf6d 	b.w	80018c4 <d_print_comp_inner+0xf50>
 80029ea:	2500      	movs	r5, #0
 80029ec:	4619      	mov	r1, r3
 80029ee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80029f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80029f6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80029fa:	4620      	mov	r0, r4
 80029fc:	4798      	blx	r3
 80029fe:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002a02:	1c5a      	adds	r2, r3, #1
 8002a04:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8002a08:	462b      	mov	r3, r5
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	f7ff b879 	b.w	8001b02 <d_print_comp_inner+0x118e>
 8002a10:	2600      	movs	r6, #0
 8002a12:	4619      	mov	r1, r3
 8002a14:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002a18:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002a1c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002a20:	4620      	mov	r0, r4
 8002a22:	4798      	blx	r3
 8002a24:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8002a2e:	4633      	mov	r3, r6
 8002a30:	2101      	movs	r1, #1
 8002a32:	f7ff b850 	b.w	8001ad6 <d_print_comp_inner+0x1162>
 8002a36:	2200      	movs	r2, #0
 8002a38:	4619      	mov	r1, r3
 8002a3a:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8002a3e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002a42:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002a46:	4620      	mov	r0, r4
 8002a48:	4798      	blx	r3
 8002a4a:	2329      	movs	r3, #41	; 0x29
 8002a4c:	7023      	strb	r3, [r4, #0]
 8002a4e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002a52:	782a      	ldrb	r2, [r5, #0]
 8002a54:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002a58:	2101      	movs	r1, #1
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	2a3c      	cmp	r2, #60	; 0x3c
 8002a5e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002a62:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002a66:	f47e ac02 	bne.w	800126e <d_print_comp_inner+0x8fa>
 8002a6a:	e683      	b.n	8002774 <d_print_comp_inner+0x1e00>
 8002a6c:	4648      	mov	r0, r9
 8002a6e:	496e      	ldr	r1, [pc, #440]	; (8002c28 <d_print_comp_inner+0x22b4>)
 8002a70:	f005 fd36 	bl	80084e0 <strcmp>
 8002a74:	2800      	cmp	r0, #0
 8002a76:	f040 8214 	bne.w	8002ea2 <d_print_comp_inner+0x252e>
 8002a7a:	68ab      	ldr	r3, [r5, #8]
 8002a7c:	4639      	mov	r1, r7
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	4620      	mov	r0, r4
 8002a82:	f001 fa3d 	bl	8003f00 <d_print_subexpr>
 8002a86:	f7fe b81f 	b.w	8000ac8 <d_print_comp_inner+0x154>
 8002a8a:	f04f 0800 	mov.w	r8, #0
 8002a8e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002a92:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002a96:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002a9a:	4620      	mov	r0, r4
 8002a9c:	4798      	blx	r3
 8002a9e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	4641      	mov	r1, r8
 8002aa6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f7fe bbc4 	b.w	8001238 <d_print_comp_inner+0x8c4>
 8002ab0:	2500      	movs	r5, #0
 8002ab2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002ab6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002aba:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002abe:	4620      	mov	r0, r4
 8002ac0:	4798      	blx	r3
 8002ac2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	4629      	mov	r1, r5
 8002aca:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f7ff bbd0 	b.w	8002274 <d_print_comp_inner+0x1900>
 8002ad4:	4674      	mov	r4, lr
 8002ad6:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
 8002ada:	b389      	cbz	r1, 8002b40 <d_print_comp_inner+0x21cc>
 8002adc:	680a      	ldr	r2, [r1, #0]
 8002ade:	4290      	cmp	r0, r2
 8002ae0:	d00a      	beq.n	8002af8 <d_print_comp_inner+0x2184>
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	e004      	b.n	8002af0 <d_print_comp_inner+0x217c>
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	b353      	cbz	r3, 8002b40 <d_print_comp_inner+0x21cc>
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4290      	cmp	r0, r2
 8002aee:	d003      	beq.n	8002af8 <d_print_comp_inner+0x2184>
 8002af0:	4295      	cmp	r5, r2
 8002af2:	d1f8      	bne.n	8002ae6 <d_print_comp_inner+0x2172>
 8002af4:	4299      	cmp	r1, r3
 8002af6:	d0f6      	beq.n	8002ae6 <d_print_comp_inner+0x2172>
 8002af8:	1d01      	adds	r1, r0, #4
 8002afa:	4620      	mov	r0, r4
 8002afc:	f7fd fe94 	bl	8000828 <d_lookup_template_argument.isra.6>
 8002b00:	f04f 0800 	mov.w	r8, #0
 8002b04:	2800      	cmp	r0, #0
 8002b06:	f43d afff 	beq.w	8000b08 <d_print_comp_inner+0x194>
 8002b0a:	7803      	ldrb	r3, [r0, #0]
 8002b0c:	2b2f      	cmp	r3, #47	; 0x2f
 8002b0e:	f47e aec2 	bne.w	8001896 <d_print_comp_inner+0xf22>
 8002b12:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8002b16:	e008      	b.n	8002b2a <d_print_comp_inner+0x21b6>
 8002b18:	6880      	ldr	r0, [r0, #8]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	f43d afee 	beq.w	8000afe <d_print_comp_inner+0x18a>
 8002b22:	7802      	ldrb	r2, [r0, #0]
 8002b24:	2a2f      	cmp	r2, #47	; 0x2f
 8002b26:	f47d afea 	bne.w	8000afe <d_print_comp_inner+0x18a>
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	dcf4      	bgt.n	8002b18 <d_print_comp_inner+0x21a4>
 8002b2e:	f47d afe6 	bne.w	8000afe <d_print_comp_inner+0x18a>
 8002b32:	6840      	ldr	r0, [r0, #4]
 8002b34:	2800      	cmp	r0, #0
 8002b36:	f43d afe2 	beq.w	8000afe <d_print_comp_inner+0x18a>
 8002b3a:	7803      	ldrb	r3, [r0, #0]
 8002b3c:	f7fe beab 	b.w	8001896 <d_print_comp_inner+0xf22>
 8002b40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002b44:	f8d4 6110 	ldr.w	r6, [r4, #272]	; 0x110
 8002b48:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8002b4c:	1d01      	adds	r1, r0, #4
 8002b4e:	4620      	mov	r0, r4
 8002b50:	f7fd fe6a 	bl	8000828 <d_lookup_template_argument.isra.6>
 8002b54:	2800      	cmp	r0, #0
 8002b56:	f43d afd5 	beq.w	8000b04 <d_print_comp_inner+0x190>
 8002b5a:	f04f 0801 	mov.w	r8, #1
 8002b5e:	e7d4      	b.n	8002b0a <d_print_comp_inner+0x2196>
 8002b60:	7809      	ldrb	r1, [r1, #0]
 8002b62:	f1a1 0063 	sub.w	r0, r1, #99	; 0x63
 8002b66:	2801      	cmp	r0, #1
 8002b68:	d903      	bls.n	8002b72 <d_print_comp_inner+0x21fe>
 8002b6a:	3972      	subs	r1, #114	; 0x72
 8002b6c:	2901      	cmp	r1, #1
 8002b6e:	f63d af6c 	bhi.w	8000a4a <d_print_comp_inner+0xd6>
 8002b72:	4639      	mov	r1, r7
 8002b74:	4620      	mov	r0, r4
 8002b76:	f001 f985 	bl	8003e84 <d_print_expr_op>
 8002b7a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002b7e:	29ff      	cmp	r1, #255	; 0xff
 8002b80:	f000 8263 	beq.w	800304a <d_print_comp_inner+0x26d6>
 8002b84:	1c4a      	adds	r2, r1, #1
 8002b86:	233c      	movs	r3, #60	; 0x3c
 8002b88:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002b8c:	5463      	strb	r3, [r4, r1]
 8002b8e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002b92:	68ab      	ldr	r3, [r5, #8]
 8002b94:	4639      	mov	r1, r7
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	4620      	mov	r0, r4
 8002b9a:	f000 fb05 	bl	80031a8 <d_print_comp>
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	4922      	ldr	r1, [pc, #136]	; (8002c2c <d_print_comp_inner+0x22b8>)
 8002ba2:	4620      	mov	r0, r4
 8002ba4:	f7fd fc28 	bl	80003f8 <d_append_buffer>
 8002ba8:	68ab      	ldr	r3, [r5, #8]
 8002baa:	4639      	mov	r1, r7
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f000 fafa 	bl	80031a8 <d_print_comp>
 8002bb4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002bb8:	29ff      	cmp	r1, #255	; 0xff
 8002bba:	f000 81d8 	beq.w	8002f6e <d_print_comp_inner+0x25fa>
 8002bbe:	2329      	movs	r3, #41	; 0x29
 8002bc0:	1c4a      	adds	r2, r1, #1
 8002bc2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002bc6:	5463      	strb	r3, [r4, r1]
 8002bc8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002bcc:	f7fd bf94 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002bd0:	4917      	ldr	r1, [pc, #92]	; (8002c30 <d_print_comp_inner+0x22bc>)
 8002bd2:	6870      	ldr	r0, [r6, #4]
 8002bd4:	f00c fd80 	bl	800f6d8 <strncmp>
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	f47e af6c 	bne.w	8001ab6 <d_print_comp_inner+0x1142>
 8002bde:	68aa      	ldr	r2, [r5, #8]
 8002be0:	4639      	mov	r1, r7
 8002be2:	4620      	mov	r0, r4
 8002be4:	f000 fae0 	bl	80031a8 <d_print_comp>
 8002be8:	2202      	movs	r2, #2
 8002bea:	4912      	ldr	r1, [pc, #72]	; (8002c34 <d_print_comp_inner+0x22c0>)
 8002bec:	4620      	mov	r0, r4
 8002bee:	f7fd fc03 	bl	80003f8 <d_append_buffer>
 8002bf2:	f7fe bf8c 	b.w	8001b0e <d_print_comp_inner+0x119a>
 8002bf6:	2600      	movs	r6, #0
 8002bf8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002bfc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c00:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002c04:	4620      	mov	r0, r4
 8002c06:	4798      	blx	r3
 8002c08:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	4631      	mov	r1, r6
 8002c10:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002c14:	2201      	movs	r2, #1
 8002c16:	f7ff b81a 	b.w	8001c4e <d_print_comp_inner+0x12da>
 8002c1a:	bf00      	nop
 8002c1c:	08012e24 	.word	0x08012e24
 8002c20:	08012e34 	.word	0x08012e34
 8002c24:	08012e38 	.word	0x08012e38
 8002c28:	08012fd0 	.word	0x08012fd0
 8002c2c:	08012fcc 	.word	0x08012fcc
 8002c30:	08012e3c 	.word	0x08012e3c
 8002c34:	08012e44 	.word	0x08012e44
 8002c38:	68aa      	ldr	r2, [r5, #8]
 8002c3a:	f892 8000 	ldrb.w	r8, [r2]
 8002c3e:	f1b8 0f00 	cmp.w	r8, #0
 8002c42:	f47e aaf3 	bne.w	800122c <d_print_comp_inner+0x8b8>
 8002c46:	2b3c      	cmp	r3, #60	; 0x3c
 8002c48:	f000 81f3 	beq.w	8003032 <d_print_comp_inner+0x26be>
 8002c4c:	68aa      	ldr	r2, [r5, #8]
 8002c4e:	4639      	mov	r1, r7
 8002c50:	4620      	mov	r0, r4
 8002c52:	3e02      	subs	r6, #2
 8002c54:	f000 faa8 	bl	80031a8 <d_print_comp>
 8002c58:	2e04      	cmp	r6, #4
 8002c5a:	f63d af4d 	bhi.w	8000af8 <d_print_comp_inner+0x184>
 8002c5e:	e8df f006 	tbb	[pc, r6]
 8002c62:	1826      	.short	0x1826
 8002c64:	0a11      	.short	0x0a11
 8002c66:	03          	.byte	0x03
 8002c67:	00          	.byte	0x00
 8002c68:	4620      	mov	r0, r4
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	49e3      	ldr	r1, [pc, #908]	; (8002ffc <d_print_comp_inner+0x2688>)
 8002c6e:	f7fd fbc3 	bl	80003f8 <d_append_buffer>
 8002c72:	f7fd bf41 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002c76:	4620      	mov	r0, r4
 8002c78:	2202      	movs	r2, #2
 8002c7a:	49e1      	ldr	r1, [pc, #900]	; (8003000 <d_print_comp_inner+0x268c>)
 8002c7c:	f7fd fbbc 	bl	80003f8 <d_append_buffer>
 8002c80:	f7fd bf3a 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002c84:	4620      	mov	r0, r4
 8002c86:	2202      	movs	r2, #2
 8002c88:	49de      	ldr	r1, [pc, #888]	; (8003004 <d_print_comp_inner+0x2690>)
 8002c8a:	f7fd fbb5 	bl	80003f8 <d_append_buffer>
 8002c8e:	f7fd bf33 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002c92:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002c96:	29ff      	cmp	r1, #255	; 0xff
 8002c98:	f000 825f 	beq.w	800315a <d_print_comp_inner+0x27e6>
 8002c9c:	236c      	movs	r3, #108	; 0x6c
 8002c9e:	1c4a      	adds	r2, r1, #1
 8002ca0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002ca4:	5463      	strb	r3, [r4, r1]
 8002ca6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002caa:	f7fd bf25 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002cae:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002cb2:	29ff      	cmp	r1, #255	; 0xff
 8002cb4:	f000 8263 	beq.w	800317e <d_print_comp_inner+0x280a>
 8002cb8:	2375      	movs	r3, #117	; 0x75
 8002cba:	1c4a      	adds	r2, r1, #1
 8002cbc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002cc0:	5463      	strb	r3, [r4, r1]
 8002cc2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002cc6:	f7fd bf17 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002cca:	2500      	movs	r5, #0
 8002ccc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002cd0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002cd4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002cd8:	4620      	mov	r0, r4
 8002cda:	4798      	blx	r3
 8002cdc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	4629      	mov	r1, r5
 8002ce4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ce8:	2201      	movs	r2, #1
 8002cea:	e419      	b.n	8002520 <d_print_comp_inner+0x1bac>
 8002cec:	2600      	movs	r6, #0
 8002cee:	4619      	mov	r1, r3
 8002cf0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002cf4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002cf8:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	4798      	blx	r3
 8002d00:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002d04:	1c5a      	adds	r2, r3, #1
 8002d06:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8002d0a:	4633      	mov	r3, r6
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	f7fe ba2e 	b.w	800116e <d_print_comp_inner+0x7fa>
 8002d12:	6899      	ldr	r1, [r3, #8]
 8002d14:	2901      	cmp	r1, #1
 8002d16:	f47d ae9c 	bne.w	8000a52 <d_print_comp_inner+0xde>
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b3e      	cmp	r3, #62	; 0x3e
 8002d20:	f47d ae97 	bne.w	8000a52 <d_print_comp_inner+0xde>
 8002d24:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002d28:	29ff      	cmp	r1, #255	; 0xff
 8002d2a:	f000 81eb 	beq.w	8003104 <d_print_comp_inner+0x2790>
 8002d2e:	1c4a      	adds	r2, r1, #1
 8002d30:	2328      	movs	r3, #40	; 0x28
 8002d32:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8002d36:	5463      	strb	r3, [r4, r1]
 8002d38:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002d3c:	686a      	ldr	r2, [r5, #4]
 8002d3e:	68ae      	ldr	r6, [r5, #8]
 8002d40:	f7fd be87 	b.w	8000a52 <d_print_comp_inner+0xde>
 8002d44:	2500      	movs	r5, #0
 8002d46:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d4a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002d4e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d52:	4620      	mov	r0, r4
 8002d54:	4798      	blx	r3
 8002d56:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	4629      	mov	r1, r5
 8002d5e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002d62:	e4c0      	b.n	80026e6 <d_print_comp_inner+0x1d72>
 8002d64:	2500      	movs	r5, #0
 8002d66:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d6a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002d6e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d72:	4620      	mov	r0, r4
 8002d74:	4798      	blx	r3
 8002d76:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	4629      	mov	r1, r5
 8002d7e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002d82:	f7ff b8c6 	b.w	8001f12 <d_print_comp_inner+0x159e>
 8002d86:	2600      	movs	r6, #0
 8002d88:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d8c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002d90:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d94:	4620      	mov	r0, r4
 8002d96:	4798      	blx	r3
 8002d98:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	4631      	mov	r1, r6
 8002da0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002da4:	f7fe b8e2 	b.w	8000f6c <d_print_comp_inner+0x5f8>
 8002da8:	f04f 0800 	mov.w	r8, #0
 8002dac:	4619      	mov	r1, r3
 8002dae:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8002db2:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8002db6:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 8002dba:	4798      	blx	r3
 8002dbc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8002dc6:	4643      	mov	r3, r8
 8002dc8:	f7fe b8bd 	b.w	8000f46 <d_print_comp_inner+0x5d2>
 8002dcc:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002dd6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002dda:	4620      	mov	r0, r4
 8002ddc:	4798      	blx	r3
 8002dde:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002de2:	1c5a      	adds	r2, r3, #1
 8002de4:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8002de8:	4633      	mov	r3, r6
 8002dea:	f7ff bb87 	b.w	80024fc <d_print_comp_inner+0x1b88>
 8002dee:	255f      	movs	r5, #95	; 0x5f
 8002df0:	f7ff ba7b 	b.w	80022ea <d_print_comp_inner+0x1976>
 8002df4:	68aa      	ldr	r2, [r5, #8]
 8002df6:	4639      	mov	r1, r7
 8002df8:	4620      	mov	r0, r4
 8002dfa:	f000 f9d5 	bl	80031a8 <d_print_comp>
 8002dfe:	9b06      	ldr	r3, [sp, #24]
 8002e00:	9a00      	ldr	r2, [sp, #0]
 8002e02:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f43e aabc 	beq.w	8001384 <d_print_comp_inner+0xa10>
 8002e0c:	f7fd be74 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002e10:	4642      	mov	r2, r8
 8002e12:	4639      	mov	r1, r7
 8002e14:	4620      	mov	r0, r4
 8002e16:	f001 f873 	bl	8003f00 <d_print_subexpr>
 8002e1a:	464a      	mov	r2, r9
 8002e1c:	4639      	mov	r1, r7
 8002e1e:	4620      	mov	r0, r4
 8002e20:	f001 f830 	bl	8003e84 <d_print_expr_op>
 8002e24:	4632      	mov	r2, r6
 8002e26:	4639      	mov	r1, r7
 8002e28:	4620      	mov	r0, r4
 8002e2a:	f001 f869 	bl	8003f00 <d_print_subexpr>
 8002e2e:	4620      	mov	r0, r4
 8002e30:	2203      	movs	r2, #3
 8002e32:	4975      	ldr	r1, [pc, #468]	; (8003008 <d_print_comp_inner+0x2694>)
 8002e34:	f7fd fae0 	bl	80003f8 <d_append_buffer>
 8002e38:	462a      	mov	r2, r5
 8002e3a:	4639      	mov	r1, r7
 8002e3c:	4620      	mov	r0, r4
 8002e3e:	f001 f85f 	bl	8003f00 <d_print_subexpr>
 8002e42:	f7fd be59 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002e46:	6893      	ldr	r3, [r2, #8]
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b29      	cmp	r3, #41	; 0x29
 8002e4c:	bf1c      	itt	ne
 8002e4e:	2301      	movne	r3, #1
 8002e50:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 8002e54:	6852      	ldr	r2, [r2, #4]
 8002e56:	4639      	mov	r1, r7
 8002e58:	4620      	mov	r0, r4
 8002e5a:	f001 f851 	bl	8003f00 <d_print_subexpr>
 8002e5e:	f7fd be07 	b.w	8000a70 <d_print_comp_inner+0xfc>
 8002e62:	686a      	ldr	r2, [r5, #4]
 8002e64:	4639      	mov	r1, r7
 8002e66:	4620      	mov	r0, r4
 8002e68:	f001 f84a 	bl	8003f00 <d_print_subexpr>
 8002e6c:	4620      	mov	r0, r4
 8002e6e:	2203      	movs	r2, #3
 8002e70:	4966      	ldr	r1, [pc, #408]	; (800300c <d_print_comp_inner+0x2698>)
 8002e72:	f7fd fac1 	bl	80003f8 <d_append_buffer>
 8002e76:	f7fd be3f 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002e7a:	686b      	ldr	r3, [r5, #4]
 8002e7c:	781a      	ldrb	r2, [r3, #0]
 8002e7e:	2a01      	cmp	r2, #1
 8002e80:	f47f ab23 	bne.w	80024ca <d_print_comp_inner+0x1b56>
 8002e84:	68aa      	ldr	r2, [r5, #8]
 8002e86:	7812      	ldrb	r2, [r2, #0]
 8002e88:	2a29      	cmp	r2, #41	; 0x29
 8002e8a:	bf08      	it	eq
 8002e8c:	461d      	moveq	r5, r3
 8002e8e:	f7ff bb1c 	b.w	80024ca <d_print_comp_inner+0x1b56>
 8002e92:	ab14      	add	r3, sp, #80	; 0x50
 8002e94:	9603      	str	r6, [sp, #12]
 8002e96:	f843 cd48 	str.w	ip, [r3, #-72]!
 8002e9a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8002e9e:	f7fe be9d 	b.w	8001bdc <d_print_comp_inner+0x1268>
 8002ea2:	4642      	mov	r2, r8
 8002ea4:	4639      	mov	r1, r7
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	f000 ffec 	bl	8003e84 <d_print_expr_op>
 8002eac:	e5e5      	b.n	8002a7a <d_print_comp_inner+0x2106>
 8002eae:	2500      	movs	r5, #0
 8002eb0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002eb4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002eb8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002ebc:	4620      	mov	r0, r4
 8002ebe:	4798      	blx	r3
 8002ec0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	4629      	mov	r1, r5
 8002ec8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ecc:	f7ff bbde 	b.w	800268c <d_print_comp_inner+0x1d18>
 8002ed0:	f04f 0800 	mov.w	r8, #0
 8002ed4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002ed8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002edc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002ee0:	4620      	mov	r0, r4
 8002ee2:	4798      	blx	r3
 8002ee4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002ee8:	3301      	adds	r3, #1
 8002eea:	4641      	mov	r1, r8
 8002eec:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ef0:	e440      	b.n	8002774 <d_print_comp_inner+0x1e00>
 8002ef2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002ef6:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8002efa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002efe:	4620      	mov	r0, r4
 8002f00:	4798      	blx	r3
 8002f02:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002f06:	3301      	adds	r3, #1
 8002f08:	4639      	mov	r1, r7
 8002f0a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002f0e:	f7fe be7c 	b.w	8001c0a <d_print_comp_inner+0x1296>
 8002f12:	9b02      	ldr	r3, [sp, #8]
 8002f14:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8002f18:	f7fe be69 	b.w	8001bee <d_print_comp_inner+0x127a>
 8002f1c:	4664      	mov	r4, ip
 8002f1e:	f7fe bf39 	b.w	8001d94 <d_print_comp_inner+0x1420>
 8002f22:	2600      	movs	r6, #0
 8002f24:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f28:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002f2c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f30:	4620      	mov	r0, r4
 8002f32:	4798      	blx	r3
 8002f34:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002f38:	3301      	adds	r3, #1
 8002f3a:	4631      	mov	r1, r6
 8002f3c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002f40:	f7ff bbb2 	b.w	80026a8 <d_print_comp_inner+0x1d34>
 8002f44:	4660      	mov	r0, ip
 8002f46:	46e0      	mov	r8, ip
 8002f48:	f7fe bcb1 	b.w	80018ae <d_print_comp_inner+0xf3a>
 8002f4c:	2600      	movs	r6, #0
 8002f4e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f52:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002f56:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f5a:	4620      	mov	r0, r4
 8002f5c:	4798      	blx	r3
 8002f5e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002f62:	3301      	adds	r3, #1
 8002f64:	4631      	mov	r1, r6
 8002f66:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002f6a:	f7ff bbab 	b.w	80026c4 <d_print_comp_inner+0x1d50>
 8002f6e:	2500      	movs	r5, #0
 8002f70:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f74:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8002f78:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f7c:	4620      	mov	r0, r4
 8002f7e:	4798      	blx	r3
 8002f80:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002f84:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8002f88:	3301      	adds	r3, #1
 8002f8a:	4629      	mov	r1, r5
 8002f8c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002f90:	e615      	b.n	8002bbe <d_print_comp_inner+0x224a>
 8002f92:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 8002f96:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f9a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	4798      	blx	r3
 8002fa2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	4631      	mov	r1, r6
 8002faa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002fae:	f7fd bd72 	b.w	8000a96 <d_print_comp_inner+0x122>
 8002fb2:	2600      	movs	r6, #0
 8002fb4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002fb8:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8002fbc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002fc0:	4620      	mov	r0, r4
 8002fc2:	4798      	blx	r3
 8002fc4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002fc8:	3301      	adds	r3, #1
 8002fca:	4631      	mov	r1, r6
 8002fcc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002fd0:	f7fd bd73 	b.w	8000aba <d_print_comp_inner+0x146>
 8002fd4:	686a      	ldr	r2, [r5, #4]
 8002fd6:	4639      	mov	r1, r7
 8002fd8:	4620      	mov	r0, r4
 8002fda:	f000 ff91 	bl	8003f00 <d_print_subexpr>
 8002fde:	4632      	mov	r2, r6
 8002fe0:	4639      	mov	r1, r7
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	f000 ff4e 	bl	8003e84 <d_print_expr_op>
 8002fe8:	f7fd bd86 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002fec:	f8c4 1138 	str.w	r1, [r4, #312]	; 0x138
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8002ff6:	f7fd bd7f 	b.w	8000af8 <d_print_comp_inner+0x184>
 8002ffa:	bf00      	nop
 8002ffc:	08012ff0 	.word	0x08012ff0
 8003000:	08012fec 	.word	0x08012fec
 8003004:	08012fe8 	.word	0x08012fe8
 8003008:	08012fdc 	.word	0x08012fdc
 800300c:	08013020 	.word	0x08013020
 8003010:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003014:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8003018:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800301c:	4620      	mov	r0, r4
 800301e:	4798      	blx	r3
 8003020:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003024:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8003028:	3301      	adds	r3, #1
 800302a:	4631      	mov	r1, r6
 800302c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003030:	e4a5      	b.n	800297e <d_print_comp_inner+0x200a>
 8003032:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003036:	29ff      	cmp	r1, #255	; 0xff
 8003038:	d054      	beq.n	80030e4 <d_print_comp_inner+0x2770>
 800303a:	232d      	movs	r3, #45	; 0x2d
 800303c:	1c4a      	adds	r2, r1, #1
 800303e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003042:	5463      	strb	r3, [r4, r1]
 8003044:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003048:	e600      	b.n	8002c4c <d_print_comp_inner+0x22d8>
 800304a:	2600      	movs	r6, #0
 800304c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003050:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8003054:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003058:	4620      	mov	r0, r4
 800305a:	4798      	blx	r3
 800305c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003060:	3301      	adds	r3, #1
 8003062:	4631      	mov	r1, r6
 8003064:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003068:	e58c      	b.n	8002b84 <d_print_comp_inner+0x2210>
 800306a:	f04f 0800 	mov.w	r8, #0
 800306e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003072:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003076:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800307a:	4620      	mov	r0, r4
 800307c:	4798      	blx	r3
 800307e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003082:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8003086:	3301      	adds	r3, #1
 8003088:	4641      	mov	r1, r8
 800308a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800308e:	f7fe b9c2 	b.w	8001416 <d_print_comp_inner+0xaa2>
 8003092:	4688      	mov	r8, r1
 8003094:	e51f      	b.n	8002ad6 <d_print_comp_inner+0x2162>
 8003096:	454f      	cmp	r7, r9
 8003098:	f67f aea9 	bls.w	8002dee <d_print_comp_inner+0x247a>
 800309c:	2d5f      	cmp	r5, #95	; 0x5f
 800309e:	f47f aea6 	bne.w	8002dee <d_print_comp_inner+0x247a>
 80030a2:	28ff      	cmp	r0, #255	; 0xff
 80030a4:	f63f a921 	bhi.w	80022ea <d_print_comp_inner+0x1976>
 80030a8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80030ac:	29ff      	cmp	r1, #255	; 0xff
 80030ae:	b2c5      	uxtb	r5, r0
 80030b0:	d10f      	bne.n	80030d2 <d_print_comp_inner+0x275e>
 80030b2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80030b6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80030ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80030be:	4620      	mov	r0, r4
 80030c0:	4798      	blx	r3
 80030c2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80030c6:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80030ca:	3301      	adds	r3, #1
 80030cc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80030d0:	2100      	movs	r1, #0
 80030d2:	1c4b      	adds	r3, r1, #1
 80030d4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80030d8:	464e      	mov	r6, r9
 80030da:	5465      	strb	r5, [r4, r1]
 80030dc:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80030e0:	f7ff b90d 	b.w	80022fe <d_print_comp_inner+0x198a>
 80030e4:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80030e8:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 80030ec:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80030f0:	4798      	blx	r3
 80030f2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80030f6:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 80030fa:	3301      	adds	r3, #1
 80030fc:	4641      	mov	r1, r8
 80030fe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003102:	e79a      	b.n	800303a <d_print_comp_inner+0x26c6>
 8003104:	2600      	movs	r6, #0
 8003106:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800310a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800310e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003112:	4620      	mov	r0, r4
 8003114:	4798      	blx	r3
 8003116:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800311a:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800311e:	3301      	adds	r3, #1
 8003120:	4631      	mov	r1, r6
 8003122:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003126:	e602      	b.n	8002d2e <d_print_comp_inner+0x23ba>
 8003128:	2205      	movs	r2, #5
 800312a:	491e      	ldr	r1, [pc, #120]	; (80031a4 <d_print_comp_inner+0x2830>)
 800312c:	f7fd f964 	bl	80003f8 <d_append_buffer>
 8003130:	f7fd bce2 	b.w	8000af8 <d_print_comp_inner+0x184>
 8003134:	2500      	movs	r5, #0
 8003136:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800313a:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800313e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003142:	4620      	mov	r0, r4
 8003144:	4798      	blx	r3
 8003146:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800314a:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 800314e:	3301      	adds	r3, #1
 8003150:	4629      	mov	r1, r5
 8003152:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003156:	f7fd bcc8 	b.w	8000aea <d_print_comp_inner+0x176>
 800315a:	2500      	movs	r5, #0
 800315c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003160:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003164:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003168:	4620      	mov	r0, r4
 800316a:	4798      	blx	r3
 800316c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003170:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8003174:	3301      	adds	r3, #1
 8003176:	4629      	mov	r1, r5
 8003178:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800317c:	e58e      	b.n	8002c9c <d_print_comp_inner+0x2328>
 800317e:	2500      	movs	r5, #0
 8003180:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003184:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003188:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800318c:	4620      	mov	r0, r4
 800318e:	4798      	blx	r3
 8003190:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003194:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8003198:	3301      	adds	r3, #1
 800319a:	4629      	mov	r1, r5
 800319c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80031a0:	e58a      	b.n	8002cb8 <d_print_comp_inner+0x2344>
 80031a2:	bf00      	nop
 80031a4:	08012ff4 	.word	0x08012ff4

080031a8 <d_print_comp>:
 80031a8:	b510      	push	{r4, lr}
 80031aa:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 80031ae:	b082      	sub	sp, #8
 80031b0:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 80031b4:	4604      	mov	r4, r0
 80031b6:	e88d 000c 	stmia.w	sp, {r2, r3}
 80031ba:	f7fd fbdb 	bl	8000974 <d_print_comp_inner>
 80031be:	9b01      	ldr	r3, [sp, #4]
 80031c0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80031c4:	b002      	add	sp, #8
 80031c6:	bd10      	pop	{r4, pc}

080031c8 <d_print_mod>:
 80031c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031cc:	7813      	ldrb	r3, [r2, #0]
 80031ce:	3b03      	subs	r3, #3
 80031d0:	b082      	sub	sp, #8
 80031d2:	4615      	mov	r5, r2
 80031d4:	4604      	mov	r4, r0
 80031d6:	4688      	mov	r8, r1
 80031d8:	2b2a      	cmp	r3, #42	; 0x2a
 80031da:	f200 81cd 	bhi.w	8003578 <d_print_mod+0x3b0>
 80031de:	e8df f013 	tbh	[pc, r3, lsl #1]
 80031e2:	0051      	.short	0x0051
 80031e4:	01cb01cb 	.word	0x01cb01cb
 80031e8:	01cb01cb 	.word	0x01cb01cb
 80031ec:	01cb01cb 	.word	0x01cb01cb
 80031f0:	01cb01cb 	.word	0x01cb01cb
 80031f4:	01cb01cb 	.word	0x01cb01cb
 80031f8:	01cb01cb 	.word	0x01cb01cb
 80031fc:	01cb01cb 	.word	0x01cb01cb
 8003200:	01cb01cb 	.word	0x01cb01cb
 8003204:	01cb01cb 	.word	0x01cb01cb
 8003208:	01cb01cb 	.word	0x01cb01cb
 800320c:	006201cb 	.word	0x006201cb
 8003210:	00ac0087 	.word	0x00ac0087
 8003214:	00870062 	.word	0x00870062
 8003218:	00d000ac 	.word	0x00d000ac
 800321c:	011800e9 	.word	0x011800e9
 8003220:	01370126 	.word	0x01370126
 8003224:	013d013a 	.word	0x013d013a
 8003228:	01cb0163 	.word	0x01cb0163
 800322c:	01cb01cb 	.word	0x01cb01cb
 8003230:	018901cb 	.word	0x018901cb
 8003234:	002b01cb 	.word	0x002b01cb
 8003238:	4ed6      	ldr	r6, [pc, #856]	; (8003594 <d_print_mod+0x3cc>)
 800323a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800323e:	f106 0a0a 	add.w	sl, r6, #10
 8003242:	f04f 0900 	mov.w	r9, #0
 8003246:	e009      	b.n	800325c <d_print_mod+0x94>
 8003248:	460b      	mov	r3, r1
 800324a:	3101      	adds	r1, #1
 800324c:	45b2      	cmp	sl, r6
 800324e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003252:	54e7      	strb	r7, [r4, r3]
 8003254:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003258:	f000 81ac 	beq.w	80035b4 <d_print_mod+0x3ec>
 800325c:	29ff      	cmp	r1, #255	; 0xff
 800325e:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003262:	d1f1      	bne.n	8003248 <d_print_mod+0x80>
 8003264:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003268:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800326c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003270:	4620      	mov	r0, r4
 8003272:	4798      	blx	r3
 8003274:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003278:	3301      	adds	r3, #1
 800327a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800327e:	2101      	movs	r1, #1
 8003280:	2300      	movs	r3, #0
 8003282:	e7e3      	b.n	800324c <d_print_mod+0x84>
 8003284:	686a      	ldr	r2, [r5, #4]
 8003286:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 800328a:	9200      	str	r2, [sp, #0]
 800328c:	4641      	mov	r1, r8
 800328e:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8003292:	4620      	mov	r0, r4
 8003294:	9301      	str	r3, [sp, #4]
 8003296:	f7fd fb6d 	bl	8000974 <d_print_comp_inner>
 800329a:	9b01      	ldr	r3, [sp, #4]
 800329c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80032a0:	b002      	add	sp, #8
 80032a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032a6:	4dbc      	ldr	r5, [pc, #752]	; (8003598 <d_print_mod+0x3d0>)
 80032a8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80032ac:	f105 0709 	add.w	r7, r5, #9
 80032b0:	f04f 0800 	mov.w	r8, #0
 80032b4:	e008      	b.n	80032c8 <d_print_mod+0x100>
 80032b6:	460b      	mov	r3, r1
 80032b8:	3101      	adds	r1, #1
 80032ba:	42af      	cmp	r7, r5
 80032bc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80032c0:	54e6      	strb	r6, [r4, r3]
 80032c2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80032c6:	d0eb      	beq.n	80032a0 <d_print_mod+0xd8>
 80032c8:	29ff      	cmp	r1, #255	; 0xff
 80032ca:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80032ce:	d1f2      	bne.n	80032b6 <d_print_mod+0xee>
 80032d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80032d4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80032d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80032dc:	4620      	mov	r0, r4
 80032de:	4798      	blx	r3
 80032e0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80032e4:	3301      	adds	r3, #1
 80032e6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80032ea:	2101      	movs	r1, #1
 80032ec:	2300      	movs	r3, #0
 80032ee:	e7e4      	b.n	80032ba <d_print_mod+0xf2>
 80032f0:	4daa      	ldr	r5, [pc, #680]	; (800359c <d_print_mod+0x3d4>)
 80032f2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80032f6:	f105 0709 	add.w	r7, r5, #9
 80032fa:	f04f 0800 	mov.w	r8, #0
 80032fe:	e008      	b.n	8003312 <d_print_mod+0x14a>
 8003300:	460b      	mov	r3, r1
 8003302:	3101      	adds	r1, #1
 8003304:	42af      	cmp	r7, r5
 8003306:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800330a:	54e6      	strb	r6, [r4, r3]
 800330c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003310:	d0c6      	beq.n	80032a0 <d_print_mod+0xd8>
 8003312:	29ff      	cmp	r1, #255	; 0xff
 8003314:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003318:	d1f2      	bne.n	8003300 <d_print_mod+0x138>
 800331a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800331e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003322:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003326:	4620      	mov	r0, r4
 8003328:	4798      	blx	r3
 800332a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800332e:	3301      	adds	r3, #1
 8003330:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003334:	2101      	movs	r1, #1
 8003336:	2300      	movs	r3, #0
 8003338:	e7e4      	b.n	8003304 <d_print_mod+0x13c>
 800333a:	4d99      	ldr	r5, [pc, #612]	; (80035a0 <d_print_mod+0x3d8>)
 800333c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003340:	1daf      	adds	r7, r5, #6
 8003342:	f04f 0800 	mov.w	r8, #0
 8003346:	e008      	b.n	800335a <d_print_mod+0x192>
 8003348:	460b      	mov	r3, r1
 800334a:	3101      	adds	r1, #1
 800334c:	42af      	cmp	r7, r5
 800334e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003352:	54e6      	strb	r6, [r4, r3]
 8003354:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003358:	d0a2      	beq.n	80032a0 <d_print_mod+0xd8>
 800335a:	29ff      	cmp	r1, #255	; 0xff
 800335c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003360:	d1f2      	bne.n	8003348 <d_print_mod+0x180>
 8003362:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003366:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800336a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800336e:	4620      	mov	r0, r4
 8003370:	4798      	blx	r3
 8003372:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003376:	3301      	adds	r3, #1
 8003378:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800337c:	2101      	movs	r1, #1
 800337e:	2300      	movs	r3, #0
 8003380:	e7e4      	b.n	800334c <d_print_mod+0x184>
 8003382:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8003386:	2bff      	cmp	r3, #255	; 0xff
 8003388:	f000 8170 	beq.w	800366c <d_print_mod+0x4a4>
 800338c:	1c59      	adds	r1, r3, #1
 800338e:	2220      	movs	r2, #32
 8003390:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003394:	54e2      	strb	r2, [r4, r3]
 8003396:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800339a:	29ff      	cmp	r1, #255	; 0xff
 800339c:	f000 8134 	beq.w	8003608 <d_print_mod+0x440>
 80033a0:	1c4a      	adds	r2, r1, #1
 80033a2:	2326      	movs	r3, #38	; 0x26
 80033a4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80033a8:	5463      	strb	r3, [r4, r1]
 80033aa:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80033ae:	b002      	add	sp, #8
 80033b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033b4:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80033b8:	2bff      	cmp	r3, #255	; 0xff
 80033ba:	f000 8168 	beq.w	800368e <d_print_mod+0x4c6>
 80033be:	1c59      	adds	r1, r3, #1
 80033c0:	2220      	movs	r2, #32
 80033c2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80033c6:	54e2      	strb	r2, [r4, r3]
 80033c8:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80033cc:	4d75      	ldr	r5, [pc, #468]	; (80035a4 <d_print_mod+0x3dc>)
 80033ce:	f04f 0800 	mov.w	r8, #0
 80033d2:	1caf      	adds	r7, r5, #2
 80033d4:	e009      	b.n	80033ea <d_print_mod+0x222>
 80033d6:	460b      	mov	r3, r1
 80033d8:	3101      	adds	r1, #1
 80033da:	42af      	cmp	r7, r5
 80033dc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80033e0:	54e6      	strb	r6, [r4, r3]
 80033e2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80033e6:	f43f af5b 	beq.w	80032a0 <d_print_mod+0xd8>
 80033ea:	29ff      	cmp	r1, #255	; 0xff
 80033ec:	f815 6b01 	ldrb.w	r6, [r5], #1
 80033f0:	d1f1      	bne.n	80033d6 <d_print_mod+0x20e>
 80033f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80033f6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80033fa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80033fe:	4620      	mov	r0, r4
 8003400:	4798      	blx	r3
 8003402:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003406:	3301      	adds	r3, #1
 8003408:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800340c:	2101      	movs	r1, #1
 800340e:	2300      	movs	r3, #0
 8003410:	e7e3      	b.n	80033da <d_print_mod+0x212>
 8003412:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003416:	29ff      	cmp	r1, #255	; 0xff
 8003418:	f000 8107 	beq.w	800362a <d_print_mod+0x462>
 800341c:	1c4a      	adds	r2, r1, #1
 800341e:	2320      	movs	r3, #32
 8003420:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003424:	5463      	strb	r3, [r4, r1]
 8003426:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800342a:	68aa      	ldr	r2, [r5, #8]
 800342c:	e72b      	b.n	8003286 <d_print_mod+0xbe>
 800342e:	f011 0804 	ands.w	r8, r1, #4
 8003432:	f47f af35 	bne.w	80032a0 <d_print_mod+0xd8>
 8003436:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800343a:	29ff      	cmp	r1, #255	; 0xff
 800343c:	f000 8138 	beq.w	80036b0 <d_print_mod+0x4e8>
 8003440:	1c4a      	adds	r2, r1, #1
 8003442:	232a      	movs	r3, #42	; 0x2a
 8003444:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003448:	5463      	strb	r3, [r4, r1]
 800344a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800344e:	e727      	b.n	80032a0 <d_print_mod+0xd8>
 8003450:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003454:	e7a1      	b.n	800339a <d_print_mod+0x1d2>
 8003456:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800345a:	e7b7      	b.n	80033cc <d_print_mod+0x204>
 800345c:	4d52      	ldr	r5, [pc, #328]	; (80035a8 <d_print_mod+0x3e0>)
 800345e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003462:	f105 0708 	add.w	r7, r5, #8
 8003466:	f04f 0800 	mov.w	r8, #0
 800346a:	e009      	b.n	8003480 <d_print_mod+0x2b8>
 800346c:	460b      	mov	r3, r1
 800346e:	3101      	adds	r1, #1
 8003470:	42af      	cmp	r7, r5
 8003472:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003476:	54e6      	strb	r6, [r4, r3]
 8003478:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800347c:	f43f af10 	beq.w	80032a0 <d_print_mod+0xd8>
 8003480:	29ff      	cmp	r1, #255	; 0xff
 8003482:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003486:	d1f1      	bne.n	800346c <d_print_mod+0x2a4>
 8003488:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800348c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003490:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003494:	4620      	mov	r0, r4
 8003496:	4798      	blx	r3
 8003498:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800349c:	3301      	adds	r3, #1
 800349e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80034a2:	2101      	movs	r1, #1
 80034a4:	2300      	movs	r3, #0
 80034a6:	e7e3      	b.n	8003470 <d_print_mod+0x2a8>
 80034a8:	4d40      	ldr	r5, [pc, #256]	; (80035ac <d_print_mod+0x3e4>)
 80034aa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80034ae:	f105 070a 	add.w	r7, r5, #10
 80034b2:	f04f 0800 	mov.w	r8, #0
 80034b6:	e009      	b.n	80034cc <d_print_mod+0x304>
 80034b8:	460b      	mov	r3, r1
 80034ba:	3101      	adds	r1, #1
 80034bc:	42af      	cmp	r7, r5
 80034be:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80034c2:	54e6      	strb	r6, [r4, r3]
 80034c4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80034c8:	f43f aeea 	beq.w	80032a0 <d_print_mod+0xd8>
 80034cc:	29ff      	cmp	r1, #255	; 0xff
 80034ce:	f815 6b01 	ldrb.w	r6, [r5], #1
 80034d2:	d1f1      	bne.n	80034b8 <d_print_mod+0x2f0>
 80034d4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80034d8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80034dc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80034e0:	4620      	mov	r0, r4
 80034e2:	4798      	blx	r3
 80034e4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80034e8:	3301      	adds	r3, #1
 80034ea:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80034ee:	2101      	movs	r1, #1
 80034f0:	2300      	movs	r3, #0
 80034f2:	e7e3      	b.n	80034bc <d_print_mod+0x2f4>
 80034f4:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 80034f8:	2b28      	cmp	r3, #40	; 0x28
 80034fa:	d00a      	beq.n	8003512 <d_print_mod+0x34a>
 80034fc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003500:	29ff      	cmp	r1, #255	; 0xff
 8003502:	d071      	beq.n	80035e8 <d_print_mod+0x420>
 8003504:	1c4a      	adds	r2, r1, #1
 8003506:	2320      	movs	r3, #32
 8003508:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800350c:	5463      	strb	r3, [r4, r1]
 800350e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003512:	686a      	ldr	r2, [r5, #4]
 8003514:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003518:	4d25      	ldr	r5, [pc, #148]	; (80035b0 <d_print_mod+0x3e8>)
 800351a:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 800351e:	4641      	mov	r1, r8
 8003520:	4620      	mov	r0, r4
 8003522:	9301      	str	r3, [sp, #4]
 8003524:	9200      	str	r2, [sp, #0]
 8003526:	f7fd fa25 	bl	8000974 <d_print_comp_inner>
 800352a:	9b01      	ldr	r3, [sp, #4]
 800352c:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003530:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003534:	1cef      	adds	r7, r5, #3
 8003536:	f04f 0800 	mov.w	r8, #0
 800353a:	e009      	b.n	8003550 <d_print_mod+0x388>
 800353c:	460b      	mov	r3, r1
 800353e:	3101      	adds	r1, #1
 8003540:	42af      	cmp	r7, r5
 8003542:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003546:	54e6      	strb	r6, [r4, r3]
 8003548:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800354c:	f43f aea8 	beq.w	80032a0 <d_print_mod+0xd8>
 8003550:	29ff      	cmp	r1, #255	; 0xff
 8003552:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003556:	d1f1      	bne.n	800353c <d_print_mod+0x374>
 8003558:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800355c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003560:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003564:	4620      	mov	r0, r4
 8003566:	4798      	blx	r3
 8003568:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800356c:	3301      	adds	r3, #1
 800356e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003572:	2101      	movs	r1, #1
 8003574:	2300      	movs	r3, #0
 8003576:	e7e3      	b.n	8003540 <d_print_mod+0x378>
 8003578:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 800357c:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 8003580:	462a      	mov	r2, r5
 8003582:	9301      	str	r3, [sp, #4]
 8003584:	9500      	str	r5, [sp, #0]
 8003586:	f7fd f9f5 	bl	8000974 <d_print_comp_inner>
 800358a:	9b01      	ldr	r3, [sp, #4]
 800358c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003590:	e686      	b.n	80032a0 <d_print_mod+0xd8>
 8003592:	bf00      	nop
 8003594:	080130e0 	.word	0x080130e0
 8003598:	0801309f 	.word	0x0801309f
 800359c:	080130ab 	.word	0x080130ab
 80035a0:	080130b8 	.word	0x080130b8
 80035a4:	080130c0 	.word	0x080130c0
 80035a8:	080130c3 	.word	0x080130c3
 80035ac:	080130d0 	.word	0x080130d0
 80035b0:	080130dc 	.word	0x080130dc
 80035b4:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80035b8:	686a      	ldr	r2, [r5, #4]
 80035ba:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 80035be:	4641      	mov	r1, r8
 80035c0:	4620      	mov	r0, r4
 80035c2:	9301      	str	r3, [sp, #4]
 80035c4:	9200      	str	r2, [sp, #0]
 80035c6:	f7fd f9d5 	bl	8000974 <d_print_comp_inner>
 80035ca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80035ce:	9b01      	ldr	r3, [sp, #4]
 80035d0:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80035d4:	29ff      	cmp	r1, #255	; 0xff
 80035d6:	d038      	beq.n	800364a <d_print_mod+0x482>
 80035d8:	1c4a      	adds	r2, r1, #1
 80035da:	2329      	movs	r3, #41	; 0x29
 80035dc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80035e0:	5463      	strb	r3, [r4, r1]
 80035e2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80035e6:	e65b      	b.n	80032a0 <d_print_mod+0xd8>
 80035e8:	2600      	movs	r6, #0
 80035ea:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80035ee:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80035f2:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 80035f6:	4798      	blx	r3
 80035f8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80035fc:	3301      	adds	r3, #1
 80035fe:	4631      	mov	r1, r6
 8003600:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003604:	2201      	movs	r2, #1
 8003606:	e77e      	b.n	8003506 <d_print_mod+0x33e>
 8003608:	2500      	movs	r5, #0
 800360a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800360e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003612:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003616:	4620      	mov	r0, r4
 8003618:	4798      	blx	r3
 800361a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800361e:	3301      	adds	r3, #1
 8003620:	4629      	mov	r1, r5
 8003622:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003626:	2201      	movs	r2, #1
 8003628:	e6bb      	b.n	80033a2 <d_print_mod+0x1da>
 800362a:	2600      	movs	r6, #0
 800362c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8003630:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8003634:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8003638:	4798      	blx	r3
 800363a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800363e:	3301      	adds	r3, #1
 8003640:	4631      	mov	r1, r6
 8003642:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003646:	2201      	movs	r2, #1
 8003648:	e6e9      	b.n	800341e <d_print_mod+0x256>
 800364a:	2500      	movs	r5, #0
 800364c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003650:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003654:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003658:	4620      	mov	r0, r4
 800365a:	4798      	blx	r3
 800365c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003660:	3301      	adds	r3, #1
 8003662:	4629      	mov	r1, r5
 8003664:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003668:	2201      	movs	r2, #1
 800366a:	e7b6      	b.n	80035da <d_print_mod+0x412>
 800366c:	2500      	movs	r5, #0
 800366e:	4619      	mov	r1, r3
 8003670:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8003674:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8003678:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 800367c:	4798      	blx	r3
 800367e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003688:	462b      	mov	r3, r5
 800368a:	2101      	movs	r1, #1
 800368c:	e67f      	b.n	800338e <d_print_mod+0x1c6>
 800368e:	2500      	movs	r5, #0
 8003690:	4619      	mov	r1, r3
 8003692:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8003696:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800369a:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 800369e:	4798      	blx	r3
 80036a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80036aa:	462b      	mov	r3, r5
 80036ac:	2101      	movs	r1, #1
 80036ae:	e687      	b.n	80033c0 <d_print_mod+0x1f8>
 80036b0:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80036b4:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80036b8:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 80036bc:	4798      	blx	r3
 80036be:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80036c2:	3301      	adds	r3, #1
 80036c4:	4641      	mov	r1, r8
 80036c6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80036ca:	2201      	movs	r2, #1
 80036cc:	e6b9      	b.n	8003442 <d_print_mod+0x27a>
 80036ce:	bf00      	nop

080036d0 <d_print_mod_list>:
 80036d0:	2a00      	cmp	r2, #0
 80036d2:	f000 809c 	beq.w	800380e <d_print_mod_list+0x13e>
 80036d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036da:	461e      	mov	r6, r3
 80036dc:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 80036e0:	b089      	sub	sp, #36	; 0x24
 80036e2:	4605      	mov	r5, r0
 80036e4:	bb33      	cbnz	r3, 8003734 <d_print_mod_list+0x64>
 80036e6:	460f      	mov	r7, r1
 80036e8:	4614      	mov	r4, r2
 80036ea:	f04f 0801 	mov.w	r8, #1
 80036ee:	e002      	b.n	80036f6 <d_print_mod_list+0x26>
 80036f0:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
 80036f4:	b9f3      	cbnz	r3, 8003734 <d_print_mod_list+0x64>
 80036f6:	68a3      	ldr	r3, [r4, #8]
 80036f8:	b9cb      	cbnz	r3, 800372e <d_print_mod_list+0x5e>
 80036fa:	6862      	ldr	r2, [r4, #4]
 80036fc:	7813      	ldrb	r3, [r2, #0]
 80036fe:	b91e      	cbnz	r6, 8003708 <d_print_mod_list+0x38>
 8003700:	f1a3 011c 	sub.w	r1, r3, #28
 8003704:	2904      	cmp	r1, #4
 8003706:	d912      	bls.n	800372e <d_print_mod_list+0x5e>
 8003708:	68e1      	ldr	r1, [r4, #12]
 800370a:	f8c4 8008 	str.w	r8, [r4, #8]
 800370e:	2b29      	cmp	r3, #41	; 0x29
 8003710:	f8d5 9110 	ldr.w	r9, [r5, #272]	; 0x110
 8003714:	f8c5 1110 	str.w	r1, [r5, #272]	; 0x110
 8003718:	d00f      	beq.n	800373a <d_print_mod_list+0x6a>
 800371a:	2b2a      	cmp	r3, #42	; 0x2a
 800371c:	d018      	beq.n	8003750 <d_print_mod_list+0x80>
 800371e:	2b02      	cmp	r3, #2
 8003720:	d021      	beq.n	8003766 <d_print_mod_list+0x96>
 8003722:	4639      	mov	r1, r7
 8003724:	4628      	mov	r0, r5
 8003726:	f7ff fd4f 	bl	80031c8 <d_print_mod>
 800372a:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 800372e:	6824      	ldr	r4, [r4, #0]
 8003730:	2c00      	cmp	r4, #0
 8003732:	d1dd      	bne.n	80036f0 <d_print_mod_list+0x20>
 8003734:	b009      	add	sp, #36	; 0x24
 8003736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800373a:	6823      	ldr	r3, [r4, #0]
 800373c:	3208      	adds	r2, #8
 800373e:	4639      	mov	r1, r7
 8003740:	4628      	mov	r0, r5
 8003742:	f000 f9d7 	bl	8003af4 <d_print_function_type.isra.11>
 8003746:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 800374a:	b009      	add	sp, #36	; 0x24
 800374c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	3204      	adds	r2, #4
 8003754:	4639      	mov	r1, r7
 8003756:	4628      	mov	r0, r5
 8003758:	f000 f8f0 	bl	800393c <d_print_array_type.isra.10>
 800375c:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8003760:	b009      	add	sp, #36	; 0x24
 8003762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003766:	2600      	movs	r6, #0
 8003768:	f8d5 8114 	ldr.w	r8, [r5, #276]	; 0x114
 800376c:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 8003770:	6852      	ldr	r2, [r2, #4]
 8003772:	4639      	mov	r1, r7
 8003774:	4628      	mov	r0, r5
 8003776:	f7ff fd17 	bl	80031a8 <d_print_comp>
 800377a:	f017 0b04 	ands.w	fp, r7, #4
 800377e:	f8c5 8114 	str.w	r8, [r5, #276]	; 0x114
 8003782:	d020      	beq.n	80037c6 <d_print_mod_list+0xf6>
 8003784:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8003788:	29ff      	cmp	r1, #255	; 0xff
 800378a:	f000 80be 	beq.w	800390a <d_print_mod_list+0x23a>
 800378e:	1c4a      	adds	r2, r1, #1
 8003790:	232e      	movs	r3, #46	; 0x2e
 8003792:	f8c5 2100 	str.w	r2, [r5, #256]	; 0x100
 8003796:	546b      	strb	r3, [r5, r1]
 8003798:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
 800379c:	6863      	ldr	r3, [r4, #4]
 800379e:	689c      	ldr	r4, [r3, #8]
 80037a0:	7823      	ldrb	r3, [r4, #0]
 80037a2:	2b45      	cmp	r3, #69	; 0x45
 80037a4:	d102      	bne.n	80037ac <d_print_mod_list+0xdc>
 80037a6:	e033      	b.n	8003810 <d_print_mod_list+0x140>
 80037a8:	6864      	ldr	r4, [r4, #4]
 80037aa:	7823      	ldrb	r3, [r4, #0]
 80037ac:	3b1c      	subs	r3, #28
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d9fa      	bls.n	80037a8 <d_print_mod_list+0xd8>
 80037b2:	4622      	mov	r2, r4
 80037b4:	4639      	mov	r1, r7
 80037b6:	4628      	mov	r0, r5
 80037b8:	f7ff fcf6 	bl	80031a8 <d_print_comp>
 80037bc:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 80037c0:	b009      	add	sp, #36	; 0x24
 80037c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037c6:	4e59      	ldr	r6, [pc, #356]	; (800392c <d_print_mod_list+0x25c>)
 80037c8:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80037cc:	f106 0a02 	add.w	sl, r6, #2
 80037d0:	e009      	b.n	80037e6 <d_print_mod_list+0x116>
 80037d2:	460b      	mov	r3, r1
 80037d4:	3101      	adds	r1, #1
 80037d6:	45b2      	cmp	sl, r6
 80037d8:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80037dc:	f805 8003 	strb.w	r8, [r5, r3]
 80037e0:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 80037e4:	d0da      	beq.n	800379c <d_print_mod_list+0xcc>
 80037e6:	29ff      	cmp	r1, #255	; 0xff
 80037e8:	f816 8b01 	ldrb.w	r8, [r6], #1
 80037ec:	d1f1      	bne.n	80037d2 <d_print_mod_list+0x102>
 80037ee:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80037f2:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 80037f6:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80037fa:	4628      	mov	r0, r5
 80037fc:	4798      	blx	r3
 80037fe:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8003802:	3301      	adds	r3, #1
 8003804:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8003808:	2101      	movs	r1, #1
 800380a:	2300      	movs	r3, #0
 800380c:	e7e3      	b.n	80037d6 <d_print_mod_list+0x106>
 800380e:	4770      	bx	lr
 8003810:	4e47      	ldr	r6, [pc, #284]	; (8003930 <d_print_mod_list+0x260>)
 8003812:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8003816:	f106 0a0d 	add.w	sl, r6, #13
 800381a:	f04f 0b00 	mov.w	fp, #0
 800381e:	e009      	b.n	8003834 <d_print_mod_list+0x164>
 8003820:	460b      	mov	r3, r1
 8003822:	3101      	adds	r1, #1
 8003824:	45b2      	cmp	sl, r6
 8003826:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 800382a:	f805 8003 	strb.w	r8, [r5, r3]
 800382e:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8003832:	d013      	beq.n	800385c <d_print_mod_list+0x18c>
 8003834:	29ff      	cmp	r1, #255	; 0xff
 8003836:	f816 8b01 	ldrb.w	r8, [r6], #1
 800383a:	d1f1      	bne.n	8003820 <d_print_mod_list+0x150>
 800383c:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8003840:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8003844:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8003848:	4628      	mov	r0, r5
 800384a:	4798      	blx	r3
 800384c:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8003850:	3301      	adds	r3, #1
 8003852:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8003856:	2101      	movs	r1, #1
 8003858:	2300      	movs	r3, #0
 800385a:	e7e3      	b.n	8003824 <d_print_mod_list+0x154>
 800385c:	68a2      	ldr	r2, [r4, #8]
 800385e:	4935      	ldr	r1, [pc, #212]	; (8003934 <d_print_mod_list+0x264>)
 8003860:	3201      	adds	r2, #1
 8003862:	a801      	add	r0, sp, #4
 8003864:	f00b ff14 	bl	800f690 <sprintf>
 8003868:	a801      	add	r0, sp, #4
 800386a:	f004 fe43 	bl	80084f4 <strlen>
 800386e:	b328      	cbz	r0, 80038bc <d_print_mod_list+0x1ec>
 8003870:	ae01      	add	r6, sp, #4
 8003872:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8003876:	eb06 0a00 	add.w	sl, r6, r0
 800387a:	f04f 0b00 	mov.w	fp, #0
 800387e:	e009      	b.n	8003894 <d_print_mod_list+0x1c4>
 8003880:	460b      	mov	r3, r1
 8003882:	3101      	adds	r1, #1
 8003884:	45b2      	cmp	sl, r6
 8003886:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 800388a:	f805 8003 	strb.w	r8, [r5, r3]
 800388e:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8003892:	d015      	beq.n	80038c0 <d_print_mod_list+0x1f0>
 8003894:	29ff      	cmp	r1, #255	; 0xff
 8003896:	f816 8b01 	ldrb.w	r8, [r6], #1
 800389a:	d1f1      	bne.n	8003880 <d_print_mod_list+0x1b0>
 800389c:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80038a0:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 80038a4:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80038a8:	4628      	mov	r0, r5
 80038aa:	4798      	blx	r3
 80038ac:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 80038b0:	3301      	adds	r3, #1
 80038b2:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 80038b6:	2101      	movs	r1, #1
 80038b8:	2300      	movs	r3, #0
 80038ba:	e7e3      	b.n	8003884 <d_print_mod_list+0x1b4>
 80038bc:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80038c0:	4e1d      	ldr	r6, [pc, #116]	; (8003938 <d_print_mod_list+0x268>)
 80038c2:	f04f 0b00 	mov.w	fp, #0
 80038c6:	f106 0a03 	add.w	sl, r6, #3
 80038ca:	e00a      	b.n	80038e2 <d_print_mod_list+0x212>
 80038cc:	460b      	mov	r3, r1
 80038ce:	3101      	adds	r1, #1
 80038d0:	4556      	cmp	r6, sl
 80038d2:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80038d6:	f805 8003 	strb.w	r8, [r5, r3]
 80038da:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 80038de:	f43f af63 	beq.w	80037a8 <d_print_mod_list+0xd8>
 80038e2:	29ff      	cmp	r1, #255	; 0xff
 80038e4:	f816 8b01 	ldrb.w	r8, [r6], #1
 80038e8:	d1f0      	bne.n	80038cc <d_print_mod_list+0x1fc>
 80038ea:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80038ee:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 80038f2:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80038f6:	4628      	mov	r0, r5
 80038f8:	4798      	blx	r3
 80038fa:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 80038fe:	3301      	adds	r3, #1
 8003900:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8003904:	2101      	movs	r1, #1
 8003906:	2300      	movs	r3, #0
 8003908:	e7e2      	b.n	80038d0 <d_print_mod_list+0x200>
 800390a:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 800390e:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8003912:	f885 60ff 	strb.w	r6, [r5, #255]	; 0xff
 8003916:	4628      	mov	r0, r5
 8003918:	4798      	blx	r3
 800391a:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 800391e:	3301      	adds	r3, #1
 8003920:	4631      	mov	r1, r6
 8003922:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8003926:	2201      	movs	r2, #1
 8003928:	e732      	b.n	8003790 <d_print_mod_list+0xc0>
 800392a:	bf00      	nop
 800392c:	08012e20 	.word	0x08012e20
 8003930:	08012e24 	.word	0x08012e24
 8003934:	08012e34 	.word	0x08012e34
 8003938:	08012e38 	.word	0x08012e38

0800393c <d_print_array_type.isra.10>:
 800393c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003940:	4604      	mov	r4, r0
 8003942:	460f      	mov	r7, r1
 8003944:	4690      	mov	r8, r2
 8003946:	b163      	cbz	r3, 8003962 <d_print_array_type.isra.10+0x26>
 8003948:	461e      	mov	r6, r3
 800394a:	461a      	mov	r2, r3
 800394c:	6893      	ldr	r3, [r2, #8]
 800394e:	b393      	cbz	r3, 80039b6 <d_print_array_type.isra.10+0x7a>
 8003950:	6812      	ldr	r2, [r2, #0]
 8003952:	2a00      	cmp	r2, #0
 8003954:	d1fa      	bne.n	800394c <d_print_array_type.isra.10+0x10>
 8003956:	4613      	mov	r3, r2
 8003958:	4639      	mov	r1, r7
 800395a:	4632      	mov	r2, r6
 800395c:	4620      	mov	r0, r4
 800395e:	f7ff feb7 	bl	80036d0 <d_print_mod_list>
 8003962:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003966:	29ff      	cmp	r1, #255	; 0xff
 8003968:	f000 808d 	beq.w	8003a86 <d_print_array_type.isra.10+0x14a>
 800396c:	1c4b      	adds	r3, r1, #1
 800396e:	2220      	movs	r2, #32
 8003970:	2bff      	cmp	r3, #255	; 0xff
 8003972:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003976:	5462      	strb	r2, [r4, r1]
 8003978:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800397c:	d068      	beq.n	8003a50 <d_print_array_type.isra.10+0x114>
 800397e:	225b      	movs	r2, #91	; 0x5b
 8003980:	1c59      	adds	r1, r3, #1
 8003982:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003986:	54e2      	strb	r2, [r4, r3]
 8003988:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800398c:	f8d8 2000 	ldr.w	r2, [r8]
 8003990:	b12a      	cbz	r2, 800399e <d_print_array_type.isra.10+0x62>
 8003992:	4639      	mov	r1, r7
 8003994:	4620      	mov	r0, r4
 8003996:	f7ff fc07 	bl	80031a8 <d_print_comp>
 800399a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800399e:	29ff      	cmp	r1, #255	; 0xff
 80039a0:	f000 8082 	beq.w	8003aa8 <d_print_array_type.isra.10+0x16c>
 80039a4:	1c4a      	adds	r2, r1, #1
 80039a6:	235d      	movs	r3, #93	; 0x5d
 80039a8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80039ac:	5463      	strb	r3, [r4, r1]
 80039ae:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80039b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039b6:	6852      	ldr	r2, [r2, #4]
 80039b8:	7812      	ldrb	r2, [r2, #0]
 80039ba:	2a2a      	cmp	r2, #42	; 0x2a
 80039bc:	d03f      	beq.n	8003a3e <d_print_array_type.isra.10+0x102>
 80039be:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8003af0 <d_print_array_type.isra.10+0x1b4>
 80039c2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80039c6:	461d      	mov	r5, r3
 80039c8:	f109 0b02 	add.w	fp, r9, #2
 80039cc:	e00a      	b.n	80039e4 <d_print_array_type.isra.10+0xa8>
 80039ce:	460b      	mov	r3, r1
 80039d0:	45cb      	cmp	fp, r9
 80039d2:	f101 0101 	add.w	r1, r1, #1
 80039d6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80039da:	f804 a003 	strb.w	sl, [r4, r3]
 80039de:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 80039e2:	d01a      	beq.n	8003a1a <d_print_array_type.isra.10+0xde>
 80039e4:	29ff      	cmp	r1, #255	; 0xff
 80039e6:	f819 ab01 	ldrb.w	sl, [r9], #1
 80039ea:	d1f0      	bne.n	80039ce <d_print_array_type.isra.10+0x92>
 80039ec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80039f0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80039f4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80039f8:	4620      	mov	r0, r4
 80039fa:	4798      	blx	r3
 80039fc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003a00:	3301      	adds	r3, #1
 8003a02:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003a06:	2300      	movs	r3, #0
 8003a08:	2101      	movs	r1, #1
 8003a0a:	45cb      	cmp	fp, r9
 8003a0c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a10:	f804 a003 	strb.w	sl, [r4, r3]
 8003a14:	f884 a104 	strb.w	sl, [r4, #260]	; 0x104
 8003a18:	d1e4      	bne.n	80039e4 <d_print_array_type.isra.10+0xa8>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	4632      	mov	r2, r6
 8003a1e:	4639      	mov	r1, r7
 8003a20:	4620      	mov	r0, r4
 8003a22:	f7ff fe55 	bl	80036d0 <d_print_mod_list>
 8003a26:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003a2a:	2bff      	cmp	r3, #255	; 0xff
 8003a2c:	d04d      	beq.n	8003aca <d_print_array_type.isra.10+0x18e>
 8003a2e:	1c59      	adds	r1, r3, #1
 8003a30:	2229      	movs	r2, #41	; 0x29
 8003a32:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a36:	54e2      	strb	r2, [r4, r3]
 8003a38:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003a3c:	e793      	b.n	8003966 <d_print_array_type.isra.10+0x2a>
 8003a3e:	4632      	mov	r2, r6
 8003a40:	4639      	mov	r1, r7
 8003a42:	4620      	mov	r0, r4
 8003a44:	f7ff fe44 	bl	80036d0 <d_print_mod_list>
 8003a48:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003a4c:	2bff      	cmp	r3, #255	; 0xff
 8003a4e:	d196      	bne.n	800397e <d_print_array_type.isra.10+0x42>
 8003a50:	2200      	movs	r2, #0
 8003a52:	4619      	mov	r1, r3
 8003a54:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 8003a58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a5c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a60:	4620      	mov	r0, r4
 8003a62:	4798      	blx	r3
 8003a64:	235b      	movs	r3, #91	; 0x5b
 8003a66:	7023      	strb	r3, [r4, #0]
 8003a68:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003a6c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003a70:	f8d8 2000 	ldr.w	r2, [r8]
 8003a74:	3301      	adds	r3, #1
 8003a76:	2101      	movs	r1, #1
 8003a78:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003a7c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a80:	2a00      	cmp	r2, #0
 8003a82:	d186      	bne.n	8003992 <d_print_array_type.isra.10+0x56>
 8003a84:	e78e      	b.n	80039a4 <d_print_array_type.isra.10+0x68>
 8003a86:	2500      	movs	r5, #0
 8003a88:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a8c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003a90:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a94:	4620      	mov	r0, r4
 8003a96:	4798      	blx	r3
 8003a98:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003aa2:	4629      	mov	r1, r5
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e762      	b.n	800396e <d_print_array_type.isra.10+0x32>
 8003aa8:	2500      	movs	r5, #0
 8003aaa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003aae:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ab2:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	4798      	blx	r3
 8003aba:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003abe:	3301      	adds	r3, #1
 8003ac0:	4629      	mov	r1, r5
 8003ac2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	e76d      	b.n	80039a6 <d_print_array_type.isra.10+0x6a>
 8003aca:	2500      	movs	r5, #0
 8003acc:	4619      	mov	r1, r3
 8003ace:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ad2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003ad6:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003ada:	4620      	mov	r0, r4
 8003adc:	4798      	blx	r3
 8003ade:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003ae2:	1c5a      	adds	r2, r3, #1
 8003ae4:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003ae8:	462b      	mov	r3, r5
 8003aea:	2101      	movs	r1, #1
 8003aec:	e7a0      	b.n	8003a30 <d_print_array_type.isra.10+0xf4>
 8003aee:	bf00      	nop
 8003af0:	0801301c 	.word	0x0801301c

08003af4 <d_print_function_type.isra.11>:
 8003af4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003af8:	4604      	mov	r4, r0
 8003afa:	b083      	sub	sp, #12
 8003afc:	460e      	mov	r6, r1
 8003afe:	4617      	mov	r7, r2
 8003b00:	461d      	mov	r5, r3
 8003b02:	b353      	cbz	r3, 8003b5a <d_print_function_type.isra.11+0x66>
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	bb43      	cbnz	r3, 8003b5a <d_print_function_type.isra.11+0x66>
 8003b08:	462a      	mov	r2, r5
 8003b0a:	f04f 0e01 	mov.w	lr, #1
 8003b0e:	e006      	b.n	8003b1e <d_print_function_type.isra.11+0x2a>
 8003b10:	f410 6f60 	tst.w	r0, #3584	; 0xe00
 8003b14:	d15c      	bne.n	8003bd0 <d_print_function_type.isra.11+0xdc>
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	b1fa      	cbz	r2, 8003b5a <d_print_function_type.isra.11+0x66>
 8003b1a:	6893      	ldr	r3, [r2, #8]
 8003b1c:	b9eb      	cbnz	r3, 8003b5a <d_print_function_type.isra.11+0x66>
 8003b1e:	6853      	ldr	r3, [r2, #4]
 8003b20:	496d      	ldr	r1, [pc, #436]	; (8003cd8 <d_print_function_type.isra.11+0x1e4>)
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	3b19      	subs	r3, #25
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	fa0e f003 	lsl.w	r0, lr, r3
 8003b2c:	2b12      	cmp	r3, #18
 8003b2e:	ea01 0100 	and.w	r1, r1, r0
 8003b32:	d8f0      	bhi.n	8003b16 <d_print_function_type.isra.11+0x22>
 8003b34:	2900      	cmp	r1, #0
 8003b36:	d0eb      	beq.n	8003b10 <d_print_function_type.isra.11+0x1c>
 8003b38:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8003b3c:	2b20      	cmp	r3, #32
 8003b3e:	d04d      	beq.n	8003bdc <d_print_function_type.isra.11+0xe8>
 8003b40:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003b44:	2bff      	cmp	r3, #255	; 0xff
 8003b46:	f000 80b4 	beq.w	8003cb2 <d_print_function_type.isra.11+0x1be>
 8003b4a:	1c59      	adds	r1, r3, #1
 8003b4c:	2220      	movs	r2, #32
 8003b4e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003b52:	54e2      	strb	r2, [r4, r3]
 8003b54:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003b58:	e042      	b.n	8003be0 <d_print_function_type.isra.11+0xec>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 8003b60:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003b64:	4631      	mov	r1, r6
 8003b66:	462a      	mov	r2, r5
 8003b68:	4620      	mov	r0, r4
 8003b6a:	f7ff fdb1 	bl	80036d0 <d_print_mod_list>
 8003b6e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003b72:	29ff      	cmp	r1, #255	; 0xff
 8003b74:	d056      	beq.n	8003c24 <d_print_function_type.isra.11+0x130>
 8003b76:	1c4b      	adds	r3, r1, #1
 8003b78:	2228      	movs	r2, #40	; 0x28
 8003b7a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003b7e:	5462      	strb	r2, [r4, r1]
 8003b80:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003b84:	6838      	ldr	r0, [r7, #0]
 8003b86:	b178      	cbz	r0, 8003ba8 <d_print_function_type.isra.11+0xb4>
 8003b88:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003b8c:	9000      	str	r0, [sp, #0]
 8003b8e:	4602      	mov	r2, r0
 8003b90:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8003b94:	4631      	mov	r1, r6
 8003b96:	4620      	mov	r0, r4
 8003b98:	9301      	str	r3, [sp, #4]
 8003b9a:	f7fc feeb 	bl	8000974 <d_print_comp_inner>
 8003b9e:	9a01      	ldr	r2, [sp, #4]
 8003ba0:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003ba4:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003ba8:	2bff      	cmp	r3, #255	; 0xff
 8003baa:	d04d      	beq.n	8003c48 <d_print_function_type.isra.11+0x154>
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	2029      	movs	r0, #41	; 0x29
 8003bb0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003bb4:	4631      	mov	r1, r6
 8003bb6:	54e0      	strb	r0, [r4, r3]
 8003bb8:	462a      	mov	r2, r5
 8003bba:	f884 0104 	strb.w	r0, [r4, #260]	; 0x104
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	4620      	mov	r0, r4
 8003bc2:	f7ff fd85 	bl	80036d0 <d_print_mod_list>
 8003bc6:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 8003bca:	b003      	add	sp, #12
 8003bcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003bd0:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8003bd4:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8003bd8:	2a28      	cmp	r2, #40	; 0x28
 8003bda:	d1af      	bne.n	8003b3c <d_print_function_type.isra.11+0x48>
 8003bdc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003be0:	29ff      	cmp	r1, #255	; 0xff
 8003be2:	d054      	beq.n	8003c8e <d_print_function_type.isra.11+0x19a>
 8003be4:	1c4a      	adds	r2, r1, #1
 8003be6:	2328      	movs	r3, #40	; 0x28
 8003be8:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003bec:	5463      	strb	r3, [r4, r1]
 8003bee:	f04f 0900 	mov.w	r9, #0
 8003bf2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003bf6:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 8003bfa:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8003bfe:	464b      	mov	r3, r9
 8003c00:	462a      	mov	r2, r5
 8003c02:	4631      	mov	r1, r6
 8003c04:	4620      	mov	r0, r4
 8003c06:	f7ff fd63 	bl	80036d0 <d_print_mod_list>
 8003c0a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003c0e:	2bff      	cmp	r3, #255	; 0xff
 8003c10:	d02c      	beq.n	8003c6c <d_print_function_type.isra.11+0x178>
 8003c12:	1c59      	adds	r1, r3, #1
 8003c14:	2229      	movs	r2, #41	; 0x29
 8003c16:	29ff      	cmp	r1, #255	; 0xff
 8003c18:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003c1c:	54e2      	strb	r2, [r4, r3]
 8003c1e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003c22:	d1a8      	bne.n	8003b76 <d_print_function_type.isra.11+0x82>
 8003c24:	f04f 0900 	mov.w	r9, #0
 8003c28:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c2c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003c30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c34:	4620      	mov	r0, r4
 8003c36:	4798      	blx	r3
 8003c38:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003c42:	4649      	mov	r1, r9
 8003c44:	2301      	movs	r3, #1
 8003c46:	e797      	b.n	8003b78 <d_print_function_type.isra.11+0x84>
 8003c48:	2700      	movs	r7, #0
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c50:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c54:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8003c58:	4620      	mov	r0, r4
 8003c5a:	4798      	blx	r3
 8003c5c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003c66:	463b      	mov	r3, r7
 8003c68:	2201      	movs	r2, #1
 8003c6a:	e7a0      	b.n	8003bae <d_print_function_type.isra.11+0xba>
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c72:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c76:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003c7a:	4620      	mov	r0, r4
 8003c7c:	4798      	blx	r3
 8003c7e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003c82:	1c5a      	adds	r2, r3, #1
 8003c84:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003c88:	464b      	mov	r3, r9
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	e7c2      	b.n	8003c14 <d_print_function_type.isra.11+0x120>
 8003c8e:	f04f 0800 	mov.w	r8, #0
 8003c92:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c96:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c9a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003c9e:	4620      	mov	r0, r4
 8003ca0:	4798      	blx	r3
 8003ca2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	4641      	mov	r1, r8
 8003caa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003cae:	2201      	movs	r2, #1
 8003cb0:	e799      	b.n	8003be6 <d_print_function_type.isra.11+0xf2>
 8003cb2:	f04f 0800 	mov.w	r8, #0
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003cbc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003cc0:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	4798      	blx	r3
 8003cc8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003cd2:	4643      	mov	r3, r8
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	e739      	b.n	8003b4c <d_print_function_type.isra.11+0x58>
 8003cd8:	00043107 	.word	0x00043107

08003cdc <d_print_cast.isra.12>:
 8003cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ce0:	460e      	mov	r6, r1
 8003ce2:	f8d0 1140 	ldr.w	r1, [r0, #320]	; 0x140
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	4604      	mov	r4, r0
 8003cea:	4615      	mov	r5, r2
 8003cec:	b139      	cbz	r1, 8003cfe <d_print_cast.isra.12+0x22>
 8003cee:	ab04      	add	r3, sp, #16
 8003cf0:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8003cf4:	f843 2d10 	str.w	r2, [r3, #-16]!
 8003cf8:	9101      	str	r1, [sp, #4]
 8003cfa:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 8003cfe:	682b      	ldr	r3, [r5, #0]
 8003d00:	781a      	ldrb	r2, [r3, #0]
 8003d02:	2a04      	cmp	r2, #4
 8003d04:	d017      	beq.n	8003d36 <d_print_cast.isra.12+0x5a>
 8003d06:	a802      	add	r0, sp, #8
 8003d08:	461a      	mov	r2, r3
 8003d0a:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 8003d0e:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
 8003d12:	4631      	mov	r1, r6
 8003d14:	4620      	mov	r0, r4
 8003d16:	9302      	str	r3, [sp, #8]
 8003d18:	9503      	str	r5, [sp, #12]
 8003d1a:	f7fc fe2b 	bl	8000974 <d_print_comp_inner>
 8003d1e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 8003d22:	9a03      	ldr	r2, [sp, #12]
 8003d24:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003d28:	b113      	cbz	r3, 8003d30 <d_print_cast.isra.12+0x54>
 8003d2a:	9b00      	ldr	r3, [sp, #0]
 8003d2c:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8003d30:	b004      	add	sp, #16
 8003d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d36:	af02      	add	r7, sp, #8
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003d3e:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
 8003d42:	4631      	mov	r1, r6
 8003d44:	4620      	mov	r0, r4
 8003d46:	9202      	str	r2, [sp, #8]
 8003d48:	9303      	str	r3, [sp, #12]
 8003d4a:	f7fc fe13 	bl	8000974 <d_print_comp_inner>
 8003d4e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 8003d52:	9a03      	ldr	r2, [sp, #12]
 8003d54:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003d58:	b113      	cbz	r3, 8003d60 <d_print_cast.isra.12+0x84>
 8003d5a:	9b00      	ldr	r3, [sp, #0]
 8003d5c:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8003d60:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8003d64:	2b3c      	cmp	r3, #60	; 0x3c
 8003d66:	d02c      	beq.n	8003dc2 <d_print_cast.isra.12+0xe6>
 8003d68:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003d6c:	29ff      	cmp	r1, #255	; 0xff
 8003d6e:	d051      	beq.n	8003e14 <d_print_cast.isra.12+0x138>
 8003d70:	1c4a      	adds	r2, r1, #1
 8003d72:	233c      	movs	r3, #60	; 0x3c
 8003d74:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003d78:	5463      	strb	r3, [r4, r1]
 8003d7a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003d7e:	682b      	ldr	r3, [r5, #0]
 8003d80:	f8d4 5124 	ldr.w	r5, [r4, #292]	; 0x124
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	4631      	mov	r1, r6
 8003d8e:	4620      	mov	r0, r4
 8003d90:	9302      	str	r3, [sp, #8]
 8003d92:	9503      	str	r5, [sp, #12]
 8003d94:	f7fc fdee 	bl	8000974 <d_print_comp_inner>
 8003d98:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8003d9c:	9a03      	ldr	r2, [sp, #12]
 8003d9e:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
 8003da2:	2b3e      	cmp	r3, #62	; 0x3e
 8003da4:	d019      	beq.n	8003dda <d_print_cast.isra.12+0xfe>
 8003da6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003daa:	29ff      	cmp	r1, #255	; 0xff
 8003dac:	d021      	beq.n	8003df2 <d_print_cast.isra.12+0x116>
 8003dae:	1c4a      	adds	r2, r1, #1
 8003db0:	233e      	movs	r3, #62	; 0x3e
 8003db2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003db6:	5463      	strb	r3, [r4, r1]
 8003db8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003dbc:	b004      	add	sp, #16
 8003dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dc2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003dc6:	2bff      	cmp	r3, #255	; 0xff
 8003dc8:	d048      	beq.n	8003e5c <d_print_cast.isra.12+0x180>
 8003dca:	1c59      	adds	r1, r3, #1
 8003dcc:	2220      	movs	r2, #32
 8003dce:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003dd2:	54e2      	strb	r2, [r4, r3]
 8003dd4:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003dd8:	e7c8      	b.n	8003d6c <d_print_cast.isra.12+0x90>
 8003dda:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003dde:	2bff      	cmp	r3, #255	; 0xff
 8003de0:	d02a      	beq.n	8003e38 <d_print_cast.isra.12+0x15c>
 8003de2:	1c59      	adds	r1, r3, #1
 8003de4:	2220      	movs	r2, #32
 8003de6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003dea:	54e2      	strb	r2, [r4, r3]
 8003dec:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003df0:	e7db      	b.n	8003daa <d_print_cast.isra.12+0xce>
 8003df2:	2500      	movs	r5, #0
 8003df4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003df8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003dfc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003e00:	4620      	mov	r0, r4
 8003e02:	4798      	blx	r3
 8003e04:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003e08:	3301      	adds	r3, #1
 8003e0a:	4629      	mov	r1, r5
 8003e0c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003e10:	2201      	movs	r2, #1
 8003e12:	e7cd      	b.n	8003db0 <d_print_cast.isra.12+0xd4>
 8003e14:	f04f 0800 	mov.w	r8, #0
 8003e18:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003e1c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003e20:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003e24:	4620      	mov	r0, r4
 8003e26:	4798      	blx	r3
 8003e28:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	4641      	mov	r1, r8
 8003e30:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003e34:	2201      	movs	r2, #1
 8003e36:	e79c      	b.n	8003d72 <d_print_cast.isra.12+0x96>
 8003e38:	2500      	movs	r5, #0
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003e40:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003e44:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003e48:	4620      	mov	r0, r4
 8003e4a:	4798      	blx	r3
 8003e4c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003e56:	462b      	mov	r3, r5
 8003e58:	2101      	movs	r1, #1
 8003e5a:	e7c3      	b.n	8003de4 <d_print_cast.isra.12+0x108>
 8003e5c:	f04f 0800 	mov.w	r8, #0
 8003e60:	4619      	mov	r1, r3
 8003e62:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003e66:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003e6a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003e6e:	4620      	mov	r0, r4
 8003e70:	4798      	blx	r3
 8003e72:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003e76:	1c5a      	adds	r2, r3, #1
 8003e78:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003e7c:	4643      	mov	r3, r8
 8003e7e:	2101      	movs	r1, #1
 8003e80:	e7a4      	b.n	8003dcc <d_print_cast.isra.12+0xf0>
 8003e82:	bf00      	nop

08003e84 <d_print_expr_op>:
 8003e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e88:	7815      	ldrb	r5, [r2, #0]
 8003e8a:	2d31      	cmp	r5, #49	; 0x31
 8003e8c:	b082      	sub	sp, #8
 8003e8e:	4613      	mov	r3, r2
 8003e90:	4604      	mov	r4, r0
 8003e92:	d00d      	beq.n	8003eb0 <d_print_expr_op+0x2c>
 8003e94:	f8d0 5124 	ldr.w	r5, [r0, #292]	; 0x124
 8003e98:	f8c0 d124 	str.w	sp, [r0, #292]	; 0x124
 8003e9c:	e88d 0028 	stmia.w	sp, {r3, r5}
 8003ea0:	f7fc fd68 	bl	8000974 <d_print_comp_inner>
 8003ea4:	9b01      	ldr	r3, [sp, #4]
 8003ea6:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003eaa:	b002      	add	sp, #8
 8003eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003eb0:	6853      	ldr	r3, [r2, #4]
 8003eb2:	689f      	ldr	r7, [r3, #8]
 8003eb4:	685d      	ldr	r5, [r3, #4]
 8003eb6:	2f00      	cmp	r7, #0
 8003eb8:	d0f7      	beq.n	8003eaa <d_print_expr_op+0x26>
 8003eba:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003ebe:	442f      	add	r7, r5
 8003ec0:	f04f 0800 	mov.w	r8, #0
 8003ec4:	e008      	b.n	8003ed8 <d_print_expr_op+0x54>
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	3101      	adds	r1, #1
 8003eca:	42bd      	cmp	r5, r7
 8003ecc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003ed0:	54e6      	strb	r6, [r4, r3]
 8003ed2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003ed6:	d0e8      	beq.n	8003eaa <d_print_expr_op+0x26>
 8003ed8:	29ff      	cmp	r1, #255	; 0xff
 8003eda:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003ede:	d1f2      	bne.n	8003ec6 <d_print_expr_op+0x42>
 8003ee0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003ee4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003ee8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003eec:	4620      	mov	r0, r4
 8003eee:	4798      	blx	r3
 8003ef0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003efa:	2101      	movs	r1, #1
 8003efc:	2300      	movs	r3, #0
 8003efe:	e7e4      	b.n	8003eca <d_print_expr_op+0x46>

08003f00 <d_print_subexpr>:
 8003f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f02:	7813      	ldrb	r3, [r2, #0]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	b083      	sub	sp, #12
 8003f08:	4615      	mov	r5, r2
 8003f0a:	460e      	mov	r6, r1
 8003f0c:	4604      	mov	r4, r0
 8003f0e:	d929      	bls.n	8003f64 <d_print_subexpr+0x64>
 8003f10:	2b30      	cmp	r3, #48	; 0x30
 8003f12:	d027      	beq.n	8003f64 <d_print_subexpr+0x64>
 8003f14:	2b06      	cmp	r3, #6
 8003f16:	d025      	beq.n	8003f64 <d_print_subexpr+0x64>
 8003f18:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003f1c:	29ff      	cmp	r1, #255	; 0xff
 8003f1e:	d031      	beq.n	8003f84 <d_print_subexpr+0x84>
 8003f20:	1c4a      	adds	r2, r1, #1
 8003f22:	2328      	movs	r3, #40	; 0x28
 8003f24:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003f28:	5463      	strb	r3, [r4, r1]
 8003f2a:	462a      	mov	r2, r5
 8003f2c:	4631      	mov	r1, r6
 8003f2e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003f32:	4620      	mov	r0, r4
 8003f34:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003f38:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8003f3c:	9301      	str	r3, [sp, #4]
 8003f3e:	9500      	str	r5, [sp, #0]
 8003f40:	f7fc fd18 	bl	8000974 <d_print_comp_inner>
 8003f44:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003f48:	9b01      	ldr	r3, [sp, #4]
 8003f4a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003f4e:	29ff      	cmp	r1, #255	; 0xff
 8003f50:	d028      	beq.n	8003fa4 <d_print_subexpr+0xa4>
 8003f52:	1c4a      	adds	r2, r1, #1
 8003f54:	2329      	movs	r3, #41	; 0x29
 8003f56:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003f5a:	5463      	strb	r3, [r4, r1]
 8003f5c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003f60:	b003      	add	sp, #12
 8003f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f64:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 8003f68:	f8c4 d124 	str.w	sp, [r4, #292]	; 0x124
 8003f6c:	4631      	mov	r1, r6
 8003f6e:	462a      	mov	r2, r5
 8003f70:	4620      	mov	r0, r4
 8003f72:	9301      	str	r3, [sp, #4]
 8003f74:	9500      	str	r5, [sp, #0]
 8003f76:	f7fc fcfd 	bl	8000974 <d_print_comp_inner>
 8003f7a:	9b01      	ldr	r3, [sp, #4]
 8003f7c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8003f80:	b003      	add	sp, #12
 8003f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f84:	2700      	movs	r7, #0
 8003f86:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f8a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f8e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8003f92:	4798      	blx	r3
 8003f94:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f98:	3301      	adds	r3, #1
 8003f9a:	4639      	mov	r1, r7
 8003f9c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	e7be      	b.n	8003f22 <d_print_subexpr+0x22>
 8003fa4:	2500      	movs	r5, #0
 8003fa6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003faa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003fae:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003fb2:	4620      	mov	r0, r4
 8003fb4:	4798      	blx	r3
 8003fb6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003fba:	3301      	adds	r3, #1
 8003fbc:	4629      	mov	r1, r5
 8003fbe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	e7c6      	b.n	8003f54 <d_print_subexpr+0x54>
 8003fc6:	bf00      	nop

08003fc8 <d_template_args>:
 8003fc8:	68c1      	ldr	r1, [r0, #12]
 8003fca:	780b      	ldrb	r3, [r1, #0]
 8003fcc:	3b49      	subs	r3, #73	; 0x49
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	f200 80ac 	bhi.w	800412c <d_template_args+0x164>
 8003fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd8:	1c4a      	adds	r2, r1, #1
 8003fda:	60c2      	str	r2, [r0, #12]
 8003fdc:	784b      	ldrb	r3, [r1, #1]
 8003fde:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
 8003fe2:	2b45      	cmp	r3, #69	; 0x45
 8003fe4:	b085      	sub	sp, #20
 8003fe6:	4604      	mov	r4, r0
 8003fe8:	f000 8166 	beq.w	80042b8 <d_template_args+0x2f0>
 8003fec:	ae04      	add	r6, sp, #16
 8003fee:	2100      	movs	r1, #0
 8003ff0:	f846 1d04 	str.w	r1, [r6, #-4]!
 8003ff4:	3b49      	subs	r3, #73	; 0x49
 8003ff6:	2b0f      	cmp	r3, #15
 8003ff8:	d854      	bhi.n	80040a4 <d_template_args+0xdc>
 8003ffa:	e8df f003 	tbb	[pc, r3]
 8003ffe:	4e4e      	.short	0x4e4e
 8004000:	53533253 	.word	0x53533253
 8004004:	53535353 	.word	0x53535353
 8004008:	53535353 	.word	0x53535353
 800400c:	0853      	.short	0x0853
 800400e:	1c53      	adds	r3, r2, #1
 8004010:	2501      	movs	r5, #1
 8004012:	60e3      	str	r3, [r4, #12]
 8004014:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8004016:	6365      	str	r5, [r4, #52]	; 0x34
 8004018:	7853      	ldrb	r3, [r2, #1]
 800401a:	2b4c      	cmp	r3, #76	; 0x4c
 800401c:	f000 8088 	beq.w	8004130 <d_template_args+0x168>
 8004020:	2b54      	cmp	r3, #84	; 0x54
 8004022:	f000 808b 	beq.w	800413c <d_template_args+0x174>
 8004026:	2b73      	cmp	r3, #115	; 0x73
 8004028:	d044      	beq.n	80040b4 <d_template_args+0xec>
 800402a:	2b66      	cmp	r3, #102	; 0x66
 800402c:	d060      	beq.n	80040f0 <d_template_args+0x128>
 800402e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004032:	2909      	cmp	r1, #9
 8004034:	f200 81b1 	bhi.w	800439a <d_template_args+0x3d2>
 8004038:	4620      	mov	r0, r4
 800403a:	f003 f91f 	bl	800727c <d_unqualified_name>
 800403e:	4605      	mov	r5, r0
 8004040:	2800      	cmp	r0, #0
 8004042:	f000 8229 	beq.w	8004498 <d_template_args+0x4d0>
 8004046:	68e3      	ldr	r3, [r4, #12]
 8004048:	781a      	ldrb	r2, [r3, #0]
 800404a:	2a49      	cmp	r2, #73	; 0x49
 800404c:	f000 8128 	beq.w	80042a0 <d_template_args+0x2d8>
 8004050:	4602      	mov	r2, r0
 8004052:	6367      	str	r7, [r4, #52]	; 0x34
 8004054:	7819      	ldrb	r1, [r3, #0]
 8004056:	2945      	cmp	r1, #69	; 0x45
 8004058:	d029      	beq.n	80040ae <d_template_args+0xe6>
 800405a:	2000      	movs	r0, #0
 800405c:	b005      	add	sp, #20
 800405e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004062:	4620      	mov	r0, r4
 8004064:	f003 ff76 	bl	8007f54 <d_expr_primary>
 8004068:	4602      	mov	r2, r0
 800406a:	2a00      	cmp	r2, #0
 800406c:	d0f5      	beq.n	800405a <d_template_args+0x92>
 800406e:	2300      	movs	r3, #0
 8004070:	212f      	movs	r1, #47	; 0x2f
 8004072:	4620      	mov	r0, r4
 8004074:	f7fc f8ac 	bl	80001d0 <d_make_comp>
 8004078:	6030      	str	r0, [r6, #0]
 800407a:	2800      	cmp	r0, #0
 800407c:	d0ed      	beq.n	800405a <d_template_args+0x92>
 800407e:	68e2      	ldr	r2, [r4, #12]
 8004080:	7813      	ldrb	r3, [r2, #0]
 8004082:	2b45      	cmp	r3, #69	; 0x45
 8004084:	f100 0608 	add.w	r6, r0, #8
 8004088:	d1b4      	bne.n	8003ff4 <d_template_args+0x2c>
 800408a:	9803      	ldr	r0, [sp, #12]
 800408c:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
 8004090:	3201      	adds	r2, #1
 8004092:	60e2      	str	r2, [r4, #12]
 8004094:	b005      	add	sp, #20
 8004096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800409a:	4620      	mov	r0, r4
 800409c:	f7ff ff94 	bl	8003fc8 <d_template_args>
 80040a0:	4602      	mov	r2, r0
 80040a2:	e7e2      	b.n	800406a <d_template_args+0xa2>
 80040a4:	4620      	mov	r0, r4
 80040a6:	f002 fc6b 	bl	8006980 <d_type>
 80040aa:	4602      	mov	r2, r0
 80040ac:	e7dd      	b.n	800406a <d_template_args+0xa2>
 80040ae:	3301      	adds	r3, #1
 80040b0:	60e3      	str	r3, [r4, #12]
 80040b2:	e7da      	b.n	800406a <d_template_args+0xa2>
 80040b4:	7893      	ldrb	r3, [r2, #2]
 80040b6:	2b72      	cmp	r3, #114	; 0x72
 80040b8:	f000 8149 	beq.w	800434e <d_template_args+0x386>
 80040bc:	2b70      	cmp	r3, #112	; 0x70
 80040be:	f000 81aa 	beq.w	8004416 <d_template_args+0x44e>
 80040c2:	4620      	mov	r0, r4
 80040c4:	f003 f81a 	bl	80070fc <d_operator_name>
 80040c8:	4605      	mov	r5, r0
 80040ca:	2800      	cmp	r0, #0
 80040cc:	f000 81e4 	beq.w	8004498 <d_template_args+0x4d0>
 80040d0:	f890 9000 	ldrb.w	r9, [r0]
 80040d4:	f1b9 0f31 	cmp.w	r9, #49	; 0x31
 80040d8:	d036      	beq.n	8004148 <d_template_args+0x180>
 80040da:	f1b9 0f32 	cmp.w	r9, #50	; 0x32
 80040de:	f000 80cf 	beq.w	8004280 <d_template_args+0x2b8>
 80040e2:	f1b9 0f33 	cmp.w	r9, #51	; 0x33
 80040e6:	f000 8172 	beq.w	80043ce <d_template_args+0x406>
 80040ea:	68e3      	ldr	r3, [r4, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	e7b0      	b.n	8004052 <d_template_args+0x8a>
 80040f0:	7893      	ldrb	r3, [r2, #2]
 80040f2:	2b70      	cmp	r3, #112	; 0x70
 80040f4:	d1e5      	bne.n	80040c2 <d_template_args+0xfa>
 80040f6:	1cd3      	adds	r3, r2, #3
 80040f8:	60e3      	str	r3, [r4, #12]
 80040fa:	78d3      	ldrb	r3, [r2, #3]
 80040fc:	2b54      	cmp	r3, #84	; 0x54
 80040fe:	f040 813c 	bne.w	800437a <d_template_args+0x3b2>
 8004102:	3204      	adds	r2, #4
 8004104:	60e2      	str	r2, [r4, #12]
 8004106:	2000      	movs	r0, #0
 8004108:	6963      	ldr	r3, [r4, #20]
 800410a:	69a1      	ldr	r1, [r4, #24]
 800410c:	428b      	cmp	r3, r1
 800410e:	daec      	bge.n	80040ea <d_template_args+0x122>
 8004110:	6921      	ldr	r1, [r4, #16]
 8004112:	1c5a      	adds	r2, r3, #1
 8004114:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004118:	6162      	str	r2, [r4, #20]
 800411a:	eb11 0283 	adds.w	r2, r1, r3, lsl #2
 800411e:	d06d      	beq.n	80041fc <d_template_args+0x234>
 8004120:	2506      	movs	r5, #6
 8004122:	f801 5023 	strb.w	r5, [r1, r3, lsl #2]
 8004126:	6050      	str	r0, [r2, #4]
 8004128:	68e3      	ldr	r3, [r4, #12]
 800412a:	e792      	b.n	8004052 <d_template_args+0x8a>
 800412c:	2000      	movs	r0, #0
 800412e:	4770      	bx	lr
 8004130:	4620      	mov	r0, r4
 8004132:	f003 ff0f 	bl	8007f54 <d_expr_primary>
 8004136:	68e3      	ldr	r3, [r4, #12]
 8004138:	4602      	mov	r2, r0
 800413a:	e78a      	b.n	8004052 <d_template_args+0x8a>
 800413c:	4620      	mov	r0, r4
 800413e:	f7fc f9eb 	bl	8000518 <d_template_param>
 8004142:	68e3      	ldr	r3, [r4, #12]
 8004144:	4602      	mov	r2, r0
 8004146:	e784      	b.n	8004052 <d_template_args+0x8a>
 8004148:	f8d0 b004 	ldr.w	fp, [r0, #4]
 800414c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800414e:	f8db 3008 	ldr.w	r3, [fp, #8]
 8004152:	f8db a000 	ldr.w	sl, [fp]
 8004156:	49cb      	ldr	r1, [pc, #812]	; (8004484 <d_template_args+0x4bc>)
 8004158:	3b02      	subs	r3, #2
 800415a:	441a      	add	r2, r3
 800415c:	6322      	str	r2, [r4, #48]	; 0x30
 800415e:	4650      	mov	r0, sl
 8004160:	f004 f9be 	bl	80084e0 <strcmp>
 8004164:	2800      	cmp	r0, #0
 8004166:	f000 8188 	beq.w	800447a <d_template_args+0x4b2>
 800416a:	f8db 300c 	ldr.w	r3, [fp, #12]
 800416e:	2b03      	cmp	r3, #3
 8004170:	d8bb      	bhi.n	80040ea <d_template_args+0x122>
 8004172:	e8df f003 	tbb	[pc, r3]
 8004176:	ab7c      	.short	0xab7c
 8004178:	0447      	.short	0x0447
 800417a:	f04f 0a00 	mov.w	sl, #0
 800417e:	49c2      	ldr	r1, [pc, #776]	; (8004488 <d_template_args+0x4c0>)
 8004180:	4650      	mov	r0, sl
 8004182:	f004 f9ad 	bl	80084e0 <strcmp>
 8004186:	2800      	cmp	r0, #0
 8004188:	f000 819d 	beq.w	80044c6 <d_template_args+0x4fe>
 800418c:	f89a 3000 	ldrb.w	r3, [sl]
 8004190:	2b6e      	cmp	r3, #110	; 0x6e
 8004192:	d1aa      	bne.n	80040ea <d_template_args+0x122>
 8004194:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8004198:	2b77      	cmp	r3, #119	; 0x77
 800419a:	d001      	beq.n	80041a0 <d_template_args+0x1d8>
 800419c:	2b61      	cmp	r3, #97	; 0x61
 800419e:	d1a4      	bne.n	80040ea <d_template_args+0x122>
 80041a0:	215f      	movs	r1, #95	; 0x5f
 80041a2:	4620      	mov	r0, r4
 80041a4:	f000 fd82 	bl	8004cac <d_exprlist>
 80041a8:	4681      	mov	r9, r0
 80041aa:	4620      	mov	r0, r4
 80041ac:	f002 fbe8 	bl	8006980 <d_type>
 80041b0:	68e3      	ldr	r3, [r4, #12]
 80041b2:	7819      	ldrb	r1, [r3, #0]
 80041b4:	2945      	cmp	r1, #69	; 0x45
 80041b6:	4682      	mov	sl, r0
 80041b8:	f000 825d 	beq.w	8004676 <d_template_args+0x6ae>
 80041bc:	2970      	cmp	r1, #112	; 0x70
 80041be:	f000 8342 	beq.w	8004846 <d_template_args+0x87e>
 80041c2:	2969      	cmp	r1, #105	; 0x69
 80041c4:	f040 824d 	bne.w	8004662 <d_template_args+0x69a>
 80041c8:	785a      	ldrb	r2, [r3, #1]
 80041ca:	2a6c      	cmp	r2, #108	; 0x6c
 80041cc:	f040 8249 	bne.w	8004662 <d_template_args+0x69a>
 80041d0:	4620      	mov	r0, r4
 80041d2:	f002 fa03 	bl	80065dc <d_expression_1>
 80041d6:	4603      	mov	r3, r0
 80041d8:	4652      	mov	r2, sl
 80041da:	213a      	movs	r1, #58	; 0x3a
 80041dc:	4620      	mov	r0, r4
 80041de:	f7fb fff7 	bl	80001d0 <d_make_comp>
 80041e2:	464a      	mov	r2, r9
 80041e4:	4603      	mov	r3, r0
 80041e6:	2139      	movs	r1, #57	; 0x39
 80041e8:	4620      	mov	r0, r4
 80041ea:	f7fb fff1 	bl	80001d0 <d_make_comp>
 80041ee:	462a      	mov	r2, r5
 80041f0:	4603      	mov	r3, r0
 80041f2:	2138      	movs	r1, #56	; 0x38
 80041f4:	4620      	mov	r0, r4
 80041f6:	f7fb ffeb 	bl	80001d0 <d_make_comp>
 80041fa:	4602      	mov	r2, r0
 80041fc:	68e3      	ldr	r3, [r4, #12]
 80041fe:	e728      	b.n	8004052 <d_template_args+0x8a>
 8004200:	f04f 0a00 	mov.w	sl, #0
 8004204:	686b      	ldr	r3, [r5, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	785a      	ldrb	r2, [r3, #1]
 800420a:	2a63      	cmp	r2, #99	; 0x63
 800420c:	f000 814d 	beq.w	80044aa <d_template_args+0x4e2>
 8004210:	4620      	mov	r0, r4
 8004212:	f002 f9e3 	bl	80065dc <d_expression_1>
 8004216:	4681      	mov	r9, r0
 8004218:	499c      	ldr	r1, [pc, #624]	; (800448c <d_template_args+0x4c4>)
 800421a:	4650      	mov	r0, sl
 800421c:	f004 f960 	bl	80084e0 <strcmp>
 8004220:	2800      	cmp	r0, #0
 8004222:	f000 813c 	beq.w	800449e <d_template_args+0x4d6>
 8004226:	499a      	ldr	r1, [pc, #616]	; (8004490 <d_template_args+0x4c8>)
 8004228:	4650      	mov	r0, sl
 800422a:	f004 f959 	bl	80084e0 <strcmp>
 800422e:	b130      	cbz	r0, 800423e <d_template_args+0x276>
 8004230:	4650      	mov	r0, sl
 8004232:	4998      	ldr	r1, [pc, #608]	; (8004494 <d_template_args+0x4cc>)
 8004234:	f004 f954 	bl	80084e0 <strcmp>
 8004238:	2800      	cmp	r0, #0
 800423a:	f040 8214 	bne.w	8004666 <d_template_args+0x69e>
 800423e:	4620      	mov	r0, r4
 8004240:	f003 f81c 	bl	800727c <d_unqualified_name>
 8004244:	68e3      	ldr	r3, [r4, #12]
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b49      	cmp	r3, #73	; 0x49
 800424a:	4682      	mov	sl, r0
 800424c:	f000 82d2 	beq.w	80047f4 <d_template_args+0x82c>
 8004250:	4653      	mov	r3, sl
 8004252:	464a      	mov	r2, r9
 8004254:	2137      	movs	r1, #55	; 0x37
 8004256:	4620      	mov	r0, r4
 8004258:	f7fb ffba 	bl	80001d0 <d_make_comp>
 800425c:	462a      	mov	r2, r5
 800425e:	4603      	mov	r3, r0
 8004260:	2136      	movs	r1, #54	; 0x36
 8004262:	4620      	mov	r0, r4
 8004264:	f7fb ffb4 	bl	80001d0 <d_make_comp>
 8004268:	68e3      	ldr	r3, [r4, #12]
 800426a:	4602      	mov	r2, r0
 800426c:	e6f1      	b.n	8004052 <d_template_args+0x8a>
 800426e:	462a      	mov	r2, r5
 8004270:	2300      	movs	r3, #0
 8004272:	2134      	movs	r1, #52	; 0x34
 8004274:	4620      	mov	r0, r4
 8004276:	f7fb ffab 	bl	80001d0 <d_make_comp>
 800427a:	68e3      	ldr	r3, [r4, #12]
 800427c:	4602      	mov	r2, r0
 800427e:	e6e8      	b.n	8004052 <d_template_args+0x8a>
 8004280:	686b      	ldr	r3, [r5, #4]
 8004282:	2b03      	cmp	r3, #3
 8004284:	f63f af31 	bhi.w	80040ea <d_template_args+0x122>
 8004288:	a201      	add	r2, pc, #4	; (adr r2, 8004290 <d_template_args+0x2c8>)
 800428a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428e:	bf00      	nop
 8004290:	0800426f 	.word	0x0800426f
 8004294:	0800438b 	.word	0x0800438b
 8004298:	08004201 	.word	0x08004201
 800429c:	0800417b 	.word	0x0800417b
 80042a0:	4620      	mov	r0, r4
 80042a2:	f7ff fe91 	bl	8003fc8 <d_template_args>
 80042a6:	462a      	mov	r2, r5
 80042a8:	4603      	mov	r3, r0
 80042aa:	2104      	movs	r1, #4
 80042ac:	4620      	mov	r0, r4
 80042ae:	f7fb ff8f 	bl	80001d0 <d_make_comp>
 80042b2:	68e3      	ldr	r3, [r4, #12]
 80042b4:	4602      	mov	r2, r0
 80042b6:	e6cc      	b.n	8004052 <d_template_args+0x8a>
 80042b8:	3102      	adds	r1, #2
 80042ba:	2300      	movs	r3, #0
 80042bc:	60c1      	str	r1, [r0, #12]
 80042be:	461a      	mov	r2, r3
 80042c0:	212f      	movs	r1, #47	; 0x2f
 80042c2:	b005      	add	sp, #20
 80042c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042c8:	f7fb bf82 	b.w	80001d0 <d_make_comp>
 80042cc:	f1ba 0f00 	cmp.w	sl, #0
 80042d0:	d05b      	beq.n	800438a <d_template_args+0x3c2>
 80042d2:	f89a 3000 	ldrb.w	r3, [sl]
 80042d6:	2b70      	cmp	r3, #112	; 0x70
 80042d8:	d001      	beq.n	80042de <d_template_args+0x316>
 80042da:	2b6d      	cmp	r3, #109	; 0x6d
 80042dc:	d155      	bne.n	800438a <d_template_args+0x3c2>
 80042de:	f89a 2001 	ldrb.w	r2, [sl, #1]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d151      	bne.n	800438a <d_template_args+0x3c2>
 80042e6:	68e2      	ldr	r2, [r4, #12]
 80042e8:	7813      	ldrb	r3, [r2, #0]
 80042ea:	2b5f      	cmp	r3, #95	; 0x5f
 80042ec:	f000 8334 	beq.w	8004958 <d_template_args+0x990>
 80042f0:	f04f 0a01 	mov.w	sl, #1
 80042f4:	2b4c      	cmp	r3, #76	; 0x4c
 80042f6:	f000 82bf 	beq.w	8004878 <d_template_args+0x8b0>
 80042fa:	2b54      	cmp	r3, #84	; 0x54
 80042fc:	f000 82af 	beq.w	800485e <d_template_args+0x896>
 8004300:	2b73      	cmp	r3, #115	; 0x73
 8004302:	f000 80ed 	beq.w	80044e0 <d_template_args+0x518>
 8004306:	2b66      	cmp	r3, #102	; 0x66
 8004308:	f000 818b 	beq.w	8004622 <d_template_args+0x65a>
 800430c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004310:	2909      	cmp	r1, #9
 8004312:	f200 8400 	bhi.w	8004b16 <d_template_args+0xb4e>
 8004316:	4620      	mov	r0, r4
 8004318:	f002 ffb0 	bl	800727c <d_unqualified_name>
 800431c:	4681      	mov	r9, r0
 800431e:	b118      	cbz	r0, 8004328 <d_template_args+0x360>
 8004320:	68e3      	ldr	r3, [r4, #12]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	2b49      	cmp	r3, #73	; 0x49
 8004326:	d064      	beq.n	80043f2 <d_template_args+0x42a>
 8004328:	f1ba 0f00 	cmp.w	sl, #0
 800432c:	f000 80a3 	beq.w	8004476 <d_template_args+0x4ae>
 8004330:	464b      	mov	r3, r9
 8004332:	464a      	mov	r2, r9
 8004334:	2137      	movs	r1, #55	; 0x37
 8004336:	4620      	mov	r0, r4
 8004338:	f7fb ff4a 	bl	80001d0 <d_make_comp>
 800433c:	4603      	mov	r3, r0
 800433e:	462a      	mov	r2, r5
 8004340:	2135      	movs	r1, #53	; 0x35
 8004342:	4620      	mov	r0, r4
 8004344:	f7fb ff44 	bl	80001d0 <d_make_comp>
 8004348:	68e3      	ldr	r3, [r4, #12]
 800434a:	4602      	mov	r2, r0
 800434c:	e681      	b.n	8004052 <d_template_args+0x8a>
 800434e:	3203      	adds	r2, #3
 8004350:	60e2      	str	r2, [r4, #12]
 8004352:	4620      	mov	r0, r4
 8004354:	f002 fb14 	bl	8006980 <d_type>
 8004358:	4681      	mov	r9, r0
 800435a:	4620      	mov	r0, r4
 800435c:	f002 ff8e 	bl	800727c <d_unqualified_name>
 8004360:	68e3      	ldr	r3, [r4, #12]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b49      	cmp	r3, #73	; 0x49
 8004366:	4682      	mov	sl, r0
 8004368:	d038      	beq.n	80043dc <d_template_args+0x414>
 800436a:	4603      	mov	r3, r0
 800436c:	464a      	mov	r2, r9
 800436e:	4629      	mov	r1, r5
 8004370:	4620      	mov	r0, r4
 8004372:	f7fb ff2d 	bl	80001d0 <d_make_comp>
 8004376:	4602      	mov	r2, r0
 8004378:	e740      	b.n	80041fc <d_template_args+0x234>
 800437a:	4620      	mov	r0, r4
 800437c:	f7fc f8b4 	bl	80004e8 <d_compact_number>
 8004380:	3001      	adds	r0, #1
 8004382:	f47f aec1 	bne.w	8004108 <d_template_args+0x140>
 8004386:	4602      	mov	r2, r0
 8004388:	e738      	b.n	80041fc <d_template_args+0x234>
 800438a:	f1b9 0f33 	cmp.w	r9, #51	; 0x33
 800438e:	68e2      	ldr	r2, [r4, #12]
 8004390:	d01e      	beq.n	80043d0 <d_template_args+0x408>
 8004392:	7813      	ldrb	r3, [r2, #0]
 8004394:	f04f 0a00 	mov.w	sl, #0
 8004398:	e7ac      	b.n	80042f4 <d_template_args+0x32c>
 800439a:	2b6f      	cmp	r3, #111	; 0x6f
 800439c:	d034      	beq.n	8004408 <d_template_args+0x440>
 800439e:	2b69      	cmp	r3, #105	; 0x69
 80043a0:	f040 8421 	bne.w	8004be6 <d_template_args+0xc1e>
 80043a4:	7893      	ldrb	r3, [r2, #2]
 80043a6:	2b6c      	cmp	r3, #108	; 0x6c
 80043a8:	f47f ae8b 	bne.w	80040c2 <d_template_args+0xfa>
 80043ac:	2500      	movs	r5, #0
 80043ae:	68e3      	ldr	r3, [r4, #12]
 80043b0:	3302      	adds	r3, #2
 80043b2:	60e3      	str	r3, [r4, #12]
 80043b4:	2145      	movs	r1, #69	; 0x45
 80043b6:	4620      	mov	r0, r4
 80043b8:	f000 fc78 	bl	8004cac <d_exprlist>
 80043bc:	462a      	mov	r2, r5
 80043be:	4603      	mov	r3, r0
 80043c0:	2130      	movs	r1, #48	; 0x30
 80043c2:	4620      	mov	r0, r4
 80043c4:	f7fb ff04 	bl	80001d0 <d_make_comp>
 80043c8:	68e3      	ldr	r3, [r4, #12]
 80043ca:	4602      	mov	r2, r0
 80043cc:	e641      	b.n	8004052 <d_template_args+0x8a>
 80043ce:	68e2      	ldr	r2, [r4, #12]
 80043d0:	7813      	ldrb	r3, [r2, #0]
 80043d2:	2b5f      	cmp	r3, #95	; 0x5f
 80043d4:	d048      	beq.n	8004468 <d_template_args+0x4a0>
 80043d6:	f04f 0a00 	mov.w	sl, #0
 80043da:	e78b      	b.n	80042f4 <d_template_args+0x32c>
 80043dc:	4620      	mov	r0, r4
 80043de:	f7ff fdf3 	bl	8003fc8 <d_template_args>
 80043e2:	4652      	mov	r2, sl
 80043e4:	4603      	mov	r3, r0
 80043e6:	2104      	movs	r1, #4
 80043e8:	4620      	mov	r0, r4
 80043ea:	f7fb fef1 	bl	80001d0 <d_make_comp>
 80043ee:	4603      	mov	r3, r0
 80043f0:	e7bc      	b.n	800436c <d_template_args+0x3a4>
 80043f2:	4620      	mov	r0, r4
 80043f4:	f7ff fde8 	bl	8003fc8 <d_template_args>
 80043f8:	464a      	mov	r2, r9
 80043fa:	4603      	mov	r3, r0
 80043fc:	2104      	movs	r1, #4
 80043fe:	4620      	mov	r0, r4
 8004400:	f7fb fee6 	bl	80001d0 <d_make_comp>
 8004404:	4681      	mov	r9, r0
 8004406:	e78f      	b.n	8004328 <d_template_args+0x360>
 8004408:	7893      	ldrb	r3, [r2, #2]
 800440a:	2b6e      	cmp	r3, #110	; 0x6e
 800440c:	f47f ae59 	bne.w	80040c2 <d_template_args+0xfa>
 8004410:	3203      	adds	r2, #3
 8004412:	60e2      	str	r2, [r4, #12]
 8004414:	e610      	b.n	8004038 <d_template_args+0x70>
 8004416:	1cd3      	adds	r3, r2, #3
 8004418:	60e3      	str	r3, [r4, #12]
 800441a:	78d3      	ldrb	r3, [r2, #3]
 800441c:	2b4c      	cmp	r3, #76	; 0x4c
 800441e:	f000 8259 	beq.w	80048d4 <d_template_args+0x90c>
 8004422:	2b54      	cmp	r3, #84	; 0x54
 8004424:	f000 8273 	beq.w	800490e <d_template_args+0x946>
 8004428:	2b73      	cmp	r3, #115	; 0x73
 800442a:	f000 8128 	beq.w	800467e <d_template_args+0x6b6>
 800442e:	2b66      	cmp	r3, #102	; 0x66
 8004430:	f000 81c1 	beq.w	80047b6 <d_template_args+0x7ee>
 8004434:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004438:	2909      	cmp	r1, #9
 800443a:	f200 83e1 	bhi.w	8004c00 <d_template_args+0xc38>
 800443e:	4620      	mov	r0, r4
 8004440:	f002 ff1c 	bl	800727c <d_unqualified_name>
 8004444:	4605      	mov	r5, r0
 8004446:	2800      	cmp	r0, #0
 8004448:	f000 8242 	beq.w	80048d0 <d_template_args+0x908>
 800444c:	68e3      	ldr	r3, [r4, #12]
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	2b49      	cmp	r3, #73	; 0x49
 8004452:	f000 8284 	beq.w	800495e <d_template_args+0x996>
 8004456:	4602      	mov	r2, r0
 8004458:	2300      	movs	r3, #0
 800445a:	2149      	movs	r1, #73	; 0x49
 800445c:	4620      	mov	r0, r4
 800445e:	f7fb feb7 	bl	80001d0 <d_make_comp>
 8004462:	68e3      	ldr	r3, [r4, #12]
 8004464:	4602      	mov	r2, r0
 8004466:	e5f4      	b.n	8004052 <d_template_args+0x8a>
 8004468:	3201      	adds	r2, #1
 800446a:	60e2      	str	r2, [r4, #12]
 800446c:	2145      	movs	r1, #69	; 0x45
 800446e:	4620      	mov	r0, r4
 8004470:	f000 fc1c 	bl	8004cac <d_exprlist>
 8004474:	4681      	mov	r9, r0
 8004476:	464b      	mov	r3, r9
 8004478:	e761      	b.n	800433e <d_template_args+0x376>
 800447a:	4620      	mov	r0, r4
 800447c:	f002 fa80 	bl	8006980 <d_type>
 8004480:	4603      	mov	r3, r0
 8004482:	e75c      	b.n	800433e <d_template_args+0x376>
 8004484:	080132e0 	.word	0x080132e0
 8004488:	08012fd8 	.word	0x08012fd8
 800448c:	08012fd0 	.word	0x08012fd0
 8004490:	080130ec 	.word	0x080130ec
 8004494:	080130f0 	.word	0x080130f0
 8004498:	462a      	mov	r2, r5
 800449a:	68e3      	ldr	r3, [r4, #12]
 800449c:	e5d9      	b.n	8004052 <d_template_args+0x8a>
 800449e:	2145      	movs	r1, #69	; 0x45
 80044a0:	4620      	mov	r0, r4
 80044a2:	f000 fc03 	bl	8004cac <d_exprlist>
 80044a6:	4682      	mov	sl, r0
 80044a8:	e6d2      	b.n	8004250 <d_template_args+0x288>
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80044b0:	2a01      	cmp	r2, #1
 80044b2:	d903      	bls.n	80044bc <d_template_args+0x4f4>
 80044b4:	3b72      	subs	r3, #114	; 0x72
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	f63f aeaa 	bhi.w	8004210 <d_template_args+0x248>
 80044bc:	4620      	mov	r0, r4
 80044be:	f002 fa5f 	bl	8006980 <d_type>
 80044c2:	4681      	mov	r9, r0
 80044c4:	e6a8      	b.n	8004218 <d_template_args+0x250>
 80044c6:	4620      	mov	r0, r4
 80044c8:	f002 f888 	bl	80065dc <d_expression_1>
 80044cc:	4681      	mov	r9, r0
 80044ce:	4620      	mov	r0, r4
 80044d0:	f002 f884 	bl	80065dc <d_expression_1>
 80044d4:	4682      	mov	sl, r0
 80044d6:	4620      	mov	r0, r4
 80044d8:	f002 f880 	bl	80065dc <d_expression_1>
 80044dc:	4603      	mov	r3, r0
 80044de:	e67b      	b.n	80041d8 <d_template_args+0x210>
 80044e0:	7853      	ldrb	r3, [r2, #1]
 80044e2:	2b72      	cmp	r3, #114	; 0x72
 80044e4:	f000 8265 	beq.w	80049b2 <d_template_args+0x9ea>
 80044e8:	2b70      	cmp	r3, #112	; 0x70
 80044ea:	f000 82a2 	beq.w	8004a32 <d_template_args+0xa6a>
 80044ee:	4620      	mov	r0, r4
 80044f0:	f002 fe04 	bl	80070fc <d_operator_name>
 80044f4:	4681      	mov	r9, r0
 80044f6:	2800      	cmp	r0, #0
 80044f8:	f43f af16 	beq.w	8004328 <d_template_args+0x360>
 80044fc:	7803      	ldrb	r3, [r0, #0]
 80044fe:	2b31      	cmp	r3, #49	; 0x31
 8004500:	f000 81bf 	beq.w	8004882 <d_template_args+0x8ba>
 8004504:	2b32      	cmp	r3, #50	; 0x32
 8004506:	f040 8180 	bne.w	800480a <d_template_args+0x842>
 800450a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800450e:	2b03      	cmp	r3, #3
 8004510:	f200 80ae 	bhi.w	8004670 <d_template_args+0x6a8>
 8004514:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004518:	01810004 	.word	0x01810004
 800451c:	000c004e 	.word	0x000c004e
 8004520:	464a      	mov	r2, r9
 8004522:	2300      	movs	r3, #0
 8004524:	2134      	movs	r1, #52	; 0x34
 8004526:	4620      	mov	r0, r4
 8004528:	f7fb fe52 	bl	80001d0 <d_make_comp>
 800452c:	4681      	mov	r9, r0
 800452e:	e6fb      	b.n	8004328 <d_template_args+0x360>
 8004530:	f04f 0b00 	mov.w	fp, #0
 8004534:	49cc      	ldr	r1, [pc, #816]	; (8004868 <d_template_args+0x8a0>)
 8004536:	4658      	mov	r0, fp
 8004538:	f003 ffd2 	bl	80084e0 <strcmp>
 800453c:	2800      	cmp	r0, #0
 800453e:	f000 82a2 	beq.w	8004a86 <d_template_args+0xabe>
 8004542:	f89b 3000 	ldrb.w	r3, [fp]
 8004546:	2b6e      	cmp	r3, #110	; 0x6e
 8004548:	f040 8092 	bne.w	8004670 <d_template_args+0x6a8>
 800454c:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8004550:	2b77      	cmp	r3, #119	; 0x77
 8004552:	d002      	beq.n	800455a <d_template_args+0x592>
 8004554:	2b61      	cmp	r3, #97	; 0x61
 8004556:	f040 808b 	bne.w	8004670 <d_template_args+0x6a8>
 800455a:	215f      	movs	r1, #95	; 0x5f
 800455c:	4620      	mov	r0, r4
 800455e:	f000 fba5 	bl	8004cac <d_exprlist>
 8004562:	9001      	str	r0, [sp, #4]
 8004564:	4620      	mov	r0, r4
 8004566:	f002 fa0b 	bl	8006980 <d_type>
 800456a:	68e3      	ldr	r3, [r4, #12]
 800456c:	781a      	ldrb	r2, [r3, #0]
 800456e:	2a45      	cmp	r2, #69	; 0x45
 8004570:	4683      	mov	fp, r0
 8004572:	f000 8316 	beq.w	8004ba2 <d_template_args+0xbda>
 8004576:	2a70      	cmp	r2, #112	; 0x70
 8004578:	f000 8308 	beq.w	8004b8c <d_template_args+0xbc4>
 800457c:	2a69      	cmp	r2, #105	; 0x69
 800457e:	d177      	bne.n	8004670 <d_template_args+0x6a8>
 8004580:	785b      	ldrb	r3, [r3, #1]
 8004582:	2b6c      	cmp	r3, #108	; 0x6c
 8004584:	d174      	bne.n	8004670 <d_template_args+0x6a8>
 8004586:	4620      	mov	r0, r4
 8004588:	f002 f828 	bl	80065dc <d_expression_1>
 800458c:	4603      	mov	r3, r0
 800458e:	465a      	mov	r2, fp
 8004590:	213a      	movs	r1, #58	; 0x3a
 8004592:	4620      	mov	r0, r4
 8004594:	f7fb fe1c 	bl	80001d0 <d_make_comp>
 8004598:	9a01      	ldr	r2, [sp, #4]
 800459a:	4603      	mov	r3, r0
 800459c:	2139      	movs	r1, #57	; 0x39
 800459e:	4620      	mov	r0, r4
 80045a0:	f7fb fe16 	bl	80001d0 <d_make_comp>
 80045a4:	464a      	mov	r2, r9
 80045a6:	4603      	mov	r3, r0
 80045a8:	2138      	movs	r1, #56	; 0x38
 80045aa:	4620      	mov	r0, r4
 80045ac:	f7fb fe10 	bl	80001d0 <d_make_comp>
 80045b0:	4681      	mov	r9, r0
 80045b2:	e6b9      	b.n	8004328 <d_template_args+0x360>
 80045b4:	f04f 0b00 	mov.w	fp, #0
 80045b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	785a      	ldrb	r2, [r3, #1]
 80045c0:	2a63      	cmp	r2, #99	; 0x63
 80045c2:	f000 8295 	beq.w	8004af0 <d_template_args+0xb28>
 80045c6:	4620      	mov	r0, r4
 80045c8:	f002 f808 	bl	80065dc <d_expression_1>
 80045cc:	9001      	str	r0, [sp, #4]
 80045ce:	49a7      	ldr	r1, [pc, #668]	; (800486c <d_template_args+0x8a4>)
 80045d0:	4658      	mov	r0, fp
 80045d2:	f003 ff85 	bl	80084e0 <strcmp>
 80045d6:	2800      	cmp	r0, #0
 80045d8:	f000 8243 	beq.w	8004a62 <d_template_args+0xa9a>
 80045dc:	49a4      	ldr	r1, [pc, #656]	; (8004870 <d_template_args+0x8a8>)
 80045de:	4658      	mov	r0, fp
 80045e0:	f003 ff7e 	bl	80084e0 <strcmp>
 80045e4:	b130      	cbz	r0, 80045f4 <d_template_args+0x62c>
 80045e6:	4658      	mov	r0, fp
 80045e8:	49a2      	ldr	r1, [pc, #648]	; (8004874 <d_template_args+0x8ac>)
 80045ea:	f003 ff79 	bl	80084e0 <strcmp>
 80045ee:	2800      	cmp	r0, #0
 80045f0:	f040 828c 	bne.w	8004b0c <d_template_args+0xb44>
 80045f4:	4620      	mov	r0, r4
 80045f6:	f002 fe41 	bl	800727c <d_unqualified_name>
 80045fa:	68e3      	ldr	r3, [r4, #12]
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	2b49      	cmp	r3, #73	; 0x49
 8004600:	4683      	mov	fp, r0
 8004602:	f000 833c 	beq.w	8004c7e <d_template_args+0xcb6>
 8004606:	465b      	mov	r3, fp
 8004608:	9a01      	ldr	r2, [sp, #4]
 800460a:	2137      	movs	r1, #55	; 0x37
 800460c:	4620      	mov	r0, r4
 800460e:	f7fb fddf 	bl	80001d0 <d_make_comp>
 8004612:	464a      	mov	r2, r9
 8004614:	4603      	mov	r3, r0
 8004616:	2136      	movs	r1, #54	; 0x36
 8004618:	4620      	mov	r0, r4
 800461a:	f7fb fdd9 	bl	80001d0 <d_make_comp>
 800461e:	4681      	mov	r9, r0
 8004620:	e682      	b.n	8004328 <d_template_args+0x360>
 8004622:	7853      	ldrb	r3, [r2, #1]
 8004624:	2b70      	cmp	r3, #112	; 0x70
 8004626:	f47f af62 	bne.w	80044ee <d_template_args+0x526>
 800462a:	1c93      	adds	r3, r2, #2
 800462c:	60e3      	str	r3, [r4, #12]
 800462e:	7893      	ldrb	r3, [r2, #2]
 8004630:	2b54      	cmp	r3, #84	; 0x54
 8004632:	f040 81b6 	bne.w	80049a2 <d_template_args+0x9da>
 8004636:	3203      	adds	r2, #3
 8004638:	60e2      	str	r2, [r4, #12]
 800463a:	2000      	movs	r0, #0
 800463c:	6963      	ldr	r3, [r4, #20]
 800463e:	69a2      	ldr	r2, [r4, #24]
 8004640:	4293      	cmp	r3, r2
 8004642:	da15      	bge.n	8004670 <d_template_args+0x6a8>
 8004644:	6922      	ldr	r2, [r4, #16]
 8004646:	1c59      	adds	r1, r3, #1
 8004648:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800464c:	eb12 0983 	adds.w	r9, r2, r3, lsl #2
 8004650:	6161      	str	r1, [r4, #20]
 8004652:	f43f ae69 	beq.w	8004328 <d_template_args+0x360>
 8004656:	2106      	movs	r1, #6
 8004658:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 800465c:	f8c9 0004 	str.w	r0, [r9, #4]
 8004660:	e662      	b.n	8004328 <d_template_args+0x360>
 8004662:	2200      	movs	r2, #0
 8004664:	e4f5      	b.n	8004052 <d_template_args+0x8a>
 8004666:	4620      	mov	r0, r4
 8004668:	f001 ffb8 	bl	80065dc <d_expression_1>
 800466c:	4682      	mov	sl, r0
 800466e:	e5ef      	b.n	8004250 <d_template_args+0x288>
 8004670:	f04f 0900 	mov.w	r9, #0
 8004674:	e658      	b.n	8004328 <d_template_args+0x360>
 8004676:	3301      	adds	r3, #1
 8004678:	60e3      	str	r3, [r4, #12]
 800467a:	2300      	movs	r3, #0
 800467c:	e5ac      	b.n	80041d8 <d_template_args+0x210>
 800467e:	7913      	ldrb	r3, [r2, #4]
 8004680:	2b72      	cmp	r3, #114	; 0x72
 8004682:	f000 81ac 	beq.w	80049de <d_template_args+0xa16>
 8004686:	2b70      	cmp	r3, #112	; 0x70
 8004688:	f000 8222 	beq.w	8004ad0 <d_template_args+0xb08>
 800468c:	4620      	mov	r0, r4
 800468e:	f002 fd35 	bl	80070fc <d_operator_name>
 8004692:	4681      	mov	r9, r0
 8004694:	2800      	cmp	r0, #0
 8004696:	f000 811b 	beq.w	80048d0 <d_template_args+0x908>
 800469a:	7803      	ldrb	r3, [r0, #0]
 800469c:	2b31      	cmp	r3, #49	; 0x31
 800469e:	f000 813a 	beq.w	8004916 <d_template_args+0x94e>
 80046a2:	2b32      	cmp	r3, #50	; 0x32
 80046a4:	f040 811a 	bne.w	80048dc <d_template_args+0x914>
 80046a8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80046ac:	2b03      	cmp	r3, #3
 80046ae:	f200 810f 	bhi.w	80048d0 <d_template_args+0x908>
 80046b2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80046b6:	0004      	.short	0x0004
 80046b8:	004b011a 	.word	0x004b011a
 80046bc:	000b      	.short	0x000b
 80046be:	464a      	mov	r2, r9
 80046c0:	2300      	movs	r3, #0
 80046c2:	2134      	movs	r1, #52	; 0x34
 80046c4:	4620      	mov	r0, r4
 80046c6:	f7fb fd83 	bl	80001d0 <d_make_comp>
 80046ca:	e6c4      	b.n	8004456 <d_template_args+0x48e>
 80046cc:	2500      	movs	r5, #0
 80046ce:	4966      	ldr	r1, [pc, #408]	; (8004868 <d_template_args+0x8a0>)
 80046d0:	4628      	mov	r0, r5
 80046d2:	f003 ff05 	bl	80084e0 <strcmp>
 80046d6:	2800      	cmp	r0, #0
 80046d8:	f000 81c9 	beq.w	8004a6e <d_template_args+0xaa6>
 80046dc:	782b      	ldrb	r3, [r5, #0]
 80046de:	2b6e      	cmp	r3, #110	; 0x6e
 80046e0:	f040 80f6 	bne.w	80048d0 <d_template_args+0x908>
 80046e4:	786b      	ldrb	r3, [r5, #1]
 80046e6:	2b77      	cmp	r3, #119	; 0x77
 80046e8:	d002      	beq.n	80046f0 <d_template_args+0x728>
 80046ea:	2b61      	cmp	r3, #97	; 0x61
 80046ec:	f040 80f0 	bne.w	80048d0 <d_template_args+0x908>
 80046f0:	215f      	movs	r1, #95	; 0x5f
 80046f2:	4620      	mov	r0, r4
 80046f4:	f000 fada 	bl	8004cac <d_exprlist>
 80046f8:	4605      	mov	r5, r0
 80046fa:	4620      	mov	r0, r4
 80046fc:	f002 f940 	bl	8006980 <d_type>
 8004700:	68e3      	ldr	r3, [r4, #12]
 8004702:	781a      	ldrb	r2, [r3, #0]
 8004704:	2a45      	cmp	r2, #69	; 0x45
 8004706:	4682      	mov	sl, r0
 8004708:	f000 82b5 	beq.w	8004c76 <d_template_args+0xcae>
 800470c:	2a70      	cmp	r2, #112	; 0x70
 800470e:	f000 82a7 	beq.w	8004c60 <d_template_args+0xc98>
 8004712:	2a69      	cmp	r2, #105	; 0x69
 8004714:	f040 80dc 	bne.w	80048d0 <d_template_args+0x908>
 8004718:	785b      	ldrb	r3, [r3, #1]
 800471a:	2b6c      	cmp	r3, #108	; 0x6c
 800471c:	f040 80d8 	bne.w	80048d0 <d_template_args+0x908>
 8004720:	4620      	mov	r0, r4
 8004722:	f001 ff5b 	bl	80065dc <d_expression_1>
 8004726:	4603      	mov	r3, r0
 8004728:	4652      	mov	r2, sl
 800472a:	213a      	movs	r1, #58	; 0x3a
 800472c:	4620      	mov	r0, r4
 800472e:	f7fb fd4f 	bl	80001d0 <d_make_comp>
 8004732:	462a      	mov	r2, r5
 8004734:	4603      	mov	r3, r0
 8004736:	2139      	movs	r1, #57	; 0x39
 8004738:	4620      	mov	r0, r4
 800473a:	f7fb fd49 	bl	80001d0 <d_make_comp>
 800473e:	464a      	mov	r2, r9
 8004740:	4603      	mov	r3, r0
 8004742:	2138      	movs	r1, #56	; 0x38
 8004744:	4620      	mov	r0, r4
 8004746:	f7fb fd43 	bl	80001d0 <d_make_comp>
 800474a:	e684      	b.n	8004456 <d_template_args+0x48e>
 800474c:	2500      	movs	r5, #0
 800474e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	785a      	ldrb	r2, [r3, #1]
 8004756:	2a63      	cmp	r2, #99	; 0x63
 8004758:	f000 81a7 	beq.w	8004aaa <d_template_args+0xae2>
 800475c:	4620      	mov	r0, r4
 800475e:	f001 ff3d 	bl	80065dc <d_expression_1>
 8004762:	4682      	mov	sl, r0
 8004764:	4941      	ldr	r1, [pc, #260]	; (800486c <d_template_args+0x8a4>)
 8004766:	4628      	mov	r0, r5
 8004768:	f003 feba 	bl	80084e0 <strcmp>
 800476c:	2800      	cmp	r0, #0
 800476e:	f000 8196 	beq.w	8004a9e <d_template_args+0xad6>
 8004772:	493f      	ldr	r1, [pc, #252]	; (8004870 <d_template_args+0x8a8>)
 8004774:	4628      	mov	r0, r5
 8004776:	f003 feb3 	bl	80084e0 <strcmp>
 800477a:	b130      	cbz	r0, 800478a <d_template_args+0x7c2>
 800477c:	4628      	mov	r0, r5
 800477e:	493d      	ldr	r1, [pc, #244]	; (8004874 <d_template_args+0x8ac>)
 8004780:	f003 feae 	bl	80084e0 <strcmp>
 8004784:	2800      	cmp	r0, #0
 8004786:	f040 8229 	bne.w	8004bdc <d_template_args+0xc14>
 800478a:	4620      	mov	r0, r4
 800478c:	f002 fd76 	bl	800727c <d_unqualified_name>
 8004790:	68e3      	ldr	r3, [r4, #12]
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	2b49      	cmp	r3, #73	; 0x49
 8004796:	4605      	mov	r5, r0
 8004798:	f000 820a 	beq.w	8004bb0 <d_template_args+0xbe8>
 800479c:	462b      	mov	r3, r5
 800479e:	4652      	mov	r2, sl
 80047a0:	2137      	movs	r1, #55	; 0x37
 80047a2:	4620      	mov	r0, r4
 80047a4:	f7fb fd14 	bl	80001d0 <d_make_comp>
 80047a8:	464a      	mov	r2, r9
 80047aa:	4603      	mov	r3, r0
 80047ac:	2136      	movs	r1, #54	; 0x36
 80047ae:	4620      	mov	r0, r4
 80047b0:	f7fb fd0e 	bl	80001d0 <d_make_comp>
 80047b4:	e64f      	b.n	8004456 <d_template_args+0x48e>
 80047b6:	7913      	ldrb	r3, [r2, #4]
 80047b8:	2b70      	cmp	r3, #112	; 0x70
 80047ba:	f47f af67 	bne.w	800468c <d_template_args+0x6c4>
 80047be:	1d53      	adds	r3, r2, #5
 80047c0:	60e3      	str	r3, [r4, #12]
 80047c2:	7953      	ldrb	r3, [r2, #5]
 80047c4:	2b54      	cmp	r3, #84	; 0x54
 80047c6:	d17d      	bne.n	80048c4 <d_template_args+0x8fc>
 80047c8:	3206      	adds	r2, #6
 80047ca:	60e2      	str	r2, [r4, #12]
 80047cc:	2500      	movs	r5, #0
 80047ce:	6963      	ldr	r3, [r4, #20]
 80047d0:	69a2      	ldr	r2, [r4, #24]
 80047d2:	4293      	cmp	r3, r2
 80047d4:	da7c      	bge.n	80048d0 <d_template_args+0x908>
 80047d6:	6921      	ldr	r1, [r4, #16]
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80047de:	6162      	str	r2, [r4, #20]
 80047e0:	eb11 0283 	adds.w	r2, r1, r3, lsl #2
 80047e4:	f000 8236 	beq.w	8004c54 <d_template_args+0xc8c>
 80047e8:	2006      	movs	r0, #6
 80047ea:	f801 0023 	strb.w	r0, [r1, r3, lsl #2]
 80047ee:	4610      	mov	r0, r2
 80047f0:	6055      	str	r5, [r2, #4]
 80047f2:	e630      	b.n	8004456 <d_template_args+0x48e>
 80047f4:	4620      	mov	r0, r4
 80047f6:	f7ff fbe7 	bl	8003fc8 <d_template_args>
 80047fa:	4652      	mov	r2, sl
 80047fc:	4603      	mov	r3, r0
 80047fe:	2104      	movs	r1, #4
 8004800:	4620      	mov	r0, r4
 8004802:	f7fb fce5 	bl	80001d0 <d_make_comp>
 8004806:	4682      	mov	sl, r0
 8004808:	e522      	b.n	8004250 <d_template_args+0x288>
 800480a:	2b33      	cmp	r3, #51	; 0x33
 800480c:	f47f af30 	bne.w	8004670 <d_template_args+0x6a8>
 8004810:	68e3      	ldr	r3, [r4, #12]
 8004812:	781a      	ldrb	r2, [r3, #0]
 8004814:	2a5f      	cmp	r2, #95	; 0x5f
 8004816:	f000 81a1 	beq.w	8004b5c <d_template_args+0xb94>
 800481a:	f04f 0b00 	mov.w	fp, #0
 800481e:	4620      	mov	r0, r4
 8004820:	f001 fedc 	bl	80065dc <d_expression_1>
 8004824:	4603      	mov	r3, r0
 8004826:	f1bb 0f00 	cmp.w	fp, #0
 800482a:	d005      	beq.n	8004838 <d_template_args+0x870>
 800482c:	4602      	mov	r2, r0
 800482e:	2137      	movs	r1, #55	; 0x37
 8004830:	4620      	mov	r0, r4
 8004832:	f7fb fccd 	bl	80001d0 <d_make_comp>
 8004836:	4603      	mov	r3, r0
 8004838:	464a      	mov	r2, r9
 800483a:	2135      	movs	r1, #53	; 0x35
 800483c:	4620      	mov	r0, r4
 800483e:	f7fb fcc7 	bl	80001d0 <d_make_comp>
 8004842:	4681      	mov	r9, r0
 8004844:	e570      	b.n	8004328 <d_template_args+0x360>
 8004846:	785a      	ldrb	r2, [r3, #1]
 8004848:	2a69      	cmp	r2, #105	; 0x69
 800484a:	f47f af0a 	bne.w	8004662 <d_template_args+0x69a>
 800484e:	3302      	adds	r3, #2
 8004850:	60e3      	str	r3, [r4, #12]
 8004852:	2145      	movs	r1, #69	; 0x45
 8004854:	4620      	mov	r0, r4
 8004856:	f000 fa29 	bl	8004cac <d_exprlist>
 800485a:	4603      	mov	r3, r0
 800485c:	e4bc      	b.n	80041d8 <d_template_args+0x210>
 800485e:	4620      	mov	r0, r4
 8004860:	f7fb fe5a 	bl	8000518 <d_template_param>
 8004864:	4681      	mov	r9, r0
 8004866:	e55f      	b.n	8004328 <d_template_args+0x360>
 8004868:	08012fd8 	.word	0x08012fd8
 800486c:	08012fd0 	.word	0x08012fd0
 8004870:	080130ec 	.word	0x080130ec
 8004874:	080130f0 	.word	0x080130f0
 8004878:	4620      	mov	r0, r4
 800487a:	f003 fb6b 	bl	8007f54 <d_expr_primary>
 800487e:	4681      	mov	r9, r0
 8004880:	e552      	b.n	8004328 <d_template_args+0x360>
 8004882:	6843      	ldr	r3, [r0, #4]
 8004884:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	f8d3 b000 	ldr.w	fp, [r3]
 800488c:	49ce      	ldr	r1, [pc, #824]	; (8004bc8 <d_template_args+0xc00>)
 800488e:	9301      	str	r3, [sp, #4]
 8004890:	3a02      	subs	r2, #2
 8004892:	4402      	add	r2, r0
 8004894:	6322      	str	r2, [r4, #48]	; 0x30
 8004896:	4658      	mov	r0, fp
 8004898:	f003 fe22 	bl	80084e0 <strcmp>
 800489c:	9b01      	ldr	r3, [sp, #4]
 800489e:	2800      	cmp	r0, #0
 80048a0:	f000 8111 	beq.w	8004ac6 <d_template_args+0xafe>
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	2b03      	cmp	r3, #3
 80048a8:	f63f aee2 	bhi.w	8004670 <d_template_args+0x6a8>
 80048ac:	a201      	add	r2, pc, #4	; (adr r2, 80048b4 <d_template_args+0x8ec>)
 80048ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b2:	bf00      	nop
 80048b4:	08004521 	.word	0x08004521
 80048b8:	08004973 	.word	0x08004973
 80048bc:	080045b9 	.word	0x080045b9
 80048c0:	08004535 	.word	0x08004535
 80048c4:	4620      	mov	r0, r4
 80048c6:	f7fb fe0f 	bl	80004e8 <d_compact_number>
 80048ca:	1c45      	adds	r5, r0, #1
 80048cc:	f47f af7f 	bne.w	80047ce <d_template_args+0x806>
 80048d0:	2000      	movs	r0, #0
 80048d2:	e5c0      	b.n	8004456 <d_template_args+0x48e>
 80048d4:	4620      	mov	r0, r4
 80048d6:	f003 fb3d 	bl	8007f54 <d_expr_primary>
 80048da:	e5bc      	b.n	8004456 <d_template_args+0x48e>
 80048dc:	2b33      	cmp	r3, #51	; 0x33
 80048de:	d1f7      	bne.n	80048d0 <d_template_args+0x908>
 80048e0:	68e3      	ldr	r3, [r4, #12]
 80048e2:	781a      	ldrb	r2, [r3, #0]
 80048e4:	2a5f      	cmp	r2, #95	; 0x5f
 80048e6:	f000 8171 	beq.w	8004bcc <d_template_args+0xc04>
 80048ea:	2500      	movs	r5, #0
 80048ec:	4620      	mov	r0, r4
 80048ee:	f001 fe75 	bl	80065dc <d_expression_1>
 80048f2:	4603      	mov	r3, r0
 80048f4:	b12d      	cbz	r5, 8004902 <d_template_args+0x93a>
 80048f6:	4602      	mov	r2, r0
 80048f8:	2137      	movs	r1, #55	; 0x37
 80048fa:	4620      	mov	r0, r4
 80048fc:	f7fb fc68 	bl	80001d0 <d_make_comp>
 8004900:	4603      	mov	r3, r0
 8004902:	464a      	mov	r2, r9
 8004904:	2135      	movs	r1, #53	; 0x35
 8004906:	4620      	mov	r0, r4
 8004908:	f7fb fc62 	bl	80001d0 <d_make_comp>
 800490c:	e5a3      	b.n	8004456 <d_template_args+0x48e>
 800490e:	4620      	mov	r0, r4
 8004910:	f7fb fe02 	bl	8000518 <d_template_param>
 8004914:	e59f      	b.n	8004456 <d_template_args+0x48e>
 8004916:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800491a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800491c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004920:	f8da 5000 	ldr.w	r5, [sl]
 8004924:	49a8      	ldr	r1, [pc, #672]	; (8004bc8 <d_template_args+0xc00>)
 8004926:	3b02      	subs	r3, #2
 8004928:	4413      	add	r3, r2
 800492a:	6323      	str	r3, [r4, #48]	; 0x30
 800492c:	4628      	mov	r0, r5
 800492e:	f003 fdd7 	bl	80084e0 <strcmp>
 8004932:	2800      	cmp	r0, #0
 8004934:	f000 80d8 	beq.w	8004ae8 <d_template_args+0xb20>
 8004938:	f8da 300c 	ldr.w	r3, [sl, #12]
 800493c:	2b03      	cmp	r3, #3
 800493e:	d8c7      	bhi.n	80048d0 <d_template_args+0x908>
 8004940:	a201      	add	r2, pc, #4	; (adr r2, 8004948 <d_template_args+0x980>)
 8004942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004946:	bf00      	nop
 8004948:	080046bf 	.word	0x080046bf
 800494c:	08004a0b 	.word	0x08004a0b
 8004950:	0800474f 	.word	0x0800474f
 8004954:	080046cf 	.word	0x080046cf
 8004958:	3201      	adds	r2, #1
 800495a:	60e2      	str	r2, [r4, #12]
 800495c:	e519      	b.n	8004392 <d_template_args+0x3ca>
 800495e:	4620      	mov	r0, r4
 8004960:	f7ff fb32 	bl	8003fc8 <d_template_args>
 8004964:	462a      	mov	r2, r5
 8004966:	4603      	mov	r3, r0
 8004968:	2104      	movs	r1, #4
 800496a:	4620      	mov	r0, r4
 800496c:	f7fb fc30 	bl	80001d0 <d_make_comp>
 8004970:	e571      	b.n	8004456 <d_template_args+0x48e>
 8004972:	f1bb 0f00 	cmp.w	fp, #0
 8004976:	f43f af50 	beq.w	800481a <d_template_args+0x852>
 800497a:	f89b 3000 	ldrb.w	r3, [fp]
 800497e:	2b70      	cmp	r3, #112	; 0x70
 8004980:	d002      	beq.n	8004988 <d_template_args+0x9c0>
 8004982:	2b6d      	cmp	r3, #109	; 0x6d
 8004984:	f47f af49 	bne.w	800481a <d_template_args+0x852>
 8004988:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800498c:	429a      	cmp	r2, r3
 800498e:	f47f af44 	bne.w	800481a <d_template_args+0x852>
 8004992:	68e3      	ldr	r3, [r4, #12]
 8004994:	781a      	ldrb	r2, [r3, #0]
 8004996:	2a5f      	cmp	r2, #95	; 0x5f
 8004998:	f000 8107 	beq.w	8004baa <d_template_args+0xbe2>
 800499c:	f04f 0b01 	mov.w	fp, #1
 80049a0:	e73d      	b.n	800481e <d_template_args+0x856>
 80049a2:	4620      	mov	r0, r4
 80049a4:	f7fb fda0 	bl	80004e8 <d_compact_number>
 80049a8:	3001      	adds	r0, #1
 80049aa:	f47f ae47 	bne.w	800463c <d_template_args+0x674>
 80049ae:	4681      	mov	r9, r0
 80049b0:	e4ba      	b.n	8004328 <d_template_args+0x360>
 80049b2:	3202      	adds	r2, #2
 80049b4:	60e2      	str	r2, [r4, #12]
 80049b6:	4620      	mov	r0, r4
 80049b8:	f001 ffe2 	bl	8006980 <d_type>
 80049bc:	4681      	mov	r9, r0
 80049be:	4620      	mov	r0, r4
 80049c0:	f002 fc5c 	bl	800727c <d_unqualified_name>
 80049c4:	68e3      	ldr	r3, [r4, #12]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	2b49      	cmp	r3, #73	; 0x49
 80049ca:	4683      	mov	fp, r0
 80049cc:	d03e      	beq.n	8004a4c <d_template_args+0xa84>
 80049ce:	4603      	mov	r3, r0
 80049d0:	464a      	mov	r2, r9
 80049d2:	2101      	movs	r1, #1
 80049d4:	4620      	mov	r0, r4
 80049d6:	f7fb fbfb 	bl	80001d0 <d_make_comp>
 80049da:	4681      	mov	r9, r0
 80049dc:	e4a4      	b.n	8004328 <d_template_args+0x360>
 80049de:	3205      	adds	r2, #5
 80049e0:	60e2      	str	r2, [r4, #12]
 80049e2:	4620      	mov	r0, r4
 80049e4:	f001 ffcc 	bl	8006980 <d_type>
 80049e8:	4605      	mov	r5, r0
 80049ea:	4620      	mov	r0, r4
 80049ec:	f002 fc46 	bl	800727c <d_unqualified_name>
 80049f0:	68e3      	ldr	r3, [r4, #12]
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	2b49      	cmp	r3, #73	; 0x49
 80049f6:	4681      	mov	r9, r0
 80049f8:	f000 80b8 	beq.w	8004b6c <d_template_args+0xba4>
 80049fc:	4603      	mov	r3, r0
 80049fe:	462a      	mov	r2, r5
 8004a00:	2101      	movs	r1, #1
 8004a02:	4620      	mov	r0, r4
 8004a04:	f7fb fbe4 	bl	80001d0 <d_make_comp>
 8004a08:	e525      	b.n	8004456 <d_template_args+0x48e>
 8004a0a:	2d00      	cmp	r5, #0
 8004a0c:	f43f af6d 	beq.w	80048ea <d_template_args+0x922>
 8004a10:	782b      	ldrb	r3, [r5, #0]
 8004a12:	2b70      	cmp	r3, #112	; 0x70
 8004a14:	d002      	beq.n	8004a1c <d_template_args+0xa54>
 8004a16:	2b6d      	cmp	r3, #109	; 0x6d
 8004a18:	f47f af67 	bne.w	80048ea <d_template_args+0x922>
 8004a1c:	786a      	ldrb	r2, [r5, #1]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	f47f af63 	bne.w	80048ea <d_template_args+0x922>
 8004a24:	68e3      	ldr	r3, [r4, #12]
 8004a26:	781a      	ldrb	r2, [r3, #0]
 8004a28:	2a5f      	cmp	r2, #95	; 0x5f
 8004a2a:	f000 8116 	beq.w	8004c5a <d_template_args+0xc92>
 8004a2e:	2501      	movs	r5, #1
 8004a30:	e75c      	b.n	80048ec <d_template_args+0x924>
 8004a32:	3202      	adds	r2, #2
 8004a34:	60e2      	str	r2, [r4, #12]
 8004a36:	4620      	mov	r0, r4
 8004a38:	f001 fdd0 	bl	80065dc <d_expression_1>
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	4602      	mov	r2, r0
 8004a40:	2149      	movs	r1, #73	; 0x49
 8004a42:	4620      	mov	r0, r4
 8004a44:	f7fb fbc4 	bl	80001d0 <d_make_comp>
 8004a48:	4681      	mov	r9, r0
 8004a4a:	e46d      	b.n	8004328 <d_template_args+0x360>
 8004a4c:	4620      	mov	r0, r4
 8004a4e:	f7ff fabb 	bl	8003fc8 <d_template_args>
 8004a52:	465a      	mov	r2, fp
 8004a54:	4603      	mov	r3, r0
 8004a56:	2104      	movs	r1, #4
 8004a58:	4620      	mov	r0, r4
 8004a5a:	f7fb fbb9 	bl	80001d0 <d_make_comp>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	e7b6      	b.n	80049d0 <d_template_args+0xa08>
 8004a62:	2145      	movs	r1, #69	; 0x45
 8004a64:	4620      	mov	r0, r4
 8004a66:	f000 f921 	bl	8004cac <d_exprlist>
 8004a6a:	4683      	mov	fp, r0
 8004a6c:	e5cb      	b.n	8004606 <d_template_args+0x63e>
 8004a6e:	4620      	mov	r0, r4
 8004a70:	f001 fdb4 	bl	80065dc <d_expression_1>
 8004a74:	4605      	mov	r5, r0
 8004a76:	4620      	mov	r0, r4
 8004a78:	f001 fdb0 	bl	80065dc <d_expression_1>
 8004a7c:	4682      	mov	sl, r0
 8004a7e:	4620      	mov	r0, r4
 8004a80:	f001 fdac 	bl	80065dc <d_expression_1>
 8004a84:	e64f      	b.n	8004726 <d_template_args+0x75e>
 8004a86:	4620      	mov	r0, r4
 8004a88:	f001 fda8 	bl	80065dc <d_expression_1>
 8004a8c:	9001      	str	r0, [sp, #4]
 8004a8e:	4620      	mov	r0, r4
 8004a90:	f001 fda4 	bl	80065dc <d_expression_1>
 8004a94:	4683      	mov	fp, r0
 8004a96:	4620      	mov	r0, r4
 8004a98:	f001 fda0 	bl	80065dc <d_expression_1>
 8004a9c:	e576      	b.n	800458c <d_template_args+0x5c4>
 8004a9e:	2145      	movs	r1, #69	; 0x45
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f000 f903 	bl	8004cac <d_exprlist>
 8004aa6:	4605      	mov	r5, r0
 8004aa8:	e678      	b.n	800479c <d_template_args+0x7d4>
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8004ab0:	2a01      	cmp	r2, #1
 8004ab2:	d903      	bls.n	8004abc <d_template_args+0xaf4>
 8004ab4:	3b72      	subs	r3, #114	; 0x72
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	f63f ae50 	bhi.w	800475c <d_template_args+0x794>
 8004abc:	4620      	mov	r0, r4
 8004abe:	f001 ff5f 	bl	8006980 <d_type>
 8004ac2:	4682      	mov	sl, r0
 8004ac4:	e64e      	b.n	8004764 <d_template_args+0x79c>
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	f001 ff5a 	bl	8006980 <d_type>
 8004acc:	4603      	mov	r3, r0
 8004ace:	e6b3      	b.n	8004838 <d_template_args+0x870>
 8004ad0:	3205      	adds	r2, #5
 8004ad2:	60e2      	str	r2, [r4, #12]
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	f001 fd81 	bl	80065dc <d_expression_1>
 8004ada:	2300      	movs	r3, #0
 8004adc:	4602      	mov	r2, r0
 8004ade:	2149      	movs	r1, #73	; 0x49
 8004ae0:	4620      	mov	r0, r4
 8004ae2:	f7fb fb75 	bl	80001d0 <d_make_comp>
 8004ae6:	e4b6      	b.n	8004456 <d_template_args+0x48e>
 8004ae8:	4620      	mov	r0, r4
 8004aea:	f001 ff49 	bl	8006980 <d_type>
 8004aee:	e707      	b.n	8004900 <d_template_args+0x938>
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8004af6:	2a01      	cmp	r2, #1
 8004af8:	d903      	bls.n	8004b02 <d_template_args+0xb3a>
 8004afa:	3b72      	subs	r3, #114	; 0x72
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	f63f ad62 	bhi.w	80045c6 <d_template_args+0x5fe>
 8004b02:	4620      	mov	r0, r4
 8004b04:	f001 ff3c 	bl	8006980 <d_type>
 8004b08:	9001      	str	r0, [sp, #4]
 8004b0a:	e560      	b.n	80045ce <d_template_args+0x606>
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	f001 fd65 	bl	80065dc <d_expression_1>
 8004b12:	4683      	mov	fp, r0
 8004b14:	e577      	b.n	8004606 <d_template_args+0x63e>
 8004b16:	2b6f      	cmp	r3, #111	; 0x6f
 8004b18:	d018      	beq.n	8004b4c <d_template_args+0xb84>
 8004b1a:	2b69      	cmp	r3, #105	; 0x69
 8004b1c:	f040 80ba 	bne.w	8004c94 <d_template_args+0xccc>
 8004b20:	7853      	ldrb	r3, [r2, #1]
 8004b22:	2b6c      	cmp	r3, #108	; 0x6c
 8004b24:	f47f ace3 	bne.w	80044ee <d_template_args+0x526>
 8004b28:	f04f 0900 	mov.w	r9, #0
 8004b2c:	68e3      	ldr	r3, [r4, #12]
 8004b2e:	3302      	adds	r3, #2
 8004b30:	60e3      	str	r3, [r4, #12]
 8004b32:	2145      	movs	r1, #69	; 0x45
 8004b34:	4620      	mov	r0, r4
 8004b36:	f000 f8b9 	bl	8004cac <d_exprlist>
 8004b3a:	464a      	mov	r2, r9
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2130      	movs	r1, #48	; 0x30
 8004b40:	4620      	mov	r0, r4
 8004b42:	f7fb fb45 	bl	80001d0 <d_make_comp>
 8004b46:	4681      	mov	r9, r0
 8004b48:	f7ff bbee 	b.w	8004328 <d_template_args+0x360>
 8004b4c:	7853      	ldrb	r3, [r2, #1]
 8004b4e:	2b6e      	cmp	r3, #110	; 0x6e
 8004b50:	f47f accd 	bne.w	80044ee <d_template_args+0x526>
 8004b54:	3202      	adds	r2, #2
 8004b56:	60e2      	str	r2, [r4, #12]
 8004b58:	f7ff bbdd 	b.w	8004316 <d_template_args+0x34e>
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	60e3      	str	r3, [r4, #12]
 8004b60:	2145      	movs	r1, #69	; 0x45
 8004b62:	4620      	mov	r0, r4
 8004b64:	f000 f8a2 	bl	8004cac <d_exprlist>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	e665      	b.n	8004838 <d_template_args+0x870>
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	f7ff fa2b 	bl	8003fc8 <d_template_args>
 8004b72:	464a      	mov	r2, r9
 8004b74:	4603      	mov	r3, r0
 8004b76:	2104      	movs	r1, #4
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f7fb fb29 	bl	80001d0 <d_make_comp>
 8004b7e:	462a      	mov	r2, r5
 8004b80:	4603      	mov	r3, r0
 8004b82:	2101      	movs	r1, #1
 8004b84:	4620      	mov	r0, r4
 8004b86:	f7fb fb23 	bl	80001d0 <d_make_comp>
 8004b8a:	e464      	b.n	8004456 <d_template_args+0x48e>
 8004b8c:	785a      	ldrb	r2, [r3, #1]
 8004b8e:	2a69      	cmp	r2, #105	; 0x69
 8004b90:	f47f ad6e 	bne.w	8004670 <d_template_args+0x6a8>
 8004b94:	3302      	adds	r3, #2
 8004b96:	60e3      	str	r3, [r4, #12]
 8004b98:	2145      	movs	r1, #69	; 0x45
 8004b9a:	4620      	mov	r0, r4
 8004b9c:	f000 f886 	bl	8004cac <d_exprlist>
 8004ba0:	e4f4      	b.n	800458c <d_template_args+0x5c4>
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	60e3      	str	r3, [r4, #12]
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	e4f0      	b.n	800458c <d_template_args+0x5c4>
 8004baa:	3301      	adds	r3, #1
 8004bac:	60e3      	str	r3, [r4, #12]
 8004bae:	e634      	b.n	800481a <d_template_args+0x852>
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	f7ff fa09 	bl	8003fc8 <d_template_args>
 8004bb6:	462a      	mov	r2, r5
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2104      	movs	r1, #4
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	f7fb fb07 	bl	80001d0 <d_make_comp>
 8004bc2:	4605      	mov	r5, r0
 8004bc4:	e5ea      	b.n	800479c <d_template_args+0x7d4>
 8004bc6:	bf00      	nop
 8004bc8:	080132e0 	.word	0x080132e0
 8004bcc:	3301      	adds	r3, #1
 8004bce:	60e3      	str	r3, [r4, #12]
 8004bd0:	2145      	movs	r1, #69	; 0x45
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f000 f86a 	bl	8004cac <d_exprlist>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	e692      	b.n	8004902 <d_template_args+0x93a>
 8004bdc:	4620      	mov	r0, r4
 8004bde:	f001 fcfd 	bl	80065dc <d_expression_1>
 8004be2:	4605      	mov	r5, r0
 8004be4:	e5da      	b.n	800479c <d_template_args+0x7d4>
 8004be6:	2b74      	cmp	r3, #116	; 0x74
 8004be8:	f47f aa6b 	bne.w	80040c2 <d_template_args+0xfa>
 8004bec:	7893      	ldrb	r3, [r2, #2]
 8004bee:	2b6c      	cmp	r3, #108	; 0x6c
 8004bf0:	f47f aa67 	bne.w	80040c2 <d_template_args+0xfa>
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	f001 fec3 	bl	8006980 <d_type>
 8004bfa:	4605      	mov	r5, r0
 8004bfc:	f7ff bbd7 	b.w	80043ae <d_template_args+0x3e6>
 8004c00:	2b6f      	cmp	r3, #111	; 0x6f
 8004c02:	d014      	beq.n	8004c2e <d_template_args+0xc66>
 8004c04:	2b69      	cmp	r3, #105	; 0x69
 8004c06:	d119      	bne.n	8004c3c <d_template_args+0xc74>
 8004c08:	7913      	ldrb	r3, [r2, #4]
 8004c0a:	2b6c      	cmp	r3, #108	; 0x6c
 8004c0c:	f47f ad3e 	bne.w	800468c <d_template_args+0x6c4>
 8004c10:	2500      	movs	r5, #0
 8004c12:	68e3      	ldr	r3, [r4, #12]
 8004c14:	3302      	adds	r3, #2
 8004c16:	60e3      	str	r3, [r4, #12]
 8004c18:	2145      	movs	r1, #69	; 0x45
 8004c1a:	4620      	mov	r0, r4
 8004c1c:	f000 f846 	bl	8004cac <d_exprlist>
 8004c20:	462a      	mov	r2, r5
 8004c22:	4603      	mov	r3, r0
 8004c24:	2130      	movs	r1, #48	; 0x30
 8004c26:	4620      	mov	r0, r4
 8004c28:	f7fb fad2 	bl	80001d0 <d_make_comp>
 8004c2c:	e413      	b.n	8004456 <d_template_args+0x48e>
 8004c2e:	7913      	ldrb	r3, [r2, #4]
 8004c30:	2b6e      	cmp	r3, #110	; 0x6e
 8004c32:	f47f ad2b 	bne.w	800468c <d_template_args+0x6c4>
 8004c36:	3205      	adds	r2, #5
 8004c38:	60e2      	str	r2, [r4, #12]
 8004c3a:	e400      	b.n	800443e <d_template_args+0x476>
 8004c3c:	2b74      	cmp	r3, #116	; 0x74
 8004c3e:	f47f ad25 	bne.w	800468c <d_template_args+0x6c4>
 8004c42:	7913      	ldrb	r3, [r2, #4]
 8004c44:	2b6c      	cmp	r3, #108	; 0x6c
 8004c46:	f47f ad21 	bne.w	800468c <d_template_args+0x6c4>
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	f001 fe98 	bl	8006980 <d_type>
 8004c50:	4605      	mov	r5, r0
 8004c52:	e7de      	b.n	8004c12 <d_template_args+0xc4a>
 8004c54:	4610      	mov	r0, r2
 8004c56:	f7ff bbfe 	b.w	8004456 <d_template_args+0x48e>
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	60e3      	str	r3, [r4, #12]
 8004c5e:	e644      	b.n	80048ea <d_template_args+0x922>
 8004c60:	785a      	ldrb	r2, [r3, #1]
 8004c62:	2a69      	cmp	r2, #105	; 0x69
 8004c64:	f47f ae34 	bne.w	80048d0 <d_template_args+0x908>
 8004c68:	3302      	adds	r3, #2
 8004c6a:	60e3      	str	r3, [r4, #12]
 8004c6c:	2145      	movs	r1, #69	; 0x45
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f000 f81c 	bl	8004cac <d_exprlist>
 8004c74:	e557      	b.n	8004726 <d_template_args+0x75e>
 8004c76:	3301      	adds	r3, #1
 8004c78:	60e3      	str	r3, [r4, #12]
 8004c7a:	2000      	movs	r0, #0
 8004c7c:	e553      	b.n	8004726 <d_template_args+0x75e>
 8004c7e:	4620      	mov	r0, r4
 8004c80:	f7ff f9a2 	bl	8003fc8 <d_template_args>
 8004c84:	465a      	mov	r2, fp
 8004c86:	4603      	mov	r3, r0
 8004c88:	2104      	movs	r1, #4
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	f7fb faa0 	bl	80001d0 <d_make_comp>
 8004c90:	4683      	mov	fp, r0
 8004c92:	e4b8      	b.n	8004606 <d_template_args+0x63e>
 8004c94:	2b74      	cmp	r3, #116	; 0x74
 8004c96:	f47f ac2a 	bne.w	80044ee <d_template_args+0x526>
 8004c9a:	7853      	ldrb	r3, [r2, #1]
 8004c9c:	2b6c      	cmp	r3, #108	; 0x6c
 8004c9e:	f47f ac26 	bne.w	80044ee <d_template_args+0x526>
 8004ca2:	4620      	mov	r0, r4
 8004ca4:	f001 fe6c 	bl	8006980 <d_type>
 8004ca8:	4681      	mov	r9, r0
 8004caa:	e73f      	b.n	8004b2c <d_template_args+0xb64>

08004cac <d_exprlist>:
 8004cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cb0:	68c2      	ldr	r2, [r0, #12]
 8004cb2:	7815      	ldrb	r5, [r2, #0]
 8004cb4:	b085      	sub	sp, #20
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	428d      	cmp	r5, r1
 8004cba:	4604      	mov	r4, r0
 8004cbc:	9303      	str	r3, [sp, #12]
 8004cbe:	f000 8261 	beq.w	8005184 <d_exprlist+0x4d8>
 8004cc2:	460f      	mov	r7, r1
 8004cc4:	ae03      	add	r6, sp, #12
 8004cc6:	e022      	b.n	8004d0e <d_exprlist+0x62>
 8004cc8:	2b66      	cmp	r3, #102	; 0x66
 8004cca:	d04b      	beq.n	8004d64 <d_exprlist+0xb8>
 8004ccc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004cd0:	2909      	cmp	r1, #9
 8004cd2:	f201 844e 	bhi.w	8006572 <d_exprlist+0x18c6>
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	f002 fad0 	bl	800727c <d_unqualified_name>
 8004cdc:	4680      	mov	r8, r0
 8004cde:	2800      	cmp	r0, #0
 8004ce0:	d064      	beq.n	8004dac <d_exprlist+0x100>
 8004ce2:	68e3      	ldr	r3, [r4, #12]
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	2b49      	cmp	r3, #73	; 0x49
 8004ce8:	f000 808b 	beq.w	8004e02 <d_exprlist+0x156>
 8004cec:	4602      	mov	r2, r0
 8004cee:	6365      	str	r5, [r4, #52]	; 0x34
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	212e      	movs	r1, #46	; 0x2e
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	f7fb fa6b 	bl	80001d0 <d_make_comp>
 8004cfa:	6030      	str	r0, [r6, #0]
 8004cfc:	2800      	cmp	r0, #0
 8004cfe:	d056      	beq.n	8004dae <d_exprlist+0x102>
 8004d00:	68e2      	ldr	r2, [r4, #12]
 8004d02:	7813      	ldrb	r3, [r2, #0]
 8004d04:	42bb      	cmp	r3, r7
 8004d06:	f100 0608 	add.w	r6, r0, #8
 8004d0a:	f000 8179 	beq.w	8005000 <d_exprlist+0x354>
 8004d0e:	f04f 0801 	mov.w	r8, #1
 8004d12:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8004d14:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
 8004d18:	7813      	ldrb	r3, [r2, #0]
 8004d1a:	2b4c      	cmp	r3, #76	; 0x4c
 8004d1c:	d04b      	beq.n	8004db6 <d_exprlist+0x10a>
 8004d1e:	2b54      	cmp	r3, #84	; 0x54
 8004d20:	d051      	beq.n	8004dc6 <d_exprlist+0x11a>
 8004d22:	2b73      	cmp	r3, #115	; 0x73
 8004d24:	d1d0      	bne.n	8004cc8 <d_exprlist+0x1c>
 8004d26:	7853      	ldrb	r3, [r2, #1]
 8004d28:	2b72      	cmp	r3, #114	; 0x72
 8004d2a:	f000 8152 	beq.w	8004fd2 <d_exprlist+0x326>
 8004d2e:	2b70      	cmp	r3, #112	; 0x70
 8004d30:	f000 816c 	beq.w	800500c <d_exprlist+0x360>
 8004d34:	4620      	mov	r0, r4
 8004d36:	f002 f9e1 	bl	80070fc <d_operator_name>
 8004d3a:	4680      	mov	r8, r0
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	d035      	beq.n	8004dac <d_exprlist+0x100>
 8004d40:	f890 a000 	ldrb.w	sl, [r0]
 8004d44:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8004d48:	d042      	beq.n	8004dd0 <d_exprlist+0x124>
 8004d4a:	f1ba 0f32 	cmp.w	sl, #50	; 0x32
 8004d4e:	d129      	bne.n	8004da4 <d_exprlist+0xf8>
 8004d50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004d54:	2b03      	cmp	r3, #3
 8004d56:	d829      	bhi.n	8004dac <d_exprlist+0x100>
 8004d58:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004d5c:	01080062 	.word	0x01080062
 8004d60:	006a00ac 	.word	0x006a00ac
 8004d64:	7853      	ldrb	r3, [r2, #1]
 8004d66:	2b70      	cmp	r3, #112	; 0x70
 8004d68:	d1e4      	bne.n	8004d34 <d_exprlist+0x88>
 8004d6a:	1c93      	adds	r3, r2, #2
 8004d6c:	60e3      	str	r3, [r4, #12]
 8004d6e:	7893      	ldrb	r3, [r2, #2]
 8004d70:	2b54      	cmp	r3, #84	; 0x54
 8004d72:	d051      	beq.n	8004e18 <d_exprlist+0x16c>
 8004d74:	4620      	mov	r0, r4
 8004d76:	f7fb fbb7 	bl	80004e8 <d_compact_number>
 8004d7a:	3001      	adds	r0, #1
 8004d7c:	d016      	beq.n	8004dac <d_exprlist+0x100>
 8004d7e:	6963      	ldr	r3, [r4, #20]
 8004d80:	69a2      	ldr	r2, [r4, #24]
 8004d82:	4293      	cmp	r3, r2
 8004d84:	da12      	bge.n	8004dac <d_exprlist+0x100>
 8004d86:	6922      	ldr	r2, [r4, #16]
 8004d88:	1c59      	adds	r1, r3, #1
 8004d8a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004d8e:	6161      	str	r1, [r4, #20]
 8004d90:	eb12 0183 	adds.w	r1, r2, r3, lsl #2
 8004d94:	d00a      	beq.n	8004dac <d_exprlist+0x100>
 8004d96:	f04f 0e06 	mov.w	lr, #6
 8004d9a:	f802 e023 	strb.w	lr, [r2, r3, lsl #2]
 8004d9e:	460a      	mov	r2, r1
 8004da0:	6048      	str	r0, [r1, #4]
 8004da2:	e7a4      	b.n	8004cee <d_exprlist+0x42>
 8004da4:	f1ba 0f33 	cmp.w	sl, #51	; 0x33
 8004da8:	f000 8158 	beq.w	800505c <d_exprlist+0x3b0>
 8004dac:	6365      	str	r5, [r4, #52]	; 0x34
 8004dae:	2000      	movs	r0, #0
 8004db0:	b005      	add	sp, #20
 8004db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004db6:	4620      	mov	r0, r4
 8004db8:	f003 f8cc 	bl	8007f54 <d_expr_primary>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	6365      	str	r5, [r4, #52]	; 0x34
 8004dc0:	2a00      	cmp	r2, #0
 8004dc2:	d195      	bne.n	8004cf0 <d_exprlist+0x44>
 8004dc4:	e7f3      	b.n	8004dae <d_exprlist+0x102>
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	f7fb fba6 	bl	8000518 <d_template_param>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	e7f6      	b.n	8004dbe <d_exprlist+0x112>
 8004dd0:	f8d0 b004 	ldr.w	fp, [r0, #4]
 8004dd4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004dd6:	f8db 3008 	ldr.w	r3, [fp, #8]
 8004dda:	f8db 9000 	ldr.w	r9, [fp]
 8004dde:	49b0      	ldr	r1, [pc, #704]	; (80050a0 <d_exprlist+0x3f4>)
 8004de0:	3b02      	subs	r3, #2
 8004de2:	441a      	add	r2, r3
 8004de4:	6322      	str	r2, [r4, #48]	; 0x30
 8004de6:	4648      	mov	r0, r9
 8004de8:	f003 fb7a 	bl	80084e0 <strcmp>
 8004dec:	2800      	cmp	r0, #0
 8004dee:	f000 8152 	beq.w	8005096 <d_exprlist+0x3ea>
 8004df2:	f8db 300c 	ldr.w	r3, [fp, #12]
 8004df6:	2b03      	cmp	r3, #3
 8004df8:	d8d8      	bhi.n	8004dac <d_exprlist+0x100>
 8004dfa:	e8df f003 	tbb	[pc, r3]
 8004dfe:	ad11      	.short	0xad11
 8004e00:	1b5d      	.short	0x1b5d
 8004e02:	4620      	mov	r0, r4
 8004e04:	f7ff f8e0 	bl	8003fc8 <d_template_args>
 8004e08:	4642      	mov	r2, r8
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2104      	movs	r1, #4
 8004e0e:	4620      	mov	r0, r4
 8004e10:	f7fb f9de 	bl	80001d0 <d_make_comp>
 8004e14:	4602      	mov	r2, r0
 8004e16:	e7d2      	b.n	8004dbe <d_exprlist+0x112>
 8004e18:	3203      	adds	r2, #3
 8004e1a:	60e2      	str	r2, [r4, #12]
 8004e1c:	2000      	movs	r0, #0
 8004e1e:	e7ae      	b.n	8004d7e <d_exprlist+0xd2>
 8004e20:	4642      	mov	r2, r8
 8004e22:	2300      	movs	r3, #0
 8004e24:	2134      	movs	r1, #52	; 0x34
 8004e26:	4620      	mov	r0, r4
 8004e28:	f7fb f9d2 	bl	80001d0 <d_make_comp>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	e7c6      	b.n	8004dbe <d_exprlist+0x112>
 8004e30:	f04f 0900 	mov.w	r9, #0
 8004e34:	499b      	ldr	r1, [pc, #620]	; (80050a4 <d_exprlist+0x3f8>)
 8004e36:	4648      	mov	r0, r9
 8004e38:	f003 fb52 	bl	80084e0 <strcmp>
 8004e3c:	4683      	mov	fp, r0
 8004e3e:	2800      	cmp	r0, #0
 8004e40:	f000 8138 	beq.w	80050b4 <d_exprlist+0x408>
 8004e44:	f899 3000 	ldrb.w	r3, [r9]
 8004e48:	2b6e      	cmp	r3, #110	; 0x6e
 8004e4a:	d1af      	bne.n	8004dac <d_exprlist+0x100>
 8004e4c:	f899 3001 	ldrb.w	r3, [r9, #1]
 8004e50:	2b77      	cmp	r3, #119	; 0x77
 8004e52:	d001      	beq.n	8004e58 <d_exprlist+0x1ac>
 8004e54:	2b61      	cmp	r3, #97	; 0x61
 8004e56:	d1a9      	bne.n	8004dac <d_exprlist+0x100>
 8004e58:	215f      	movs	r1, #95	; 0x5f
 8004e5a:	4620      	mov	r0, r4
 8004e5c:	f7ff ff26 	bl	8004cac <d_exprlist>
 8004e60:	4682      	mov	sl, r0
 8004e62:	4620      	mov	r0, r4
 8004e64:	f001 fd8c 	bl	8006980 <d_type>
 8004e68:	68e3      	ldr	r3, [r4, #12]
 8004e6a:	781a      	ldrb	r2, [r3, #0]
 8004e6c:	2a45      	cmp	r2, #69	; 0x45
 8004e6e:	4681      	mov	r9, r0
 8004e70:	f000 81cf 	beq.w	8005212 <d_exprlist+0x566>
 8004e74:	2a70      	cmp	r2, #112	; 0x70
 8004e76:	f000 84c9 	beq.w	800580c <d_exprlist+0xb60>
 8004e7a:	2a69      	cmp	r2, #105	; 0x69
 8004e7c:	d196      	bne.n	8004dac <d_exprlist+0x100>
 8004e7e:	785b      	ldrb	r3, [r3, #1]
 8004e80:	2b6c      	cmp	r3, #108	; 0x6c
 8004e82:	d193      	bne.n	8004dac <d_exprlist+0x100>
 8004e84:	4620      	mov	r0, r4
 8004e86:	f001 fba9 	bl	80065dc <d_expression_1>
 8004e8a:	4683      	mov	fp, r0
 8004e8c:	465b      	mov	r3, fp
 8004e8e:	464a      	mov	r2, r9
 8004e90:	213a      	movs	r1, #58	; 0x3a
 8004e92:	4620      	mov	r0, r4
 8004e94:	f7fb f99c 	bl	80001d0 <d_make_comp>
 8004e98:	4652      	mov	r2, sl
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2139      	movs	r1, #57	; 0x39
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	f7fb f996 	bl	80001d0 <d_make_comp>
 8004ea4:	4642      	mov	r2, r8
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2138      	movs	r1, #56	; 0x38
 8004eaa:	4620      	mov	r0, r4
 8004eac:	f7fb f990 	bl	80001d0 <d_make_comp>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	e784      	b.n	8004dbe <d_exprlist+0x112>
 8004eb4:	f04f 0900 	mov.w	r9, #0
 8004eb8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	785a      	ldrb	r2, [r3, #1]
 8004ec0:	2a63      	cmp	r2, #99	; 0x63
 8004ec2:	f000 8146 	beq.w	8005152 <d_exprlist+0x4a6>
 8004ec6:	68e1      	ldr	r1, [r4, #12]
 8004ec8:	780b      	ldrb	r3, [r1, #0]
 8004eca:	2b4c      	cmp	r3, #76	; 0x4c
 8004ecc:	f000 8619 	beq.w	8005b02 <d_exprlist+0xe56>
 8004ed0:	2b54      	cmp	r3, #84	; 0x54
 8004ed2:	f000 81fd 	beq.w	80052d0 <d_exprlist+0x624>
 8004ed6:	2b73      	cmp	r3, #115	; 0x73
 8004ed8:	f000 8437 	beq.w	800574a <d_exprlist+0xa9e>
 8004edc:	2b66      	cmp	r3, #102	; 0x66
 8004ede:	f000 8475 	beq.w	80057cc <d_exprlist+0xb20>
 8004ee2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004ee6:	2a09      	cmp	r2, #9
 8004ee8:	f200 81bf 	bhi.w	800526a <d_exprlist+0x5be>
 8004eec:	4620      	mov	r0, r4
 8004eee:	f002 f9c5 	bl	800727c <d_unqualified_name>
 8004ef2:	4682      	mov	sl, r0
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	f000 84a8 	beq.w	800584a <d_exprlist+0xb9e>
 8004efa:	68e3      	ldr	r3, [r4, #12]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	2b49      	cmp	r3, #73	; 0x49
 8004f00:	f000 8708 	beq.w	8005d14 <d_exprlist+0x1068>
 8004f04:	4968      	ldr	r1, [pc, #416]	; (80050a8 <d_exprlist+0x3fc>)
 8004f06:	4648      	mov	r0, r9
 8004f08:	f003 faea 	bl	80084e0 <strcmp>
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	f000 811a 	beq.w	8005146 <d_exprlist+0x49a>
 8004f12:	4966      	ldr	r1, [pc, #408]	; (80050ac <d_exprlist+0x400>)
 8004f14:	4648      	mov	r0, r9
 8004f16:	f003 fae3 	bl	80084e0 <strcmp>
 8004f1a:	b130      	cbz	r0, 8004f2a <d_exprlist+0x27e>
 8004f1c:	4648      	mov	r0, r9
 8004f1e:	4964      	ldr	r1, [pc, #400]	; (80050b0 <d_exprlist+0x404>)
 8004f20:	f003 fade 	bl	80084e0 <strcmp>
 8004f24:	2800      	cmp	r0, #0
 8004f26:	f040 816f 	bne.w	8005208 <d_exprlist+0x55c>
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	f002 f9a6 	bl	800727c <d_unqualified_name>
 8004f30:	68e3      	ldr	r3, [r4, #12]
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	2b49      	cmp	r3, #73	; 0x49
 8004f36:	4681      	mov	r9, r0
 8004f38:	f000 843c 	beq.w	80057b4 <d_exprlist+0xb08>
 8004f3c:	464b      	mov	r3, r9
 8004f3e:	4652      	mov	r2, sl
 8004f40:	2137      	movs	r1, #55	; 0x37
 8004f42:	4620      	mov	r0, r4
 8004f44:	f7fb f944 	bl	80001d0 <d_make_comp>
 8004f48:	4642      	mov	r2, r8
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2136      	movs	r1, #54	; 0x36
 8004f4e:	4620      	mov	r0, r4
 8004f50:	f7fb f93e 	bl	80001d0 <d_make_comp>
 8004f54:	4602      	mov	r2, r0
 8004f56:	e732      	b.n	8004dbe <d_exprlist+0x112>
 8004f58:	f1b9 0f00 	cmp.w	r9, #0
 8004f5c:	d006      	beq.n	8004f6c <d_exprlist+0x2c0>
 8004f5e:	f899 3000 	ldrb.w	r3, [r9]
 8004f62:	2b70      	cmp	r3, #112	; 0x70
 8004f64:	f000 8081 	beq.w	800506a <d_exprlist+0x3be>
 8004f68:	2b6d      	cmp	r3, #109	; 0x6d
 8004f6a:	d07e      	beq.n	800506a <d_exprlist+0x3be>
 8004f6c:	f1ba 0f33 	cmp.w	sl, #51	; 0x33
 8004f70:	68e1      	ldr	r1, [r4, #12]
 8004f72:	d074      	beq.n	800505e <d_exprlist+0x3b2>
 8004f74:	780b      	ldrb	r3, [r1, #0]
 8004f76:	f04f 0a00 	mov.w	sl, #0
 8004f7a:	2b4c      	cmp	r3, #76	; 0x4c
 8004f7c:	f000 8453 	beq.w	8005826 <d_exprlist+0xb7a>
 8004f80:	2b54      	cmp	r3, #84	; 0x54
 8004f82:	f000 8466 	beq.w	8005852 <d_exprlist+0xba6>
 8004f86:	2b73      	cmp	r3, #115	; 0x73
 8004f88:	f000 8105 	beq.w	8005196 <d_exprlist+0x4ea>
 8004f8c:	2b66      	cmp	r3, #102	; 0x66
 8004f8e:	f000 811c 	beq.w	80051ca <d_exprlist+0x51e>
 8004f92:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004f96:	2a09      	cmp	r2, #9
 8004f98:	f201 82ac 	bhi.w	80064f4 <d_exprlist+0x1848>
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	f002 f96d 	bl	800727c <d_unqualified_name>
 8004fa2:	4681      	mov	r9, r0
 8004fa4:	b120      	cbz	r0, 8004fb0 <d_exprlist+0x304>
 8004fa6:	68e3      	ldr	r3, [r4, #12]
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	2b49      	cmp	r3, #73	; 0x49
 8004fac:	f000 8185 	beq.w	80052ba <d_exprlist+0x60e>
 8004fb0:	f1ba 0f00 	cmp.w	sl, #0
 8004fb4:	d06d      	beq.n	8005092 <d_exprlist+0x3e6>
 8004fb6:	464b      	mov	r3, r9
 8004fb8:	464a      	mov	r2, r9
 8004fba:	2137      	movs	r1, #55	; 0x37
 8004fbc:	4620      	mov	r0, r4
 8004fbe:	f7fb f907 	bl	80001d0 <d_make_comp>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	4642      	mov	r2, r8
 8004fc6:	2135      	movs	r1, #53	; 0x35
 8004fc8:	4620      	mov	r0, r4
 8004fca:	f7fb f901 	bl	80001d0 <d_make_comp>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	e6f5      	b.n	8004dbe <d_exprlist+0x112>
 8004fd2:	3202      	adds	r2, #2
 8004fd4:	60e2      	str	r2, [r4, #12]
 8004fd6:	4620      	mov	r0, r4
 8004fd8:	f001 fcd2 	bl	8006980 <d_type>
 8004fdc:	4681      	mov	r9, r0
 8004fde:	4620      	mov	r0, r4
 8004fe0:	f002 f94c 	bl	800727c <d_unqualified_name>
 8004fe4:	68e3      	ldr	r3, [r4, #12]
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	2b49      	cmp	r3, #73	; 0x49
 8004fea:	4682      	mov	sl, r0
 8004fec:	f000 80bf 	beq.w	800516e <d_exprlist+0x4c2>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	464a      	mov	r2, r9
 8004ff4:	4641      	mov	r1, r8
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	f7fb f8ea 	bl	80001d0 <d_make_comp>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	e6de      	b.n	8004dbe <d_exprlist+0x112>
 8005000:	9803      	ldr	r0, [sp, #12]
 8005002:	3201      	adds	r2, #1
 8005004:	60e2      	str	r2, [r4, #12]
 8005006:	b005      	add	sp, #20
 8005008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800500c:	1c91      	adds	r1, r2, #2
 800500e:	60e1      	str	r1, [r4, #12]
 8005010:	7893      	ldrb	r3, [r2, #2]
 8005012:	2b4c      	cmp	r3, #76	; 0x4c
 8005014:	f000 814c 	beq.w	80052b0 <d_exprlist+0x604>
 8005018:	2b54      	cmp	r3, #84	; 0x54
 800501a:	f000 8578 	beq.w	8005b0e <d_exprlist+0xe62>
 800501e:	2b73      	cmp	r3, #115	; 0x73
 8005020:	f000 82e7 	beq.w	80055f2 <d_exprlist+0x946>
 8005024:	2b66      	cmp	r3, #102	; 0x66
 8005026:	f000 83a5 	beq.w	8005774 <d_exprlist+0xac8>
 800502a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800502e:	2809      	cmp	r0, #9
 8005030:	f201 8206 	bhi.w	8006440 <d_exprlist+0x1794>
 8005034:	4620      	mov	r0, r4
 8005036:	f002 f921 	bl	800727c <d_unqualified_name>
 800503a:	4680      	mov	r8, r0
 800503c:	2800      	cmp	r0, #0
 800503e:	f000 83fd 	beq.w	800583c <d_exprlist+0xb90>
 8005042:	68e3      	ldr	r3, [r4, #12]
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	2b49      	cmp	r3, #73	; 0x49
 8005048:	f000 8633 	beq.w	8005cb2 <d_exprlist+0x1006>
 800504c:	4602      	mov	r2, r0
 800504e:	2300      	movs	r3, #0
 8005050:	2149      	movs	r1, #73	; 0x49
 8005052:	4620      	mov	r0, r4
 8005054:	f7fb f8bc 	bl	80001d0 <d_make_comp>
 8005058:	4602      	mov	r2, r0
 800505a:	e6b0      	b.n	8004dbe <d_exprlist+0x112>
 800505c:	68e1      	ldr	r1, [r4, #12]
 800505e:	780b      	ldrb	r3, [r1, #0]
 8005060:	2b5f      	cmp	r3, #95	; 0x5f
 8005062:	d00f      	beq.n	8005084 <d_exprlist+0x3d8>
 8005064:	f04f 0a00 	mov.w	sl, #0
 8005068:	e787      	b.n	8004f7a <d_exprlist+0x2ce>
 800506a:	f899 2001 	ldrb.w	r2, [r9, #1]
 800506e:	429a      	cmp	r2, r3
 8005070:	f47f af7c 	bne.w	8004f6c <d_exprlist+0x2c0>
 8005074:	68e1      	ldr	r1, [r4, #12]
 8005076:	780b      	ldrb	r3, [r1, #0]
 8005078:	2b5f      	cmp	r3, #95	; 0x5f
 800507a:	f000 85b2 	beq.w	8005be2 <d_exprlist+0xf36>
 800507e:	f04f 0a01 	mov.w	sl, #1
 8005082:	e77a      	b.n	8004f7a <d_exprlist+0x2ce>
 8005084:	3101      	adds	r1, #1
 8005086:	60e1      	str	r1, [r4, #12]
 8005088:	4620      	mov	r0, r4
 800508a:	2145      	movs	r1, #69	; 0x45
 800508c:	f7ff fe0e 	bl	8004cac <d_exprlist>
 8005090:	4681      	mov	r9, r0
 8005092:	464b      	mov	r3, r9
 8005094:	e796      	b.n	8004fc4 <d_exprlist+0x318>
 8005096:	4620      	mov	r0, r4
 8005098:	f001 fc72 	bl	8006980 <d_type>
 800509c:	4603      	mov	r3, r0
 800509e:	e791      	b.n	8004fc4 <d_exprlist+0x318>
 80050a0:	080132e0 	.word	0x080132e0
 80050a4:	08012fd8 	.word	0x08012fd8
 80050a8:	08012fd0 	.word	0x08012fd0
 80050ac:	080130ec 	.word	0x080130ec
 80050b0:	080130f0 	.word	0x080130f0
 80050b4:	4620      	mov	r0, r4
 80050b6:	f001 fa91 	bl	80065dc <d_expression_1>
 80050ba:	4682      	mov	sl, r0
 80050bc:	68e0      	ldr	r0, [r4, #12]
 80050be:	7803      	ldrb	r3, [r0, #0]
 80050c0:	2b4c      	cmp	r3, #76	; 0x4c
 80050c2:	f000 8611 	beq.w	8005ce8 <d_exprlist+0x103c>
 80050c6:	2b54      	cmp	r3, #84	; 0x54
 80050c8:	f000 8630 	beq.w	8005d2c <d_exprlist+0x1080>
 80050cc:	2b73      	cmp	r3, #115	; 0x73
 80050ce:	f000 84a1 	beq.w	8005a14 <d_exprlist+0xd68>
 80050d2:	2b66      	cmp	r3, #102	; 0x66
 80050d4:	f000 80ac 	beq.w	8005230 <d_exprlist+0x584>
 80050d8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80050dc:	2909      	cmp	r1, #9
 80050de:	f201 8194 	bhi.w	800640a <d_exprlist+0x175e>
 80050e2:	4620      	mov	r0, r4
 80050e4:	f002 f8ca 	bl	800727c <d_unqualified_name>
 80050e8:	68e2      	ldr	r2, [r4, #12]
 80050ea:	4681      	mov	r9, r0
 80050ec:	7813      	ldrb	r3, [r2, #0]
 80050ee:	b110      	cbz	r0, 80050f6 <d_exprlist+0x44a>
 80050f0:	2b49      	cmp	r3, #73	; 0x49
 80050f2:	f000 86ef 	beq.w	8005ed4 <d_exprlist+0x1228>
 80050f6:	2b4c      	cmp	r3, #76	; 0x4c
 80050f8:	f000 85e7 	beq.w	8005cca <d_exprlist+0x101e>
 80050fc:	2b54      	cmp	r3, #84	; 0x54
 80050fe:	f000 8603 	beq.w	8005d08 <d_exprlist+0x105c>
 8005102:	2b73      	cmp	r3, #115	; 0x73
 8005104:	f000 83cc 	beq.w	80058a0 <d_exprlist+0xbf4>
 8005108:	2b66      	cmp	r3, #102	; 0x66
 800510a:	f000 8493 	beq.w	8005a34 <d_exprlist+0xd88>
 800510e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005112:	2909      	cmp	r1, #9
 8005114:	f201 8129 	bhi.w	800636a <d_exprlist+0x16be>
 8005118:	4620      	mov	r0, r4
 800511a:	f002 f8af 	bl	800727c <d_unqualified_name>
 800511e:	4683      	mov	fp, r0
 8005120:	2800      	cmp	r0, #0
 8005122:	f43f aeb3 	beq.w	8004e8c <d_exprlist+0x1e0>
 8005126:	68e3      	ldr	r3, [r4, #12]
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	2b49      	cmp	r3, #73	; 0x49
 800512c:	f47f aeae 	bne.w	8004e8c <d_exprlist+0x1e0>
 8005130:	4620      	mov	r0, r4
 8005132:	f7fe ff49 	bl	8003fc8 <d_template_args>
 8005136:	465a      	mov	r2, fp
 8005138:	4603      	mov	r3, r0
 800513a:	2104      	movs	r1, #4
 800513c:	4620      	mov	r0, r4
 800513e:	f7fb f847 	bl	80001d0 <d_make_comp>
 8005142:	4683      	mov	fp, r0
 8005144:	e6a2      	b.n	8004e8c <d_exprlist+0x1e0>
 8005146:	2145      	movs	r1, #69	; 0x45
 8005148:	4620      	mov	r0, r4
 800514a:	f7ff fdaf 	bl	8004cac <d_exprlist>
 800514e:	4681      	mov	r9, r0
 8005150:	e6f4      	b.n	8004f3c <d_exprlist+0x290>
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8005158:	2a01      	cmp	r2, #1
 800515a:	d903      	bls.n	8005164 <d_exprlist+0x4b8>
 800515c:	3b72      	subs	r3, #114	; 0x72
 800515e:	2b01      	cmp	r3, #1
 8005160:	f63f aeb1 	bhi.w	8004ec6 <d_exprlist+0x21a>
 8005164:	4620      	mov	r0, r4
 8005166:	f001 fc0b 	bl	8006980 <d_type>
 800516a:	4682      	mov	sl, r0
 800516c:	e6ca      	b.n	8004f04 <d_exprlist+0x258>
 800516e:	4620      	mov	r0, r4
 8005170:	f7fe ff2a 	bl	8003fc8 <d_template_args>
 8005174:	4652      	mov	r2, sl
 8005176:	4603      	mov	r3, r0
 8005178:	2104      	movs	r1, #4
 800517a:	4620      	mov	r0, r4
 800517c:	f7fb f828 	bl	80001d0 <d_make_comp>
 8005180:	4603      	mov	r3, r0
 8005182:	e736      	b.n	8004ff2 <d_exprlist+0x346>
 8005184:	3201      	adds	r2, #1
 8005186:	60c2      	str	r2, [r0, #12]
 8005188:	212e      	movs	r1, #46	; 0x2e
 800518a:	461a      	mov	r2, r3
 800518c:	b005      	add	sp, #20
 800518e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005192:	f7fb b81d 	b.w	80001d0 <d_make_comp>
 8005196:	784b      	ldrb	r3, [r1, #1]
 8005198:	2b72      	cmp	r3, #114	; 0x72
 800519a:	f000 8540 	beq.w	8005c1e <d_exprlist+0xf72>
 800519e:	2b70      	cmp	r3, #112	; 0x70
 80051a0:	f000 860e 	beq.w	8005dc0 <d_exprlist+0x1114>
 80051a4:	4620      	mov	r0, r4
 80051a6:	f001 ffa9 	bl	80070fc <d_operator_name>
 80051aa:	4681      	mov	r9, r0
 80051ac:	2800      	cmp	r0, #0
 80051ae:	f43f aeff 	beq.w	8004fb0 <d_exprlist+0x304>
 80051b2:	7803      	ldrb	r3, [r0, #0]
 80051b4:	2b31      	cmp	r3, #49	; 0x31
 80051b6:	f000 8352 	beq.w	800585e <d_exprlist+0xbb2>
 80051ba:	2b32      	cmp	r3, #50	; 0x32
 80051bc:	d02e      	beq.n	800521c <d_exprlist+0x570>
 80051be:	2b33      	cmp	r3, #51	; 0x33
 80051c0:	f000 8646 	beq.w	8005e50 <d_exprlist+0x11a4>
 80051c4:	f04f 0900 	mov.w	r9, #0
 80051c8:	e6f2      	b.n	8004fb0 <d_exprlist+0x304>
 80051ca:	784b      	ldrb	r3, [r1, #1]
 80051cc:	2b70      	cmp	r3, #112	; 0x70
 80051ce:	d1e9      	bne.n	80051a4 <d_exprlist+0x4f8>
 80051d0:	1c8b      	adds	r3, r1, #2
 80051d2:	60e3      	str	r3, [r4, #12]
 80051d4:	788b      	ldrb	r3, [r1, #2]
 80051d6:	2b54      	cmp	r3, #84	; 0x54
 80051d8:	f040 857d 	bne.w	8005cd6 <d_exprlist+0x102a>
 80051dc:	3103      	adds	r1, #3
 80051de:	60e1      	str	r1, [r4, #12]
 80051e0:	2000      	movs	r0, #0
 80051e2:	6963      	ldr	r3, [r4, #20]
 80051e4:	69a2      	ldr	r2, [r4, #24]
 80051e6:	4293      	cmp	r3, r2
 80051e8:	daec      	bge.n	80051c4 <d_exprlist+0x518>
 80051ea:	6922      	ldr	r2, [r4, #16]
 80051ec:	1c59      	adds	r1, r3, #1
 80051ee:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80051f2:	eb12 0983 	adds.w	r9, r2, r3, lsl #2
 80051f6:	6161      	str	r1, [r4, #20]
 80051f8:	f43f aeda 	beq.w	8004fb0 <d_exprlist+0x304>
 80051fc:	2106      	movs	r1, #6
 80051fe:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 8005202:	f8c9 0004 	str.w	r0, [r9, #4]
 8005206:	e6d3      	b.n	8004fb0 <d_exprlist+0x304>
 8005208:	4620      	mov	r0, r4
 800520a:	f001 f9e7 	bl	80065dc <d_expression_1>
 800520e:	4681      	mov	r9, r0
 8005210:	e694      	b.n	8004f3c <d_exprlist+0x290>
 8005212:	3301      	adds	r3, #1
 8005214:	60e3      	str	r3, [r4, #12]
 8005216:	f04f 0b00 	mov.w	fp, #0
 800521a:	e637      	b.n	8004e8c <d_exprlist+0x1e0>
 800521c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005220:	2b03      	cmp	r3, #3
 8005222:	d8cf      	bhi.n	80051c4 <d_exprlist+0x518>
 8005224:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005228:	04c60059 	.word	0x04c60059
 800522c:	006100a5 	.word	0x006100a5
 8005230:	7843      	ldrb	r3, [r0, #1]
 8005232:	2b70      	cmp	r3, #112	; 0x70
 8005234:	f000 85d2 	beq.w	8005ddc <d_exprlist+0x1130>
 8005238:	4620      	mov	r0, r4
 800523a:	f001 ff5f 	bl	80070fc <d_operator_name>
 800523e:	4681      	mov	r9, r0
 8005240:	2800      	cmp	r0, #0
 8005242:	f000 8157 	beq.w	80054f4 <d_exprlist+0x848>
 8005246:	7803      	ldrb	r3, [r0, #0]
 8005248:	2b31      	cmp	r3, #49	; 0x31
 800524a:	f000 8599 	beq.w	8005d80 <d_exprlist+0x10d4>
 800524e:	2b32      	cmp	r3, #50	; 0x32
 8005250:	f040 84cb 	bne.w	8005bea <d_exprlist+0xf3e>
 8005254:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005258:	2b03      	cmp	r3, #3
 800525a:	f200 8483 	bhi.w	8005b64 <d_exprlist+0xeb8>
 800525e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005262:	0142      	.short	0x0142
 8005264:	018c04cb 	.word	0x018c04cb
 8005268:	014c      	.short	0x014c
 800526a:	2b6f      	cmp	r3, #111	; 0x6f
 800526c:	f000 8441 	beq.w	8005af2 <d_exprlist+0xe46>
 8005270:	2b69      	cmp	r3, #105	; 0x69
 8005272:	f041 8171 	bne.w	8006558 <d_exprlist+0x18ac>
 8005276:	784b      	ldrb	r3, [r1, #1]
 8005278:	2b6c      	cmp	r3, #108	; 0x6c
 800527a:	f001 80b5 	beq.w	80063e8 <d_exprlist+0x173c>
 800527e:	4620      	mov	r0, r4
 8005280:	f001 ff3c 	bl	80070fc <d_operator_name>
 8005284:	4682      	mov	sl, r0
 8005286:	2800      	cmp	r0, #0
 8005288:	f000 82df 	beq.w	800584a <d_exprlist+0xb9e>
 800528c:	7803      	ldrb	r3, [r0, #0]
 800528e:	2b31      	cmp	r3, #49	; 0x31
 8005290:	f000 846e 	beq.w	8005b70 <d_exprlist+0xec4>
 8005294:	2b32      	cmp	r3, #50	; 0x32
 8005296:	f040 840d 	bne.w	8005ab4 <d_exprlist+0xe08>
 800529a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800529e:	2b03      	cmp	r3, #3
 80052a0:	f200 82d3 	bhi.w	800584a <d_exprlist+0xb9e>
 80052a4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80052a8:	040e009c 	.word	0x040e009c
 80052ac:	00a400e8 	.word	0x00a400e8
 80052b0:	4620      	mov	r0, r4
 80052b2:	f002 fe4f 	bl	8007f54 <d_expr_primary>
 80052b6:	4602      	mov	r2, r0
 80052b8:	e6c9      	b.n	800504e <d_exprlist+0x3a2>
 80052ba:	4620      	mov	r0, r4
 80052bc:	f7fe fe84 	bl	8003fc8 <d_template_args>
 80052c0:	464a      	mov	r2, r9
 80052c2:	4603      	mov	r3, r0
 80052c4:	2104      	movs	r1, #4
 80052c6:	4620      	mov	r0, r4
 80052c8:	f7fa ff82 	bl	80001d0 <d_make_comp>
 80052cc:	4681      	mov	r9, r0
 80052ce:	e66f      	b.n	8004fb0 <d_exprlist+0x304>
 80052d0:	4620      	mov	r0, r4
 80052d2:	f7fb f921 	bl	8000518 <d_template_param>
 80052d6:	4682      	mov	sl, r0
 80052d8:	e614      	b.n	8004f04 <d_exprlist+0x258>
 80052da:	464a      	mov	r2, r9
 80052dc:	2300      	movs	r3, #0
 80052de:	2134      	movs	r1, #52	; 0x34
 80052e0:	4620      	mov	r0, r4
 80052e2:	f7fa ff75 	bl	80001d0 <d_make_comp>
 80052e6:	4681      	mov	r9, r0
 80052e8:	e662      	b.n	8004fb0 <d_exprlist+0x304>
 80052ea:	f04f 0b00 	mov.w	fp, #0
 80052ee:	49d1      	ldr	r1, [pc, #836]	; (8005634 <d_exprlist+0x988>)
 80052f0:	4658      	mov	r0, fp
 80052f2:	f003 f8f5 	bl	80084e0 <strcmp>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	f000 861b 	beq.w	8005f32 <d_exprlist+0x1286>
 80052fc:	f89b 3000 	ldrb.w	r3, [fp]
 8005300:	2b6e      	cmp	r3, #110	; 0x6e
 8005302:	f47f af5f 	bne.w	80051c4 <d_exprlist+0x518>
 8005306:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800530a:	2b77      	cmp	r3, #119	; 0x77
 800530c:	d002      	beq.n	8005314 <d_exprlist+0x668>
 800530e:	2b61      	cmp	r3, #97	; 0x61
 8005310:	f47f af58 	bne.w	80051c4 <d_exprlist+0x518>
 8005314:	215f      	movs	r1, #95	; 0x5f
 8005316:	4620      	mov	r0, r4
 8005318:	f7ff fcc8 	bl	8004cac <d_exprlist>
 800531c:	9000      	str	r0, [sp, #0]
 800531e:	4620      	mov	r0, r4
 8005320:	f001 fb2e 	bl	8006980 <d_type>
 8005324:	68e3      	ldr	r3, [r4, #12]
 8005326:	781a      	ldrb	r2, [r3, #0]
 8005328:	2a45      	cmp	r2, #69	; 0x45
 800532a:	4683      	mov	fp, r0
 800532c:	f000 8740 	beq.w	80061b0 <d_exprlist+0x1504>
 8005330:	2a70      	cmp	r2, #112	; 0x70
 8005332:	f000 8794 	beq.w	800625e <d_exprlist+0x15b2>
 8005336:	2a69      	cmp	r2, #105	; 0x69
 8005338:	f47f af44 	bne.w	80051c4 <d_exprlist+0x518>
 800533c:	785b      	ldrb	r3, [r3, #1]
 800533e:	2b6c      	cmp	r3, #108	; 0x6c
 8005340:	f47f af40 	bne.w	80051c4 <d_exprlist+0x518>
 8005344:	4620      	mov	r0, r4
 8005346:	f001 f949 	bl	80065dc <d_expression_1>
 800534a:	4603      	mov	r3, r0
 800534c:	465a      	mov	r2, fp
 800534e:	213a      	movs	r1, #58	; 0x3a
 8005350:	4620      	mov	r0, r4
 8005352:	f7fa ff3d 	bl	80001d0 <d_make_comp>
 8005356:	9a00      	ldr	r2, [sp, #0]
 8005358:	4603      	mov	r3, r0
 800535a:	2139      	movs	r1, #57	; 0x39
 800535c:	4620      	mov	r0, r4
 800535e:	f7fa ff37 	bl	80001d0 <d_make_comp>
 8005362:	464a      	mov	r2, r9
 8005364:	4603      	mov	r3, r0
 8005366:	2138      	movs	r1, #56	; 0x38
 8005368:	4620      	mov	r0, r4
 800536a:	f7fa ff31 	bl	80001d0 <d_make_comp>
 800536e:	4681      	mov	r9, r0
 8005370:	e61e      	b.n	8004fb0 <d_exprlist+0x304>
 8005372:	f04f 0b00 	mov.w	fp, #0
 8005376:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	785a      	ldrb	r2, [r3, #1]
 800537e:	2a63      	cmp	r2, #99	; 0x63
 8005380:	f000 85c8 	beq.w	8005f14 <d_exprlist+0x1268>
 8005384:	4620      	mov	r0, r4
 8005386:	f001 f929 	bl	80065dc <d_expression_1>
 800538a:	9000      	str	r0, [sp, #0]
 800538c:	49aa      	ldr	r1, [pc, #680]	; (8005638 <d_exprlist+0x98c>)
 800538e:	4658      	mov	r0, fp
 8005390:	f003 f8a6 	bl	80084e0 <strcmp>
 8005394:	2800      	cmp	r0, #0
 8005396:	f000 862b 	beq.w	8005ff0 <d_exprlist+0x1344>
 800539a:	49a8      	ldr	r1, [pc, #672]	; (800563c <d_exprlist+0x990>)
 800539c:	4658      	mov	r0, fp
 800539e:	f003 f89f 	bl	80084e0 <strcmp>
 80053a2:	b130      	cbz	r0, 80053b2 <d_exprlist+0x706>
 80053a4:	4658      	mov	r0, fp
 80053a6:	49a6      	ldr	r1, [pc, #664]	; (8005640 <d_exprlist+0x994>)
 80053a8:	f003 f89a 	bl	80084e0 <strcmp>
 80053ac:	2800      	cmp	r0, #0
 80053ae:	f040 86d8 	bne.w	8006162 <d_exprlist+0x14b6>
 80053b2:	4620      	mov	r0, r4
 80053b4:	f001 ff62 	bl	800727c <d_unqualified_name>
 80053b8:	68e3      	ldr	r3, [r4, #12]
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	2b49      	cmp	r3, #73	; 0x49
 80053be:	4683      	mov	fp, r0
 80053c0:	f000 86d5 	beq.w	800616e <d_exprlist+0x14c2>
 80053c4:	465b      	mov	r3, fp
 80053c6:	9a00      	ldr	r2, [sp, #0]
 80053c8:	2137      	movs	r1, #55	; 0x37
 80053ca:	4620      	mov	r0, r4
 80053cc:	f7fa ff00 	bl	80001d0 <d_make_comp>
 80053d0:	464a      	mov	r2, r9
 80053d2:	4603      	mov	r3, r0
 80053d4:	2136      	movs	r1, #54	; 0x36
 80053d6:	4620      	mov	r0, r4
 80053d8:	f7fa fefa 	bl	80001d0 <d_make_comp>
 80053dc:	4681      	mov	r9, r0
 80053de:	e5e7      	b.n	8004fb0 <d_exprlist+0x304>
 80053e0:	4652      	mov	r2, sl
 80053e2:	2300      	movs	r3, #0
 80053e4:	2134      	movs	r1, #52	; 0x34
 80053e6:	4620      	mov	r0, r4
 80053e8:	f7fa fef2 	bl	80001d0 <d_make_comp>
 80053ec:	4682      	mov	sl, r0
 80053ee:	e589      	b.n	8004f04 <d_exprlist+0x258>
 80053f0:	f04f 0b00 	mov.w	fp, #0
 80053f4:	498f      	ldr	r1, [pc, #572]	; (8005634 <d_exprlist+0x988>)
 80053f6:	4658      	mov	r0, fp
 80053f8:	f003 f872 	bl	80084e0 <strcmp>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	f000 86c2 	beq.w	8006186 <d_exprlist+0x14da>
 8005402:	f89b 3000 	ldrb.w	r3, [fp]
 8005406:	2b6e      	cmp	r3, #110	; 0x6e
 8005408:	f040 821f 	bne.w	800584a <d_exprlist+0xb9e>
 800540c:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8005410:	2b77      	cmp	r3, #119	; 0x77
 8005412:	d002      	beq.n	800541a <d_exprlist+0x76e>
 8005414:	2b61      	cmp	r3, #97	; 0x61
 8005416:	f040 8218 	bne.w	800584a <d_exprlist+0xb9e>
 800541a:	215f      	movs	r1, #95	; 0x5f
 800541c:	4620      	mov	r0, r4
 800541e:	f7ff fc45 	bl	8004cac <d_exprlist>
 8005422:	9000      	str	r0, [sp, #0]
 8005424:	4620      	mov	r0, r4
 8005426:	f001 faab 	bl	8006980 <d_type>
 800542a:	68e3      	ldr	r3, [r4, #12]
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	2a45      	cmp	r2, #69	; 0x45
 8005430:	4683      	mov	fp, r0
 8005432:	f000 86ce 	beq.w	80061d2 <d_exprlist+0x1526>
 8005436:	2a70      	cmp	r2, #112	; 0x70
 8005438:	f000 86bf 	beq.w	80061ba <d_exprlist+0x150e>
 800543c:	2a69      	cmp	r2, #105	; 0x69
 800543e:	f040 8204 	bne.w	800584a <d_exprlist+0xb9e>
 8005442:	785b      	ldrb	r3, [r3, #1]
 8005444:	2b6c      	cmp	r3, #108	; 0x6c
 8005446:	f040 8200 	bne.w	800584a <d_exprlist+0xb9e>
 800544a:	4620      	mov	r0, r4
 800544c:	f001 f8c6 	bl	80065dc <d_expression_1>
 8005450:	4603      	mov	r3, r0
 8005452:	465a      	mov	r2, fp
 8005454:	213a      	movs	r1, #58	; 0x3a
 8005456:	4620      	mov	r0, r4
 8005458:	f7fa feba 	bl	80001d0 <d_make_comp>
 800545c:	9a00      	ldr	r2, [sp, #0]
 800545e:	4603      	mov	r3, r0
 8005460:	2139      	movs	r1, #57	; 0x39
 8005462:	4620      	mov	r0, r4
 8005464:	f7fa feb4 	bl	80001d0 <d_make_comp>
 8005468:	4652      	mov	r2, sl
 800546a:	4603      	mov	r3, r0
 800546c:	2138      	movs	r1, #56	; 0x38
 800546e:	4620      	mov	r0, r4
 8005470:	f7fa feae 	bl	80001d0 <d_make_comp>
 8005474:	4682      	mov	sl, r0
 8005476:	e545      	b.n	8004f04 <d_exprlist+0x258>
 8005478:	f04f 0b00 	mov.w	fp, #0
 800547c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	785a      	ldrb	r2, [r3, #1]
 8005484:	2a63      	cmp	r2, #99	; 0x63
 8005486:	f000 8630 	beq.w	80060ea <d_exprlist+0x143e>
 800548a:	4620      	mov	r0, r4
 800548c:	f001 f8a6 	bl	80065dc <d_expression_1>
 8005490:	9000      	str	r0, [sp, #0]
 8005492:	4969      	ldr	r1, [pc, #420]	; (8005638 <d_exprlist+0x98c>)
 8005494:	4658      	mov	r0, fp
 8005496:	f003 f823 	bl	80084e0 <strcmp>
 800549a:	2800      	cmp	r0, #0
 800549c:	f000 863f 	beq.w	800611e <d_exprlist+0x1472>
 80054a0:	4966      	ldr	r1, [pc, #408]	; (800563c <d_exprlist+0x990>)
 80054a2:	4658      	mov	r0, fp
 80054a4:	f003 f81c 	bl	80084e0 <strcmp>
 80054a8:	b130      	cbz	r0, 80054b8 <d_exprlist+0x80c>
 80054aa:	4658      	mov	r0, fp
 80054ac:	4964      	ldr	r1, [pc, #400]	; (8005640 <d_exprlist+0x994>)
 80054ae:	f003 f817 	bl	80084e0 <strcmp>
 80054b2:	2800      	cmp	r0, #0
 80054b4:	f040 8692 	bne.w	80061dc <d_exprlist+0x1530>
 80054b8:	4620      	mov	r0, r4
 80054ba:	f001 fedf 	bl	800727c <d_unqualified_name>
 80054be:	68e3      	ldr	r3, [r4, #12]
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	2b49      	cmp	r3, #73	; 0x49
 80054c4:	4683      	mov	fp, r0
 80054c6:	f000 86d6 	beq.w	8006276 <d_exprlist+0x15ca>
 80054ca:	465b      	mov	r3, fp
 80054cc:	9a00      	ldr	r2, [sp, #0]
 80054ce:	2137      	movs	r1, #55	; 0x37
 80054d0:	4620      	mov	r0, r4
 80054d2:	f7fa fe7d 	bl	80001d0 <d_make_comp>
 80054d6:	4652      	mov	r2, sl
 80054d8:	4603      	mov	r3, r0
 80054da:	2136      	movs	r1, #54	; 0x36
 80054dc:	4620      	mov	r0, r4
 80054de:	f7fa fe77 	bl	80001d0 <d_make_comp>
 80054e2:	4682      	mov	sl, r0
 80054e4:	e50e      	b.n	8004f04 <d_exprlist+0x258>
 80054e6:	464a      	mov	r2, r9
 80054e8:	2300      	movs	r3, #0
 80054ea:	2134      	movs	r1, #52	; 0x34
 80054ec:	4620      	mov	r0, r4
 80054ee:	f7fa fe6f 	bl	80001d0 <d_make_comp>
 80054f2:	4681      	mov	r9, r0
 80054f4:	68e2      	ldr	r2, [r4, #12]
 80054f6:	7813      	ldrb	r3, [r2, #0]
 80054f8:	e5fd      	b.n	80050f6 <d_exprlist+0x44a>
 80054fa:	f04f 0b00 	mov.w	fp, #0
 80054fe:	494d      	ldr	r1, [pc, #308]	; (8005634 <d_exprlist+0x988>)
 8005500:	4658      	mov	r0, fp
 8005502:	f002 ffed 	bl	80084e0 <strcmp>
 8005506:	2800      	cmp	r0, #0
 8005508:	f000 86e3 	beq.w	80062d2 <d_exprlist+0x1626>
 800550c:	f89b 3000 	ldrb.w	r3, [fp]
 8005510:	2b6e      	cmp	r3, #110	; 0x6e
 8005512:	f040 8327 	bne.w	8005b64 <d_exprlist+0xeb8>
 8005516:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800551a:	2b77      	cmp	r3, #119	; 0x77
 800551c:	d002      	beq.n	8005524 <d_exprlist+0x878>
 800551e:	2b61      	cmp	r3, #97	; 0x61
 8005520:	f040 8320 	bne.w	8005b64 <d_exprlist+0xeb8>
 8005524:	215f      	movs	r1, #95	; 0x5f
 8005526:	4620      	mov	r0, r4
 8005528:	f7ff fbc0 	bl	8004cac <d_exprlist>
 800552c:	9000      	str	r0, [sp, #0]
 800552e:	4620      	mov	r0, r4
 8005530:	f001 fa26 	bl	8006980 <d_type>
 8005534:	68e2      	ldr	r2, [r4, #12]
 8005536:	7813      	ldrb	r3, [r2, #0]
 8005538:	2b45      	cmp	r3, #69	; 0x45
 800553a:	4683      	mov	fp, r0
 800553c:	f000 86d6 	beq.w	80062ec <d_exprlist+0x1640>
 8005540:	2b70      	cmp	r3, #112	; 0x70
 8005542:	f000 87bc 	beq.w	80064be <d_exprlist+0x1812>
 8005546:	2b69      	cmp	r3, #105	; 0x69
 8005548:	f041 8044 	bne.w	80065d4 <d_exprlist+0x1928>
 800554c:	7853      	ldrb	r3, [r2, #1]
 800554e:	2b6c      	cmp	r3, #108	; 0x6c
 8005550:	f041 803d 	bne.w	80065ce <d_exprlist+0x1922>
 8005554:	4620      	mov	r0, r4
 8005556:	f001 f841 	bl	80065dc <d_expression_1>
 800555a:	4603      	mov	r3, r0
 800555c:	465a      	mov	r2, fp
 800555e:	213a      	movs	r1, #58	; 0x3a
 8005560:	4620      	mov	r0, r4
 8005562:	f7fa fe35 	bl	80001d0 <d_make_comp>
 8005566:	9a00      	ldr	r2, [sp, #0]
 8005568:	4603      	mov	r3, r0
 800556a:	2139      	movs	r1, #57	; 0x39
 800556c:	4620      	mov	r0, r4
 800556e:	f7fa fe2f 	bl	80001d0 <d_make_comp>
 8005572:	464a      	mov	r2, r9
 8005574:	4603      	mov	r3, r0
 8005576:	2138      	movs	r1, #56	; 0x38
 8005578:	e7b8      	b.n	80054ec <d_exprlist+0x840>
 800557a:	f04f 0b00 	mov.w	fp, #0
 800557e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	785a      	ldrb	r2, [r3, #1]
 8005586:	2a63      	cmp	r2, #99	; 0x63
 8005588:	f000 865a 	beq.w	8006240 <d_exprlist+0x1594>
 800558c:	4620      	mov	r0, r4
 800558e:	f001 f825 	bl	80065dc <d_expression_1>
 8005592:	9000      	str	r0, [sp, #0]
 8005594:	4928      	ldr	r1, [pc, #160]	; (8005638 <d_exprlist+0x98c>)
 8005596:	4658      	mov	r0, fp
 8005598:	f002 ffa2 	bl	80084e0 <strcmp>
 800559c:	2800      	cmp	r0, #0
 800559e:	f000 8648 	beq.w	8006232 <d_exprlist+0x1586>
 80055a2:	4926      	ldr	r1, [pc, #152]	; (800563c <d_exprlist+0x990>)
 80055a4:	4658      	mov	r0, fp
 80055a6:	f002 ff9b 	bl	80084e0 <strcmp>
 80055aa:	b130      	cbz	r0, 80055ba <d_exprlist+0x90e>
 80055ac:	4658      	mov	r0, fp
 80055ae:	4924      	ldr	r1, [pc, #144]	; (8005640 <d_exprlist+0x994>)
 80055b0:	f002 ff96 	bl	80084e0 <strcmp>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	f040 8617 	bne.w	80061e8 <d_exprlist+0x153c>
 80055ba:	4620      	mov	r0, r4
 80055bc:	f001 fe5e 	bl	800727c <d_unqualified_name>
 80055c0:	68e3      	ldr	r3, [r4, #12]
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	2b49      	cmp	r3, #73	; 0x49
 80055c6:	4683      	mov	fp, r0
 80055c8:	d109      	bne.n	80055de <d_exprlist+0x932>
 80055ca:	4620      	mov	r0, r4
 80055cc:	f7fe fcfc 	bl	8003fc8 <d_template_args>
 80055d0:	465a      	mov	r2, fp
 80055d2:	4603      	mov	r3, r0
 80055d4:	2104      	movs	r1, #4
 80055d6:	4620      	mov	r0, r4
 80055d8:	f7fa fdfa 	bl	80001d0 <d_make_comp>
 80055dc:	4683      	mov	fp, r0
 80055de:	465b      	mov	r3, fp
 80055e0:	9a00      	ldr	r2, [sp, #0]
 80055e2:	2137      	movs	r1, #55	; 0x37
 80055e4:	4620      	mov	r0, r4
 80055e6:	f7fa fdf3 	bl	80001d0 <d_make_comp>
 80055ea:	464a      	mov	r2, r9
 80055ec:	4603      	mov	r3, r0
 80055ee:	2136      	movs	r1, #54	; 0x36
 80055f0:	e77c      	b.n	80054ec <d_exprlist+0x840>
 80055f2:	78d3      	ldrb	r3, [r2, #3]
 80055f4:	2b72      	cmp	r3, #114	; 0x72
 80055f6:	f000 8450 	beq.w	8005e9a <d_exprlist+0x11ee>
 80055fa:	2b70      	cmp	r3, #112	; 0x70
 80055fc:	f000 84a6 	beq.w	8005f4c <d_exprlist+0x12a0>
 8005600:	4620      	mov	r0, r4
 8005602:	f001 fd7b 	bl	80070fc <d_operator_name>
 8005606:	4680      	mov	r8, r0
 8005608:	2800      	cmp	r0, #0
 800560a:	f000 8117 	beq.w	800583c <d_exprlist+0xb90>
 800560e:	7803      	ldrb	r3, [r0, #0]
 8005610:	2b31      	cmp	r3, #49	; 0x31
 8005612:	f000 8286 	beq.w	8005b22 <d_exprlist+0xe76>
 8005616:	2b32      	cmp	r3, #50	; 0x32
 8005618:	f040 822d 	bne.w	8005a76 <d_exprlist+0xdca>
 800561c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005620:	2b03      	cmp	r3, #3
 8005622:	f200 810b 	bhi.w	800583c <d_exprlist+0xb90>
 8005626:	e8df f013 	tbh	[pc, r3, lsl #1]
 800562a:	000d      	.short	0x000d
 800562c:	0059022e 	.word	0x0059022e
 8005630:	0015      	.short	0x0015
 8005632:	bf00      	nop
 8005634:	08012fd8 	.word	0x08012fd8
 8005638:	08012fd0 	.word	0x08012fd0
 800563c:	080130ec 	.word	0x080130ec
 8005640:	080130f0 	.word	0x080130f0
 8005644:	4642      	mov	r2, r8
 8005646:	2300      	movs	r3, #0
 8005648:	2134      	movs	r1, #52	; 0x34
 800564a:	4620      	mov	r0, r4
 800564c:	f7fa fdc0 	bl	80001d0 <d_make_comp>
 8005650:	4602      	mov	r2, r0
 8005652:	e4fc      	b.n	800504e <d_exprlist+0x3a2>
 8005654:	f04f 0900 	mov.w	r9, #0
 8005658:	49c8      	ldr	r1, [pc, #800]	; (800597c <d_exprlist+0xcd0>)
 800565a:	4648      	mov	r0, r9
 800565c:	f002 ff40 	bl	80084e0 <strcmp>
 8005660:	2800      	cmp	r0, #0
 8005662:	f000 8571 	beq.w	8006148 <d_exprlist+0x149c>
 8005666:	f899 3000 	ldrb.w	r3, [r9]
 800566a:	2b6e      	cmp	r3, #110	; 0x6e
 800566c:	f040 80e6 	bne.w	800583c <d_exprlist+0xb90>
 8005670:	f899 3001 	ldrb.w	r3, [r9, #1]
 8005674:	2b77      	cmp	r3, #119	; 0x77
 8005676:	d002      	beq.n	800567e <d_exprlist+0x9d2>
 8005678:	2b61      	cmp	r3, #97	; 0x61
 800567a:	f040 80df 	bne.w	800583c <d_exprlist+0xb90>
 800567e:	215f      	movs	r1, #95	; 0x5f
 8005680:	4620      	mov	r0, r4
 8005682:	f7ff fb13 	bl	8004cac <d_exprlist>
 8005686:	4681      	mov	r9, r0
 8005688:	4620      	mov	r0, r4
 800568a:	f001 f979 	bl	8006980 <d_type>
 800568e:	68e3      	ldr	r3, [r4, #12]
 8005690:	781a      	ldrb	r2, [r3, #0]
 8005692:	2a45      	cmp	r2, #69	; 0x45
 8005694:	4682      	mov	sl, r0
 8005696:	f000 85c7 	beq.w	8006228 <d_exprlist+0x157c>
 800569a:	2a70      	cmp	r2, #112	; 0x70
 800569c:	f000 85b8 	beq.w	8006210 <d_exprlist+0x1564>
 80056a0:	2a69      	cmp	r2, #105	; 0x69
 80056a2:	f040 80cb 	bne.w	800583c <d_exprlist+0xb90>
 80056a6:	785b      	ldrb	r3, [r3, #1]
 80056a8:	2b6c      	cmp	r3, #108	; 0x6c
 80056aa:	f040 80c7 	bne.w	800583c <d_exprlist+0xb90>
 80056ae:	4620      	mov	r0, r4
 80056b0:	f000 ff94 	bl	80065dc <d_expression_1>
 80056b4:	4603      	mov	r3, r0
 80056b6:	4652      	mov	r2, sl
 80056b8:	213a      	movs	r1, #58	; 0x3a
 80056ba:	4620      	mov	r0, r4
 80056bc:	f7fa fd88 	bl	80001d0 <d_make_comp>
 80056c0:	464a      	mov	r2, r9
 80056c2:	4603      	mov	r3, r0
 80056c4:	2139      	movs	r1, #57	; 0x39
 80056c6:	4620      	mov	r0, r4
 80056c8:	f7fa fd82 	bl	80001d0 <d_make_comp>
 80056cc:	4642      	mov	r2, r8
 80056ce:	4603      	mov	r3, r0
 80056d0:	2138      	movs	r1, #56	; 0x38
 80056d2:	4620      	mov	r0, r4
 80056d4:	f7fa fd7c 	bl	80001d0 <d_make_comp>
 80056d8:	4602      	mov	r2, r0
 80056da:	e4b8      	b.n	800504e <d_exprlist+0x3a2>
 80056dc:	f04f 0900 	mov.w	r9, #0
 80056e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	785a      	ldrb	r2, [r3, #1]
 80056e8:	2a63      	cmp	r2, #99	; 0x63
 80056ea:	f000 84d9 	beq.w	80060a0 <d_exprlist+0x13f4>
 80056ee:	4620      	mov	r0, r4
 80056f0:	f000 ff74 	bl	80065dc <d_expression_1>
 80056f4:	4682      	mov	sl, r0
 80056f6:	49a2      	ldr	r1, [pc, #648]	; (8005980 <d_exprlist+0xcd4>)
 80056f8:	4648      	mov	r0, r9
 80056fa:	f002 fef1 	bl	80084e0 <strcmp>
 80056fe:	2800      	cmp	r0, #0
 8005700:	f000 84c5 	beq.w	800608e <d_exprlist+0x13e2>
 8005704:	499f      	ldr	r1, [pc, #636]	; (8005984 <d_exprlist+0xcd8>)
 8005706:	4648      	mov	r0, r9
 8005708:	f002 feea 	bl	80084e0 <strcmp>
 800570c:	b130      	cbz	r0, 800571c <d_exprlist+0xa70>
 800570e:	4648      	mov	r0, r9
 8005710:	499d      	ldr	r1, [pc, #628]	; (8005988 <d_exprlist+0xcdc>)
 8005712:	f002 fee5 	bl	80084e0 <strcmp>
 8005716:	2800      	cmp	r0, #0
 8005718:	f040 8574 	bne.w	8006204 <d_exprlist+0x1558>
 800571c:	4620      	mov	r0, r4
 800571e:	f001 fdad 	bl	800727c <d_unqualified_name>
 8005722:	68e3      	ldr	r3, [r4, #12]
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	2b49      	cmp	r3, #73	; 0x49
 8005728:	4681      	mov	r9, r0
 800572a:	f000 85c6 	beq.w	80062ba <d_exprlist+0x160e>
 800572e:	464b      	mov	r3, r9
 8005730:	4652      	mov	r2, sl
 8005732:	2137      	movs	r1, #55	; 0x37
 8005734:	4620      	mov	r0, r4
 8005736:	f7fa fd4b 	bl	80001d0 <d_make_comp>
 800573a:	4642      	mov	r2, r8
 800573c:	4603      	mov	r3, r0
 800573e:	2136      	movs	r1, #54	; 0x36
 8005740:	4620      	mov	r0, r4
 8005742:	f7fa fd45 	bl	80001d0 <d_make_comp>
 8005746:	4602      	mov	r2, r0
 8005748:	e481      	b.n	800504e <d_exprlist+0x3a2>
 800574a:	784b      	ldrb	r3, [r1, #1]
 800574c:	2b72      	cmp	r3, #114	; 0x72
 800574e:	f000 83c9 	beq.w	8005ee4 <d_exprlist+0x1238>
 8005752:	2b70      	cmp	r3, #112	; 0x70
 8005754:	f47f ad93 	bne.w	800527e <d_exprlist+0x5d2>
 8005758:	3102      	adds	r1, #2
 800575a:	60e1      	str	r1, [r4, #12]
 800575c:	4620      	mov	r0, r4
 800575e:	f000 ff3d 	bl	80065dc <d_expression_1>
 8005762:	2300      	movs	r3, #0
 8005764:	4602      	mov	r2, r0
 8005766:	2149      	movs	r1, #73	; 0x49
 8005768:	4620      	mov	r0, r4
 800576a:	f7fa fd31 	bl	80001d0 <d_make_comp>
 800576e:	4682      	mov	sl, r0
 8005770:	f7ff bbc8 	b.w	8004f04 <d_exprlist+0x258>
 8005774:	78d3      	ldrb	r3, [r2, #3]
 8005776:	2b70      	cmp	r3, #112	; 0x70
 8005778:	f47f af42 	bne.w	8005600 <d_exprlist+0x954>
 800577c:	1d13      	adds	r3, r2, #4
 800577e:	60e3      	str	r3, [r4, #12]
 8005780:	7913      	ldrb	r3, [r2, #4]
 8005782:	2b54      	cmp	r3, #84	; 0x54
 8005784:	d155      	bne.n	8005832 <d_exprlist+0xb86>
 8005786:	3205      	adds	r2, #5
 8005788:	60e2      	str	r2, [r4, #12]
 800578a:	2000      	movs	r0, #0
 800578c:	6963      	ldr	r3, [r4, #20]
 800578e:	69a2      	ldr	r2, [r4, #24]
 8005790:	4293      	cmp	r3, r2
 8005792:	da53      	bge.n	800583c <d_exprlist+0xb90>
 8005794:	6922      	ldr	r2, [r4, #16]
 8005796:	1c59      	adds	r1, r3, #1
 8005798:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800579c:	6161      	str	r1, [r4, #20]
 800579e:	eb12 0183 	adds.w	r1, r2, r3, lsl #2
 80057a2:	f000 8610 	beq.w	80063c6 <d_exprlist+0x171a>
 80057a6:	f04f 0e06 	mov.w	lr, #6
 80057aa:	f802 e023 	strb.w	lr, [r2, r3, lsl #2]
 80057ae:	460a      	mov	r2, r1
 80057b0:	6048      	str	r0, [r1, #4]
 80057b2:	e44c      	b.n	800504e <d_exprlist+0x3a2>
 80057b4:	4620      	mov	r0, r4
 80057b6:	f7fe fc07 	bl	8003fc8 <d_template_args>
 80057ba:	464a      	mov	r2, r9
 80057bc:	4603      	mov	r3, r0
 80057be:	2104      	movs	r1, #4
 80057c0:	4620      	mov	r0, r4
 80057c2:	f7fa fd05 	bl	80001d0 <d_make_comp>
 80057c6:	4681      	mov	r9, r0
 80057c8:	f7ff bbb8 	b.w	8004f3c <d_exprlist+0x290>
 80057cc:	784b      	ldrb	r3, [r1, #1]
 80057ce:	2b70      	cmp	r3, #112	; 0x70
 80057d0:	f47f ad55 	bne.w	800527e <d_exprlist+0x5d2>
 80057d4:	1c8b      	adds	r3, r1, #2
 80057d6:	60e3      	str	r3, [r4, #12]
 80057d8:	788b      	ldrb	r3, [r1, #2]
 80057da:	2b54      	cmp	r3, #84	; 0x54
 80057dc:	d130      	bne.n	8005840 <d_exprlist+0xb94>
 80057de:	3103      	adds	r1, #3
 80057e0:	60e1      	str	r1, [r4, #12]
 80057e2:	2000      	movs	r0, #0
 80057e4:	6963      	ldr	r3, [r4, #20]
 80057e6:	69a2      	ldr	r2, [r4, #24]
 80057e8:	4293      	cmp	r3, r2
 80057ea:	da2e      	bge.n	800584a <d_exprlist+0xb9e>
 80057ec:	6922      	ldr	r2, [r4, #16]
 80057ee:	1c59      	adds	r1, r3, #1
 80057f0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80057f4:	eb12 0a83 	adds.w	sl, r2, r3, lsl #2
 80057f8:	6161      	str	r1, [r4, #20]
 80057fa:	f43f ab83 	beq.w	8004f04 <d_exprlist+0x258>
 80057fe:	2106      	movs	r1, #6
 8005800:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 8005804:	f8ca 0004 	str.w	r0, [sl, #4]
 8005808:	f7ff bb7c 	b.w	8004f04 <d_exprlist+0x258>
 800580c:	785a      	ldrb	r2, [r3, #1]
 800580e:	2a69      	cmp	r2, #105	; 0x69
 8005810:	f47f aacc 	bne.w	8004dac <d_exprlist+0x100>
 8005814:	3302      	adds	r3, #2
 8005816:	60e3      	str	r3, [r4, #12]
 8005818:	2145      	movs	r1, #69	; 0x45
 800581a:	4620      	mov	r0, r4
 800581c:	f7ff fa46 	bl	8004cac <d_exprlist>
 8005820:	4683      	mov	fp, r0
 8005822:	f7ff bb33 	b.w	8004e8c <d_exprlist+0x1e0>
 8005826:	4620      	mov	r0, r4
 8005828:	f002 fb94 	bl	8007f54 <d_expr_primary>
 800582c:	4681      	mov	r9, r0
 800582e:	f7ff bbbf 	b.w	8004fb0 <d_exprlist+0x304>
 8005832:	4620      	mov	r0, r4
 8005834:	f7fa fe58 	bl	80004e8 <d_compact_number>
 8005838:	3001      	adds	r0, #1
 800583a:	d1a7      	bne.n	800578c <d_exprlist+0xae0>
 800583c:	2200      	movs	r2, #0
 800583e:	e406      	b.n	800504e <d_exprlist+0x3a2>
 8005840:	4620      	mov	r0, r4
 8005842:	f7fa fe51 	bl	80004e8 <d_compact_number>
 8005846:	3001      	adds	r0, #1
 8005848:	d1cc      	bne.n	80057e4 <d_exprlist+0xb38>
 800584a:	f04f 0a00 	mov.w	sl, #0
 800584e:	f7ff bb59 	b.w	8004f04 <d_exprlist+0x258>
 8005852:	4620      	mov	r0, r4
 8005854:	f7fa fe60 	bl	8000518 <d_template_param>
 8005858:	4681      	mov	r9, r0
 800585a:	f7ff bba9 	b.w	8004fb0 <d_exprlist+0x304>
 800585e:	6843      	ldr	r3, [r0, #4]
 8005860:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	f8d3 b000 	ldr.w	fp, [r3]
 8005868:	4948      	ldr	r1, [pc, #288]	; (800598c <d_exprlist+0xce0>)
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	3a02      	subs	r2, #2
 800586e:	4402      	add	r2, r0
 8005870:	6322      	str	r2, [r4, #48]	; 0x30
 8005872:	4658      	mov	r0, fp
 8005874:	f002 fe34 	bl	80084e0 <strcmp>
 8005878:	9b00      	ldr	r3, [sp, #0]
 800587a:	2800      	cmp	r0, #0
 800587c:	f000 8325 	beq.w	8005eca <d_exprlist+0x121e>
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	2b03      	cmp	r3, #3
 8005884:	f63f ac9e 	bhi.w	80051c4 <d_exprlist+0x518>
 8005888:	a201      	add	r2, pc, #4	; (adr r2, 8005890 <d_exprlist+0xbe4>)
 800588a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800588e:	bf00      	nop
 8005890:	080052db 	.word	0x080052db
 8005894:	08005c8b 	.word	0x08005c8b
 8005898:	08005377 	.word	0x08005377
 800589c:	080052ef 	.word	0x080052ef
 80058a0:	7853      	ldrb	r3, [r2, #1]
 80058a2:	2b72      	cmp	r3, #114	; 0x72
 80058a4:	f000 8384 	beq.w	8005fb0 <d_exprlist+0x1304>
 80058a8:	2b70      	cmp	r3, #112	; 0x70
 80058aa:	f000 843f 	beq.w	800612c <d_exprlist+0x1480>
 80058ae:	4620      	mov	r0, r4
 80058b0:	f001 fc24 	bl	80070fc <d_operator_name>
 80058b4:	4683      	mov	fp, r0
 80058b6:	2800      	cmp	r0, #0
 80058b8:	f43f aae8 	beq.w	8004e8c <d_exprlist+0x1e0>
 80058bc:	7803      	ldrb	r3, [r0, #0]
 80058be:	2b31      	cmp	r3, #49	; 0x31
 80058c0:	f000 823c 	beq.w	8005d3c <d_exprlist+0x1090>
 80058c4:	2b32      	cmp	r3, #50	; 0x32
 80058c6:	f040 81c2 	bne.w	8005c4e <d_exprlist+0xfa2>
 80058ca:	f8db 3004 	ldr.w	r3, [fp, #4]
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	f200 8123 	bhi.w	8005b1a <d_exprlist+0xe6e>
 80058d4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80058d8:	01c30004 	.word	0x01c30004
 80058dc:	000d005c 	.word	0x000d005c
 80058e0:	465a      	mov	r2, fp
 80058e2:	2300      	movs	r3, #0
 80058e4:	2134      	movs	r1, #52	; 0x34
 80058e6:	4620      	mov	r0, r4
 80058e8:	f7fa fc72 	bl	80001d0 <d_make_comp>
 80058ec:	4683      	mov	fp, r0
 80058ee:	f7ff bacd 	b.w	8004e8c <d_exprlist+0x1e0>
 80058f2:	2300      	movs	r3, #0
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	4921      	ldr	r1, [pc, #132]	; (800597c <d_exprlist+0xcd0>)
 80058f8:	9800      	ldr	r0, [sp, #0]
 80058fa:	f002 fdf1 	bl	80084e0 <strcmp>
 80058fe:	2800      	cmp	r0, #0
 8005900:	f000 850a 	beq.w	8006318 <d_exprlist+0x166c>
 8005904:	9900      	ldr	r1, [sp, #0]
 8005906:	780a      	ldrb	r2, [r1, #0]
 8005908:	2a6e      	cmp	r2, #110	; 0x6e
 800590a:	f040 8106 	bne.w	8005b1a <d_exprlist+0xe6e>
 800590e:	784b      	ldrb	r3, [r1, #1]
 8005910:	2b77      	cmp	r3, #119	; 0x77
 8005912:	d002      	beq.n	800591a <d_exprlist+0xc6e>
 8005914:	2b61      	cmp	r3, #97	; 0x61
 8005916:	f040 8100 	bne.w	8005b1a <d_exprlist+0xe6e>
 800591a:	215f      	movs	r1, #95	; 0x5f
 800591c:	4620      	mov	r0, r4
 800591e:	f7ff f9c5 	bl	8004cac <d_exprlist>
 8005922:	9000      	str	r0, [sp, #0]
 8005924:	4620      	mov	r0, r4
 8005926:	f001 f82b 	bl	8006980 <d_type>
 800592a:	68e3      	ldr	r3, [r4, #12]
 800592c:	9001      	str	r0, [sp, #4]
 800592e:	781a      	ldrb	r2, [r3, #0]
 8005930:	2a45      	cmp	r2, #69	; 0x45
 8005932:	f000 84e0 	beq.w	80062f6 <d_exprlist+0x164a>
 8005936:	2a70      	cmp	r2, #112	; 0x70
 8005938:	f000 85c8 	beq.w	80064cc <d_exprlist+0x1820>
 800593c:	2a69      	cmp	r2, #105	; 0x69
 800593e:	f040 80ec 	bne.w	8005b1a <d_exprlist+0xe6e>
 8005942:	785b      	ldrb	r3, [r3, #1]
 8005944:	2b6c      	cmp	r3, #108	; 0x6c
 8005946:	f040 80e8 	bne.w	8005b1a <d_exprlist+0xe6e>
 800594a:	4620      	mov	r0, r4
 800594c:	f000 fe46 	bl	80065dc <d_expression_1>
 8005950:	4603      	mov	r3, r0
 8005952:	9a01      	ldr	r2, [sp, #4]
 8005954:	213a      	movs	r1, #58	; 0x3a
 8005956:	4620      	mov	r0, r4
 8005958:	f7fa fc3a 	bl	80001d0 <d_make_comp>
 800595c:	9a00      	ldr	r2, [sp, #0]
 800595e:	4603      	mov	r3, r0
 8005960:	2139      	movs	r1, #57	; 0x39
 8005962:	4620      	mov	r0, r4
 8005964:	f7fa fc34 	bl	80001d0 <d_make_comp>
 8005968:	465a      	mov	r2, fp
 800596a:	4603      	mov	r3, r0
 800596c:	2138      	movs	r1, #56	; 0x38
 800596e:	4620      	mov	r0, r4
 8005970:	f7fa fc2e 	bl	80001d0 <d_make_comp>
 8005974:	4683      	mov	fp, r0
 8005976:	f7ff ba89 	b.w	8004e8c <d_exprlist+0x1e0>
 800597a:	bf00      	nop
 800597c:	08012fd8 	.word	0x08012fd8
 8005980:	08012fd0 	.word	0x08012fd0
 8005984:	080130ec 	.word	0x080130ec
 8005988:	080130f0 	.word	0x080130f0
 800598c:	080132e0 	.word	0x080132e0
 8005990:	2300      	movs	r3, #0
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	f8db 2004 	ldr.w	r2, [fp, #4]
 8005998:	6812      	ldr	r2, [r2, #0]
 800599a:	7851      	ldrb	r1, [r2, #1]
 800599c:	2963      	cmp	r1, #99	; 0x63
 800599e:	f000 84cf 	beq.w	8006340 <d_exprlist+0x1694>
 80059a2:	4620      	mov	r0, r4
 80059a4:	f000 fe1a 	bl	80065dc <d_expression_1>
 80059a8:	9001      	str	r0, [sp, #4]
 80059aa:	49d3      	ldr	r1, [pc, #844]	; (8005cf8 <d_exprlist+0x104c>)
 80059ac:	9800      	ldr	r0, [sp, #0]
 80059ae:	f002 fd97 	bl	80084e0 <strcmp>
 80059b2:	2800      	cmp	r0, #0
 80059b4:	f000 84bd 	beq.w	8006332 <d_exprlist+0x1686>
 80059b8:	49d0      	ldr	r1, [pc, #832]	; (8005cfc <d_exprlist+0x1050>)
 80059ba:	9800      	ldr	r0, [sp, #0]
 80059bc:	f002 fd90 	bl	80084e0 <strcmp>
 80059c0:	b130      	cbz	r0, 80059d0 <d_exprlist+0xd24>
 80059c2:	9800      	ldr	r0, [sp, #0]
 80059c4:	49ce      	ldr	r1, [pc, #824]	; (8005d00 <d_exprlist+0x1054>)
 80059c6:	f002 fd8b 	bl	80084e0 <strcmp>
 80059ca:	2800      	cmp	r0, #0
 80059cc:	f040 84c7 	bne.w	800635e <d_exprlist+0x16b2>
 80059d0:	4620      	mov	r0, r4
 80059d2:	f001 fc53 	bl	800727c <d_unqualified_name>
 80059d6:	68e3      	ldr	r3, [r4, #12]
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	2b49      	cmp	r3, #73	; 0x49
 80059dc:	4602      	mov	r2, r0
 80059de:	d10a      	bne.n	80059f6 <d_exprlist+0xd4a>
 80059e0:	9000      	str	r0, [sp, #0]
 80059e2:	4620      	mov	r0, r4
 80059e4:	f7fe faf0 	bl	8003fc8 <d_template_args>
 80059e8:	9a00      	ldr	r2, [sp, #0]
 80059ea:	4603      	mov	r3, r0
 80059ec:	2104      	movs	r1, #4
 80059ee:	4620      	mov	r0, r4
 80059f0:	f7fa fbee 	bl	80001d0 <d_make_comp>
 80059f4:	4602      	mov	r2, r0
 80059f6:	4613      	mov	r3, r2
 80059f8:	2137      	movs	r1, #55	; 0x37
 80059fa:	9a01      	ldr	r2, [sp, #4]
 80059fc:	4620      	mov	r0, r4
 80059fe:	f7fa fbe7 	bl	80001d0 <d_make_comp>
 8005a02:	465a      	mov	r2, fp
 8005a04:	4603      	mov	r3, r0
 8005a06:	2136      	movs	r1, #54	; 0x36
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f7fa fbe1 	bl	80001d0 <d_make_comp>
 8005a0e:	4683      	mov	fp, r0
 8005a10:	f7ff ba3c 	b.w	8004e8c <d_exprlist+0x1e0>
 8005a14:	7843      	ldrb	r3, [r0, #1]
 8005a16:	2b72      	cmp	r3, #114	; 0x72
 8005a18:	f000 82a6 	beq.w	8005f68 <d_exprlist+0x12bc>
 8005a1c:	2b70      	cmp	r3, #112	; 0x70
 8005a1e:	f47f ac0b 	bne.w	8005238 <d_exprlist+0x58c>
 8005a22:	1c82      	adds	r2, r0, #2
 8005a24:	60e2      	str	r2, [r4, #12]
 8005a26:	4620      	mov	r0, r4
 8005a28:	f000 fdd8 	bl	80065dc <d_expression_1>
 8005a2c:	465b      	mov	r3, fp
 8005a2e:	4602      	mov	r2, r0
 8005a30:	2149      	movs	r1, #73	; 0x49
 8005a32:	e55b      	b.n	80054ec <d_exprlist+0x840>
 8005a34:	7853      	ldrb	r3, [r2, #1]
 8005a36:	2b70      	cmp	r3, #112	; 0x70
 8005a38:	f47f af39 	bne.w	80058ae <d_exprlist+0xc02>
 8005a3c:	1c93      	adds	r3, r2, #2
 8005a3e:	60e3      	str	r3, [r4, #12]
 8005a40:	7893      	ldrb	r3, [r2, #2]
 8005a42:	2b54      	cmp	r3, #84	; 0x54
 8005a44:	f040 82cb 	bne.w	8005fde <d_exprlist+0x1332>
 8005a48:	3203      	adds	r2, #3
 8005a4a:	60e2      	str	r2, [r4, #12]
 8005a4c:	2000      	movs	r0, #0
 8005a4e:	6963      	ldr	r3, [r4, #20]
 8005a50:	69a2      	ldr	r2, [r4, #24]
 8005a52:	4293      	cmp	r3, r2
 8005a54:	da61      	bge.n	8005b1a <d_exprlist+0xe6e>
 8005a56:	6922      	ldr	r2, [r4, #16]
 8005a58:	1c59      	adds	r1, r3, #1
 8005a5a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005a5e:	eb12 0b83 	adds.w	fp, r2, r3, lsl #2
 8005a62:	6161      	str	r1, [r4, #20]
 8005a64:	f43f aa12 	beq.w	8004e8c <d_exprlist+0x1e0>
 8005a68:	2106      	movs	r1, #6
 8005a6a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 8005a6e:	f8cb 0004 	str.w	r0, [fp, #4]
 8005a72:	f7ff ba0b 	b.w	8004e8c <d_exprlist+0x1e0>
 8005a76:	2b33      	cmp	r3, #51	; 0x33
 8005a78:	f47f aee0 	bne.w	800583c <d_exprlist+0xb90>
 8005a7c:	68e3      	ldr	r3, [r4, #12]
 8005a7e:	781a      	ldrb	r2, [r3, #0]
 8005a80:	2a5f      	cmp	r2, #95	; 0x5f
 8005a82:	f000 83b7 	beq.w	80061f4 <d_exprlist+0x1548>
 8005a86:	f04f 0900 	mov.w	r9, #0
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f000 fda6 	bl	80065dc <d_expression_1>
 8005a90:	4603      	mov	r3, r0
 8005a92:	f1b9 0f00 	cmp.w	r9, #0
 8005a96:	d005      	beq.n	8005aa4 <d_exprlist+0xdf8>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	2137      	movs	r1, #55	; 0x37
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f7fa fb97 	bl	80001d0 <d_make_comp>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	4642      	mov	r2, r8
 8005aa6:	2135      	movs	r1, #53	; 0x35
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f7fa fb91 	bl	80001d0 <d_make_comp>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	f7ff bacd 	b.w	800504e <d_exprlist+0x3a2>
 8005ab4:	2b33      	cmp	r3, #51	; 0x33
 8005ab6:	f47f aec8 	bne.w	800584a <d_exprlist+0xb9e>
 8005aba:	68e3      	ldr	r3, [r4, #12]
 8005abc:	781a      	ldrb	r2, [r3, #0]
 8005abe:	2a5f      	cmp	r2, #95	; 0x5f
 8005ac0:	f000 83e5 	beq.w	800628e <d_exprlist+0x15e2>
 8005ac4:	f04f 0b00 	mov.w	fp, #0
 8005ac8:	4620      	mov	r0, r4
 8005aca:	f000 fd87 	bl	80065dc <d_expression_1>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	f1bb 0f00 	cmp.w	fp, #0
 8005ad4:	d005      	beq.n	8005ae2 <d_exprlist+0xe36>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	2137      	movs	r1, #55	; 0x37
 8005ada:	4620      	mov	r0, r4
 8005adc:	f7fa fb78 	bl	80001d0 <d_make_comp>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	4652      	mov	r2, sl
 8005ae4:	2135      	movs	r1, #53	; 0x35
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	f7fa fb72 	bl	80001d0 <d_make_comp>
 8005aec:	4682      	mov	sl, r0
 8005aee:	f7ff ba09 	b.w	8004f04 <d_exprlist+0x258>
 8005af2:	784b      	ldrb	r3, [r1, #1]
 8005af4:	2b6e      	cmp	r3, #110	; 0x6e
 8005af6:	f47f abc2 	bne.w	800527e <d_exprlist+0x5d2>
 8005afa:	3102      	adds	r1, #2
 8005afc:	60e1      	str	r1, [r4, #12]
 8005afe:	f7ff b9f5 	b.w	8004eec <d_exprlist+0x240>
 8005b02:	4620      	mov	r0, r4
 8005b04:	f002 fa26 	bl	8007f54 <d_expr_primary>
 8005b08:	4682      	mov	sl, r0
 8005b0a:	f7ff b9fb 	b.w	8004f04 <d_exprlist+0x258>
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f7fa fd02 	bl	8000518 <d_template_param>
 8005b14:	4602      	mov	r2, r0
 8005b16:	f7ff ba9a 	b.w	800504e <d_exprlist+0x3a2>
 8005b1a:	f04f 0b00 	mov.w	fp, #0
 8005b1e:	f7ff b9b5 	b.w	8004e8c <d_exprlist+0x1e0>
 8005b22:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8005b26:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005b28:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005b2c:	f8da 9000 	ldr.w	r9, [sl]
 8005b30:	4974      	ldr	r1, [pc, #464]	; (8005d04 <d_exprlist+0x1058>)
 8005b32:	3b02      	subs	r3, #2
 8005b34:	4413      	add	r3, r2
 8005b36:	6323      	str	r3, [r4, #48]	; 0x30
 8005b38:	4648      	mov	r0, r9
 8005b3a:	f002 fcd1 	bl	80084e0 <strcmp>
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	f000 8280 	beq.w	8006044 <d_exprlist+0x1398>
 8005b44:	f8da 300c 	ldr.w	r3, [sl, #12]
 8005b48:	2b03      	cmp	r3, #3
 8005b4a:	f63f ae77 	bhi.w	800583c <d_exprlist+0xb90>
 8005b4e:	a201      	add	r2, pc, #4	; (adr r2, 8005b54 <d_exprlist+0xea8>)
 8005b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b54:	08005645 	.word	0x08005645
 8005b58:	08005e21 	.word	0x08005e21
 8005b5c:	080056e1 	.word	0x080056e1
 8005b60:	08005659 	.word	0x08005659
 8005b64:	68e2      	ldr	r2, [r4, #12]
 8005b66:	f04f 0900 	mov.w	r9, #0
 8005b6a:	7813      	ldrb	r3, [r2, #0]
 8005b6c:	f7ff bac3 	b.w	80050f6 <d_exprlist+0x44a>
 8005b70:	6843      	ldr	r3, [r0, #4]
 8005b72:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	f8d3 b000 	ldr.w	fp, [r3]
 8005b7a:	4962      	ldr	r1, [pc, #392]	; (8005d04 <d_exprlist+0x1058>)
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	3a02      	subs	r2, #2
 8005b80:	4402      	add	r2, r0
 8005b82:	6322      	str	r2, [r4, #48]	; 0x30
 8005b84:	4658      	mov	r0, fp
 8005b86:	f002 fcab 	bl	80084e0 <strcmp>
 8005b8a:	9b00      	ldr	r3, [sp, #0]
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	f000 8274 	beq.w	800607a <d_exprlist+0x13ce>
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	2b03      	cmp	r3, #3
 8005b96:	f63f ae58 	bhi.w	800584a <d_exprlist+0xb9e>
 8005b9a:	a201      	add	r2, pc, #4	; (adr r2, 8005ba0 <d_exprlist+0xef4>)
 8005b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba0:	080053e1 	.word	0x080053e1
 8005ba4:	08005e6b 	.word	0x08005e6b
 8005ba8:	0800547d 	.word	0x0800547d
 8005bac:	080053f5 	.word	0x080053f5
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	60e3      	str	r3, [r4, #12]
 8005bb4:	f04f 0b00 	mov.w	fp, #0
 8005bb8:	4620      	mov	r0, r4
 8005bba:	f000 fd0f 	bl	80065dc <d_expression_1>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	f1bb 0f00 	cmp.w	fp, #0
 8005bc4:	d005      	beq.n	8005bd2 <d_exprlist+0xf26>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	2137      	movs	r1, #55	; 0x37
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f7fa fb00 	bl	80001d0 <d_make_comp>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	464a      	mov	r2, r9
 8005bd4:	2135      	movs	r1, #53	; 0x35
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	f7fa fafa 	bl	80001d0 <d_make_comp>
 8005bdc:	4681      	mov	r9, r0
 8005bde:	f7ff b9e7 	b.w	8004fb0 <d_exprlist+0x304>
 8005be2:	3101      	adds	r1, #1
 8005be4:	60e1      	str	r1, [r4, #12]
 8005be6:	f7ff b9c5 	b.w	8004f74 <d_exprlist+0x2c8>
 8005bea:	2b33      	cmp	r3, #51	; 0x33
 8005bec:	d1ba      	bne.n	8005b64 <d_exprlist+0xeb8>
 8005bee:	68e3      	ldr	r3, [r4, #12]
 8005bf0:	781a      	ldrb	r2, [r3, #0]
 8005bf2:	2a5f      	cmp	r2, #95	; 0x5f
 8005bf4:	f000 8288 	beq.w	8006108 <d_exprlist+0x145c>
 8005bf8:	f04f 0b00 	mov.w	fp, #0
 8005bfc:	4620      	mov	r0, r4
 8005bfe:	f000 fced 	bl	80065dc <d_expression_1>
 8005c02:	4603      	mov	r3, r0
 8005c04:	f1bb 0f00 	cmp.w	fp, #0
 8005c08:	f000 8285 	beq.w	8006116 <d_exprlist+0x146a>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	2137      	movs	r1, #55	; 0x37
 8005c10:	4620      	mov	r0, r4
 8005c12:	f7fa fadd 	bl	80001d0 <d_make_comp>
 8005c16:	464a      	mov	r2, r9
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2135      	movs	r1, #53	; 0x35
 8005c1c:	e466      	b.n	80054ec <d_exprlist+0x840>
 8005c1e:	3102      	adds	r1, #2
 8005c20:	60e1      	str	r1, [r4, #12]
 8005c22:	4620      	mov	r0, r4
 8005c24:	f000 feac 	bl	8006980 <d_type>
 8005c28:	4681      	mov	r9, r0
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	f001 fb26 	bl	800727c <d_unqualified_name>
 8005c30:	68e3      	ldr	r3, [r4, #12]
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	2b49      	cmp	r3, #73	; 0x49
 8005c36:	4683      	mov	fp, r0
 8005c38:	f000 81e1 	beq.w	8005ffe <d_exprlist+0x1352>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	464a      	mov	r2, r9
 8005c40:	2101      	movs	r1, #1
 8005c42:	4620      	mov	r0, r4
 8005c44:	f7fa fac4 	bl	80001d0 <d_make_comp>
 8005c48:	4681      	mov	r9, r0
 8005c4a:	f7ff b9b1 	b.w	8004fb0 <d_exprlist+0x304>
 8005c4e:	2b33      	cmp	r3, #51	; 0x33
 8005c50:	f47f af63 	bne.w	8005b1a <d_exprlist+0xe6e>
 8005c54:	68e3      	ldr	r3, [r4, #12]
 8005c56:	781a      	ldrb	r2, [r3, #0]
 8005c58:	2a5f      	cmp	r2, #95	; 0x5f
 8005c5a:	f000 83b7 	beq.w	80063cc <d_exprlist+0x1720>
 8005c5e:	2200      	movs	r2, #0
 8005c60:	4620      	mov	r0, r4
 8005c62:	9200      	str	r2, [sp, #0]
 8005c64:	f000 fcba 	bl	80065dc <d_expression_1>
 8005c68:	9a00      	ldr	r2, [sp, #0]
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	b12a      	cbz	r2, 8005c7a <d_exprlist+0xfce>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	2137      	movs	r1, #55	; 0x37
 8005c72:	4620      	mov	r0, r4
 8005c74:	f7fa faac 	bl	80001d0 <d_make_comp>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	465a      	mov	r2, fp
 8005c7c:	2135      	movs	r1, #53	; 0x35
 8005c7e:	4620      	mov	r0, r4
 8005c80:	f7fa faa6 	bl	80001d0 <d_make_comp>
 8005c84:	4683      	mov	fp, r0
 8005c86:	f7ff b901 	b.w	8004e8c <d_exprlist+0x1e0>
 8005c8a:	f1bb 0f00 	cmp.w	fp, #0
 8005c8e:	d091      	beq.n	8005bb4 <d_exprlist+0xf08>
 8005c90:	f89b 3000 	ldrb.w	r3, [fp]
 8005c94:	2b70      	cmp	r3, #112	; 0x70
 8005c96:	d001      	beq.n	8005c9c <d_exprlist+0xff0>
 8005c98:	2b6d      	cmp	r3, #109	; 0x6d
 8005c9a:	d18b      	bne.n	8005bb4 <d_exprlist+0xf08>
 8005c9c:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d187      	bne.n	8005bb4 <d_exprlist+0xf08>
 8005ca4:	68e3      	ldr	r3, [r4, #12]
 8005ca6:	781a      	ldrb	r2, [r3, #0]
 8005ca8:	2a5f      	cmp	r2, #95	; 0x5f
 8005caa:	d081      	beq.n	8005bb0 <d_exprlist+0xf04>
 8005cac:	f04f 0b01 	mov.w	fp, #1
 8005cb0:	e782      	b.n	8005bb8 <d_exprlist+0xf0c>
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	f7fe f988 	bl	8003fc8 <d_template_args>
 8005cb8:	4642      	mov	r2, r8
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2104      	movs	r1, #4
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	f7fa fa86 	bl	80001d0 <d_make_comp>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	f7ff b9c2 	b.w	800504e <d_exprlist+0x3a2>
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f002 f942 	bl	8007f54 <d_expr_primary>
 8005cd0:	4683      	mov	fp, r0
 8005cd2:	f7ff b8db 	b.w	8004e8c <d_exprlist+0x1e0>
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	f7fa fc06 	bl	80004e8 <d_compact_number>
 8005cdc:	3001      	adds	r0, #1
 8005cde:	f47f aa80 	bne.w	80051e2 <d_exprlist+0x536>
 8005ce2:	4681      	mov	r9, r0
 8005ce4:	f7ff b964 	b.w	8004fb0 <d_exprlist+0x304>
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f002 f933 	bl	8007f54 <d_expr_primary>
 8005cee:	68e2      	ldr	r2, [r4, #12]
 8005cf0:	4681      	mov	r9, r0
 8005cf2:	7813      	ldrb	r3, [r2, #0]
 8005cf4:	f7ff b9ff 	b.w	80050f6 <d_exprlist+0x44a>
 8005cf8:	08012fd0 	.word	0x08012fd0
 8005cfc:	080130ec 	.word	0x080130ec
 8005d00:	080130f0 	.word	0x080130f0
 8005d04:	080132e0 	.word	0x080132e0
 8005d08:	4620      	mov	r0, r4
 8005d0a:	f7fa fc05 	bl	8000518 <d_template_param>
 8005d0e:	4683      	mov	fp, r0
 8005d10:	f7ff b8bc 	b.w	8004e8c <d_exprlist+0x1e0>
 8005d14:	4620      	mov	r0, r4
 8005d16:	f7fe f957 	bl	8003fc8 <d_template_args>
 8005d1a:	4652      	mov	r2, sl
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2104      	movs	r1, #4
 8005d20:	4620      	mov	r0, r4
 8005d22:	f7fa fa55 	bl	80001d0 <d_make_comp>
 8005d26:	4682      	mov	sl, r0
 8005d28:	f7ff b8ec 	b.w	8004f04 <d_exprlist+0x258>
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	f7fa fbf3 	bl	8000518 <d_template_param>
 8005d32:	68e2      	ldr	r2, [r4, #12]
 8005d34:	4681      	mov	r9, r0
 8005d36:	7813      	ldrb	r3, [r2, #0]
 8005d38:	f7ff b9dd 	b.w	80050f6 <d_exprlist+0x44a>
 8005d3c:	6843      	ldr	r3, [r0, #4]
 8005d3e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005d40:	689a      	ldr	r2, [r3, #8]
 8005d42:	6819      	ldr	r1, [r3, #0]
 8005d44:	9301      	str	r3, [sp, #4]
 8005d46:	3a02      	subs	r2, #2
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4410      	add	r0, r2
 8005d4c:	9100      	str	r1, [sp, #0]
 8005d4e:	6320      	str	r0, [r4, #48]	; 0x30
 8005d50:	49d2      	ldr	r1, [pc, #840]	; (800609c <d_exprlist+0x13f0>)
 8005d52:	4618      	mov	r0, r3
 8005d54:	f002 fbc4 	bl	80084e0 <strcmp>
 8005d58:	9b01      	ldr	r3, [sp, #4]
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	f000 8192 	beq.w	8006084 <d_exprlist+0x13d8>
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	2a03      	cmp	r2, #3
 8005d64:	f63f aed9 	bhi.w	8005b1a <d_exprlist+0xe6e>
 8005d68:	a301      	add	r3, pc, #4	; (adr r3, 8005d70 <d_exprlist+0x10c4>)
 8005d6a:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8005d6e:	bf00      	nop
 8005d70:	080058e1 	.word	0x080058e1
 8005d74:	0800604f 	.word	0x0800604f
 8005d78:	08005995 	.word	0x08005995
 8005d7c:	080058f7 	.word	0x080058f7
 8005d80:	6843      	ldr	r3, [r0, #4]
 8005d82:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	f8d3 b000 	ldr.w	fp, [r3]
 8005d8a:	49c4      	ldr	r1, [pc, #784]	; (800609c <d_exprlist+0x13f0>)
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	3a02      	subs	r2, #2
 8005d90:	4402      	add	r2, r0
 8005d92:	6322      	str	r2, [r4, #48]	; 0x30
 8005d94:	4658      	mov	r0, fp
 8005d96:	f002 fba3 	bl	80084e0 <strcmp>
 8005d9a:	9b00      	ldr	r3, [sp, #0]
 8005d9c:	2800      	cmp	r0, #0
 8005d9e:	f000 81ff 	beq.w	80061a0 <d_exprlist+0x14f4>
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	2b03      	cmp	r3, #3
 8005da6:	f63f aedd 	bhi.w	8005b64 <d_exprlist+0xeb8>
 8005daa:	a201      	add	r2, pc, #4	; (adr r2, 8005db0 <d_exprlist+0x1104>)
 8005dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db0:	080054e7 	.word	0x080054e7
 8005db4:	08006015 	.word	0x08006015
 8005db8:	0800557f 	.word	0x0800557f
 8005dbc:	080054ff 	.word	0x080054ff
 8005dc0:	3102      	adds	r1, #2
 8005dc2:	60e1      	str	r1, [r4, #12]
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f000 fc09 	bl	80065dc <d_expression_1>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	4602      	mov	r2, r0
 8005dce:	2149      	movs	r1, #73	; 0x49
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f7fa f9fd 	bl	80001d0 <d_make_comp>
 8005dd6:	4681      	mov	r9, r0
 8005dd8:	f7ff b8ea 	b.w	8004fb0 <d_exprlist+0x304>
 8005ddc:	1c83      	adds	r3, r0, #2
 8005dde:	60e3      	str	r3, [r4, #12]
 8005de0:	7883      	ldrb	r3, [r0, #2]
 8005de2:	2b54      	cmp	r3, #84	; 0x54
 8005de4:	f040 80d9 	bne.w	8005f9a <d_exprlist+0x12ee>
 8005de8:	1cc2      	adds	r2, r0, #3
 8005dea:	60e2      	str	r2, [r4, #12]
 8005dec:	4658      	mov	r0, fp
 8005dee:	6963      	ldr	r3, [r4, #20]
 8005df0:	69a1      	ldr	r1, [r4, #24]
 8005df2:	428b      	cmp	r3, r1
 8005df4:	f280 80cc 	bge.w	8005f90 <d_exprlist+0x12e4>
 8005df8:	6921      	ldr	r1, [r4, #16]
 8005dfa:	f103 0e01 	add.w	lr, r3, #1
 8005dfe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005e02:	eb11 0983 	adds.w	r9, r1, r3, lsl #2
 8005e06:	f8c4 e014 	str.w	lr, [r4, #20]
 8005e0a:	f43f ab74 	beq.w	80054f6 <d_exprlist+0x84a>
 8005e0e:	f04f 0e06 	mov.w	lr, #6
 8005e12:	f801 e023 	strb.w	lr, [r1, r3, lsl #2]
 8005e16:	f8c9 0004 	str.w	r0, [r9, #4]
 8005e1a:	7813      	ldrb	r3, [r2, #0]
 8005e1c:	f7ff b96b 	b.w	80050f6 <d_exprlist+0x44a>
 8005e20:	f1b9 0f00 	cmp.w	r9, #0
 8005e24:	f43f ae2f 	beq.w	8005a86 <d_exprlist+0xdda>
 8005e28:	f899 3000 	ldrb.w	r3, [r9]
 8005e2c:	2b70      	cmp	r3, #112	; 0x70
 8005e2e:	d002      	beq.n	8005e36 <d_exprlist+0x118a>
 8005e30:	2b6d      	cmp	r3, #109	; 0x6d
 8005e32:	f47f ae28 	bne.w	8005a86 <d_exprlist+0xdda>
 8005e36:	f899 2001 	ldrb.w	r2, [r9, #1]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	f47f ae23 	bne.w	8005a86 <d_exprlist+0xdda>
 8005e40:	68e3      	ldr	r3, [r4, #12]
 8005e42:	781a      	ldrb	r2, [r3, #0]
 8005e44:	2a5f      	cmp	r2, #95	; 0x5f
 8005e46:	f000 8376 	beq.w	8006536 <d_exprlist+0x188a>
 8005e4a:	f04f 0901 	mov.w	r9, #1
 8005e4e:	e61c      	b.n	8005a8a <d_exprlist+0xdde>
 8005e50:	68e3      	ldr	r3, [r4, #12]
 8005e52:	781a      	ldrb	r2, [r3, #0]
 8005e54:	2a5f      	cmp	r2, #95	; 0x5f
 8005e56:	f47f aead 	bne.w	8005bb4 <d_exprlist+0xf08>
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	60e3      	str	r3, [r4, #12]
 8005e5e:	2145      	movs	r1, #69	; 0x45
 8005e60:	4620      	mov	r0, r4
 8005e62:	f7fe ff23 	bl	8004cac <d_exprlist>
 8005e66:	4603      	mov	r3, r0
 8005e68:	e6b3      	b.n	8005bd2 <d_exprlist+0xf26>
 8005e6a:	f1bb 0f00 	cmp.w	fp, #0
 8005e6e:	f43f ae29 	beq.w	8005ac4 <d_exprlist+0xe18>
 8005e72:	f89b 3000 	ldrb.w	r3, [fp]
 8005e76:	2b70      	cmp	r3, #112	; 0x70
 8005e78:	d002      	beq.n	8005e80 <d_exprlist+0x11d4>
 8005e7a:	2b6d      	cmp	r3, #109	; 0x6d
 8005e7c:	f47f ae22 	bne.w	8005ac4 <d_exprlist+0xe18>
 8005e80:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	f47f ae1d 	bne.w	8005ac4 <d_exprlist+0xe18>
 8005e8a:	68e3      	ldr	r3, [r4, #12]
 8005e8c:	781a      	ldrb	r2, [r3, #0]
 8005e8e:	2a5f      	cmp	r2, #95	; 0x5f
 8005e90:	f000 82f7 	beq.w	8006482 <d_exprlist+0x17d6>
 8005e94:	f04f 0b01 	mov.w	fp, #1
 8005e98:	e616      	b.n	8005ac8 <d_exprlist+0xe1c>
 8005e9a:	3204      	adds	r2, #4
 8005e9c:	60e2      	str	r2, [r4, #12]
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	f000 fd6e 	bl	8006980 <d_type>
 8005ea4:	4680      	mov	r8, r0
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	f001 f9e8 	bl	800727c <d_unqualified_name>
 8005eac:	68e3      	ldr	r3, [r4, #12]
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	2b49      	cmp	r3, #73	; 0x49
 8005eb2:	4681      	mov	r9, r0
 8005eb4:	f000 810e 	beq.w	80060d4 <d_exprlist+0x1428>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	4642      	mov	r2, r8
 8005ebc:	2101      	movs	r1, #1
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	f7fa f986 	bl	80001d0 <d_make_comp>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	f7ff b8c2 	b.w	800504e <d_exprlist+0x3a2>
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f000 fd58 	bl	8006980 <d_type>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	e67e      	b.n	8005bd2 <d_exprlist+0xf26>
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	f7fe f877 	bl	8003fc8 <d_template_args>
 8005eda:	464a      	mov	r2, r9
 8005edc:	4603      	mov	r3, r0
 8005ede:	2104      	movs	r1, #4
 8005ee0:	f7ff bb04 	b.w	80054ec <d_exprlist+0x840>
 8005ee4:	3102      	adds	r1, #2
 8005ee6:	60e1      	str	r1, [r4, #12]
 8005ee8:	4620      	mov	r0, r4
 8005eea:	f000 fd49 	bl	8006980 <d_type>
 8005eee:	4682      	mov	sl, r0
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f001 f9c3 	bl	800727c <d_unqualified_name>
 8005ef6:	68e3      	ldr	r3, [r4, #12]
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	2b49      	cmp	r3, #73	; 0x49
 8005efc:	4683      	mov	fp, r0
 8005efe:	f000 80de 	beq.w	80060be <d_exprlist+0x1412>
 8005f02:	4603      	mov	r3, r0
 8005f04:	4652      	mov	r2, sl
 8005f06:	2101      	movs	r1, #1
 8005f08:	4620      	mov	r0, r4
 8005f0a:	f7fa f961 	bl	80001d0 <d_make_comp>
 8005f0e:	4682      	mov	sl, r0
 8005f10:	f7fe bff8 	b.w	8004f04 <d_exprlist+0x258>
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8005f1a:	2a01      	cmp	r2, #1
 8005f1c:	d903      	bls.n	8005f26 <d_exprlist+0x127a>
 8005f1e:	3b72      	subs	r3, #114	; 0x72
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	f63f aa2f 	bhi.w	8005384 <d_exprlist+0x6d8>
 8005f26:	4620      	mov	r0, r4
 8005f28:	f000 fd2a 	bl	8006980 <d_type>
 8005f2c:	9000      	str	r0, [sp, #0]
 8005f2e:	f7ff ba2d 	b.w	800538c <d_exprlist+0x6e0>
 8005f32:	4620      	mov	r0, r4
 8005f34:	f000 fb52 	bl	80065dc <d_expression_1>
 8005f38:	9000      	str	r0, [sp, #0]
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	f000 fb4e 	bl	80065dc <d_expression_1>
 8005f40:	4683      	mov	fp, r0
 8005f42:	4620      	mov	r0, r4
 8005f44:	f000 fb4a 	bl	80065dc <d_expression_1>
 8005f48:	f7ff b9ff 	b.w	800534a <d_exprlist+0x69e>
 8005f4c:	3204      	adds	r2, #4
 8005f4e:	60e2      	str	r2, [r4, #12]
 8005f50:	4620      	mov	r0, r4
 8005f52:	f000 fb43 	bl	80065dc <d_expression_1>
 8005f56:	2300      	movs	r3, #0
 8005f58:	4602      	mov	r2, r0
 8005f5a:	2149      	movs	r1, #73	; 0x49
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f7fa f937 	bl	80001d0 <d_make_comp>
 8005f62:	4602      	mov	r2, r0
 8005f64:	f7ff b873 	b.w	800504e <d_exprlist+0x3a2>
 8005f68:	1c82      	adds	r2, r0, #2
 8005f6a:	60e2      	str	r2, [r4, #12]
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f000 fd07 	bl	8006980 <d_type>
 8005f72:	4681      	mov	r9, r0
 8005f74:	4620      	mov	r0, r4
 8005f76:	f001 f981 	bl	800727c <d_unqualified_name>
 8005f7a:	68e3      	ldr	r3, [r4, #12]
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	2b49      	cmp	r3, #73	; 0x49
 8005f80:	4683      	mov	fp, r0
 8005f82:	f000 818c 	beq.w	800629e <d_exprlist+0x15f2>
 8005f86:	4603      	mov	r3, r0
 8005f88:	464a      	mov	r2, r9
 8005f8a:	2101      	movs	r1, #1
 8005f8c:	f7ff baae 	b.w	80054ec <d_exprlist+0x840>
 8005f90:	7813      	ldrb	r3, [r2, #0]
 8005f92:	f04f 0900 	mov.w	r9, #0
 8005f96:	f7ff b8ae 	b.w	80050f6 <d_exprlist+0x44a>
 8005f9a:	4620      	mov	r0, r4
 8005f9c:	f7fa faa4 	bl	80004e8 <d_compact_number>
 8005fa0:	3001      	adds	r0, #1
 8005fa2:	68e2      	ldr	r2, [r4, #12]
 8005fa4:	f47f af23 	bne.w	8005dee <d_exprlist+0x1142>
 8005fa8:	4681      	mov	r9, r0
 8005faa:	7813      	ldrb	r3, [r2, #0]
 8005fac:	f7ff b8a3 	b.w	80050f6 <d_exprlist+0x44a>
 8005fb0:	3202      	adds	r2, #2
 8005fb2:	60e2      	str	r2, [r4, #12]
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	f000 fce3 	bl	8006980 <d_type>
 8005fba:	4683      	mov	fp, r0
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	f001 f95d 	bl	800727c <d_unqualified_name>
 8005fc2:	68e3      	ldr	r3, [r4, #12]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	2b49      	cmp	r3, #73	; 0x49
 8005fc8:	f000 819a 	beq.w	8006300 <d_exprlist+0x1654>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	465a      	mov	r2, fp
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	f7fa f8fc 	bl	80001d0 <d_make_comp>
 8005fd8:	4683      	mov	fp, r0
 8005fda:	f7fe bf57 	b.w	8004e8c <d_exprlist+0x1e0>
 8005fde:	4620      	mov	r0, r4
 8005fe0:	f7fa fa82 	bl	80004e8 <d_compact_number>
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	f47f ad32 	bne.w	8005a4e <d_exprlist+0xda2>
 8005fea:	4683      	mov	fp, r0
 8005fec:	f7fe bf4e 	b.w	8004e8c <d_exprlist+0x1e0>
 8005ff0:	2145      	movs	r1, #69	; 0x45
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	f7fe fe5a 	bl	8004cac <d_exprlist>
 8005ff8:	4683      	mov	fp, r0
 8005ffa:	f7ff b9e3 	b.w	80053c4 <d_exprlist+0x718>
 8005ffe:	4620      	mov	r0, r4
 8006000:	f7fd ffe2 	bl	8003fc8 <d_template_args>
 8006004:	465a      	mov	r2, fp
 8006006:	4603      	mov	r3, r0
 8006008:	2104      	movs	r1, #4
 800600a:	4620      	mov	r0, r4
 800600c:	f7fa f8e0 	bl	80001d0 <d_make_comp>
 8006010:	4603      	mov	r3, r0
 8006012:	e614      	b.n	8005c3e <d_exprlist+0xf92>
 8006014:	f1bb 0f00 	cmp.w	fp, #0
 8006018:	f43f adee 	beq.w	8005bf8 <d_exprlist+0xf4c>
 800601c:	f89b 3000 	ldrb.w	r3, [fp]
 8006020:	2b70      	cmp	r3, #112	; 0x70
 8006022:	d002      	beq.n	800602a <d_exprlist+0x137e>
 8006024:	2b6d      	cmp	r3, #109	; 0x6d
 8006026:	f47f ade7 	bne.w	8005bf8 <d_exprlist+0xf4c>
 800602a:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800602e:	429a      	cmp	r2, r3
 8006030:	f47f ade2 	bne.w	8005bf8 <d_exprlist+0xf4c>
 8006034:	68e3      	ldr	r3, [r4, #12]
 8006036:	781a      	ldrb	r2, [r3, #0]
 8006038:	2a5f      	cmp	r2, #95	; 0x5f
 800603a:	f000 81cf 	beq.w	80063dc <d_exprlist+0x1730>
 800603e:	f04f 0b01 	mov.w	fp, #1
 8006042:	e5db      	b.n	8005bfc <d_exprlist+0xf50>
 8006044:	4620      	mov	r0, r4
 8006046:	f000 fc9b 	bl	8006980 <d_type>
 800604a:	4603      	mov	r3, r0
 800604c:	e52a      	b.n	8005aa4 <d_exprlist+0xdf8>
 800604e:	9b00      	ldr	r3, [sp, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	f43f ae04 	beq.w	8005c5e <d_exprlist+0xfb2>
 8006056:	781a      	ldrb	r2, [r3, #0]
 8006058:	2a70      	cmp	r2, #112	; 0x70
 800605a:	d002      	beq.n	8006062 <d_exprlist+0x13b6>
 800605c:	2a6d      	cmp	r2, #109	; 0x6d
 800605e:	f47f adfe 	bne.w	8005c5e <d_exprlist+0xfb2>
 8006062:	9b00      	ldr	r3, [sp, #0]
 8006064:	785b      	ldrb	r3, [r3, #1]
 8006066:	4293      	cmp	r3, r2
 8006068:	f47f adf9 	bne.w	8005c5e <d_exprlist+0xfb2>
 800606c:	68e3      	ldr	r3, [r4, #12]
 800606e:	781a      	ldrb	r2, [r3, #0]
 8006070:	2a5f      	cmp	r2, #95	; 0x5f
 8006072:	f000 81b6 	beq.w	80063e2 <d_exprlist+0x1736>
 8006076:	2201      	movs	r2, #1
 8006078:	e5f2      	b.n	8005c60 <d_exprlist+0xfb4>
 800607a:	4620      	mov	r0, r4
 800607c:	f000 fc80 	bl	8006980 <d_type>
 8006080:	4603      	mov	r3, r0
 8006082:	e52e      	b.n	8005ae2 <d_exprlist+0xe36>
 8006084:	4620      	mov	r0, r4
 8006086:	f000 fc7b 	bl	8006980 <d_type>
 800608a:	4603      	mov	r3, r0
 800608c:	e5f5      	b.n	8005c7a <d_exprlist+0xfce>
 800608e:	2145      	movs	r1, #69	; 0x45
 8006090:	4620      	mov	r0, r4
 8006092:	f7fe fe0b 	bl	8004cac <d_exprlist>
 8006096:	4681      	mov	r9, r0
 8006098:	f7ff bb49 	b.w	800572e <d_exprlist+0xa82>
 800609c:	080132e0 	.word	0x080132e0
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80060a6:	2a01      	cmp	r2, #1
 80060a8:	d903      	bls.n	80060b2 <d_exprlist+0x1406>
 80060aa:	3b72      	subs	r3, #114	; 0x72
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	f63f ab1e 	bhi.w	80056ee <d_exprlist+0xa42>
 80060b2:	4620      	mov	r0, r4
 80060b4:	f000 fc64 	bl	8006980 <d_type>
 80060b8:	4682      	mov	sl, r0
 80060ba:	f7ff bb1c 	b.w	80056f6 <d_exprlist+0xa4a>
 80060be:	4620      	mov	r0, r4
 80060c0:	f7fd ff82 	bl	8003fc8 <d_template_args>
 80060c4:	465a      	mov	r2, fp
 80060c6:	4603      	mov	r3, r0
 80060c8:	2104      	movs	r1, #4
 80060ca:	4620      	mov	r0, r4
 80060cc:	f7fa f880 	bl	80001d0 <d_make_comp>
 80060d0:	4603      	mov	r3, r0
 80060d2:	e717      	b.n	8005f04 <d_exprlist+0x1258>
 80060d4:	4620      	mov	r0, r4
 80060d6:	f7fd ff77 	bl	8003fc8 <d_template_args>
 80060da:	464a      	mov	r2, r9
 80060dc:	4603      	mov	r3, r0
 80060de:	2104      	movs	r1, #4
 80060e0:	4620      	mov	r0, r4
 80060e2:	f7fa f875 	bl	80001d0 <d_make_comp>
 80060e6:	4603      	mov	r3, r0
 80060e8:	e6e7      	b.n	8005eba <d_exprlist+0x120e>
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80060f0:	2a01      	cmp	r2, #1
 80060f2:	d903      	bls.n	80060fc <d_exprlist+0x1450>
 80060f4:	3b72      	subs	r3, #114	; 0x72
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	f63f a9c7 	bhi.w	800548a <d_exprlist+0x7de>
 80060fc:	4620      	mov	r0, r4
 80060fe:	f000 fc3f 	bl	8006980 <d_type>
 8006102:	9000      	str	r0, [sp, #0]
 8006104:	f7ff b9c5 	b.w	8005492 <d_exprlist+0x7e6>
 8006108:	3301      	adds	r3, #1
 800610a:	60e3      	str	r3, [r4, #12]
 800610c:	2145      	movs	r1, #69	; 0x45
 800610e:	4620      	mov	r0, r4
 8006110:	f7fe fdcc 	bl	8004cac <d_exprlist>
 8006114:	4603      	mov	r3, r0
 8006116:	464a      	mov	r2, r9
 8006118:	2135      	movs	r1, #53	; 0x35
 800611a:	f7ff b9e7 	b.w	80054ec <d_exprlist+0x840>
 800611e:	2145      	movs	r1, #69	; 0x45
 8006120:	4620      	mov	r0, r4
 8006122:	f7fe fdc3 	bl	8004cac <d_exprlist>
 8006126:	4683      	mov	fp, r0
 8006128:	f7ff b9cf 	b.w	80054ca <d_exprlist+0x81e>
 800612c:	3202      	adds	r2, #2
 800612e:	60e2      	str	r2, [r4, #12]
 8006130:	4620      	mov	r0, r4
 8006132:	f000 fa53 	bl	80065dc <d_expression_1>
 8006136:	2300      	movs	r3, #0
 8006138:	4602      	mov	r2, r0
 800613a:	2149      	movs	r1, #73	; 0x49
 800613c:	4620      	mov	r0, r4
 800613e:	f7fa f847 	bl	80001d0 <d_make_comp>
 8006142:	4683      	mov	fp, r0
 8006144:	f7fe bea2 	b.w	8004e8c <d_exprlist+0x1e0>
 8006148:	4620      	mov	r0, r4
 800614a:	f000 fa47 	bl	80065dc <d_expression_1>
 800614e:	4681      	mov	r9, r0
 8006150:	4620      	mov	r0, r4
 8006152:	f000 fa43 	bl	80065dc <d_expression_1>
 8006156:	4682      	mov	sl, r0
 8006158:	4620      	mov	r0, r4
 800615a:	f000 fa3f 	bl	80065dc <d_expression_1>
 800615e:	f7ff baa9 	b.w	80056b4 <d_exprlist+0xa08>
 8006162:	4620      	mov	r0, r4
 8006164:	f000 fa3a 	bl	80065dc <d_expression_1>
 8006168:	4683      	mov	fp, r0
 800616a:	f7ff b92b 	b.w	80053c4 <d_exprlist+0x718>
 800616e:	4620      	mov	r0, r4
 8006170:	f7fd ff2a 	bl	8003fc8 <d_template_args>
 8006174:	465a      	mov	r2, fp
 8006176:	4603      	mov	r3, r0
 8006178:	2104      	movs	r1, #4
 800617a:	4620      	mov	r0, r4
 800617c:	f7fa f828 	bl	80001d0 <d_make_comp>
 8006180:	4683      	mov	fp, r0
 8006182:	f7ff b91f 	b.w	80053c4 <d_exprlist+0x718>
 8006186:	4620      	mov	r0, r4
 8006188:	f000 fa28 	bl	80065dc <d_expression_1>
 800618c:	9000      	str	r0, [sp, #0]
 800618e:	4620      	mov	r0, r4
 8006190:	f000 fa24 	bl	80065dc <d_expression_1>
 8006194:	4683      	mov	fp, r0
 8006196:	4620      	mov	r0, r4
 8006198:	f000 fa20 	bl	80065dc <d_expression_1>
 800619c:	f7ff b958 	b.w	8005450 <d_exprlist+0x7a4>
 80061a0:	4620      	mov	r0, r4
 80061a2:	f000 fbed 	bl	8006980 <d_type>
 80061a6:	464a      	mov	r2, r9
 80061a8:	4603      	mov	r3, r0
 80061aa:	2135      	movs	r1, #53	; 0x35
 80061ac:	f7ff b99e 	b.w	80054ec <d_exprlist+0x840>
 80061b0:	3301      	adds	r3, #1
 80061b2:	60e3      	str	r3, [r4, #12]
 80061b4:	2000      	movs	r0, #0
 80061b6:	f7ff b8c8 	b.w	800534a <d_exprlist+0x69e>
 80061ba:	785a      	ldrb	r2, [r3, #1]
 80061bc:	2a69      	cmp	r2, #105	; 0x69
 80061be:	f47f ab44 	bne.w	800584a <d_exprlist+0xb9e>
 80061c2:	3302      	adds	r3, #2
 80061c4:	60e3      	str	r3, [r4, #12]
 80061c6:	2145      	movs	r1, #69	; 0x45
 80061c8:	4620      	mov	r0, r4
 80061ca:	f7fe fd6f 	bl	8004cac <d_exprlist>
 80061ce:	f7ff b93f 	b.w	8005450 <d_exprlist+0x7a4>
 80061d2:	3301      	adds	r3, #1
 80061d4:	60e3      	str	r3, [r4, #12]
 80061d6:	2000      	movs	r0, #0
 80061d8:	f7ff b93a 	b.w	8005450 <d_exprlist+0x7a4>
 80061dc:	4620      	mov	r0, r4
 80061de:	f000 f9fd 	bl	80065dc <d_expression_1>
 80061e2:	4683      	mov	fp, r0
 80061e4:	f7ff b971 	b.w	80054ca <d_exprlist+0x81e>
 80061e8:	4620      	mov	r0, r4
 80061ea:	f000 f9f7 	bl	80065dc <d_expression_1>
 80061ee:	4683      	mov	fp, r0
 80061f0:	f7ff b9f5 	b.w	80055de <d_exprlist+0x932>
 80061f4:	3301      	adds	r3, #1
 80061f6:	60e3      	str	r3, [r4, #12]
 80061f8:	2145      	movs	r1, #69	; 0x45
 80061fa:	4620      	mov	r0, r4
 80061fc:	f7fe fd56 	bl	8004cac <d_exprlist>
 8006200:	4603      	mov	r3, r0
 8006202:	e44f      	b.n	8005aa4 <d_exprlist+0xdf8>
 8006204:	4620      	mov	r0, r4
 8006206:	f000 f9e9 	bl	80065dc <d_expression_1>
 800620a:	4681      	mov	r9, r0
 800620c:	f7ff ba8f 	b.w	800572e <d_exprlist+0xa82>
 8006210:	785a      	ldrb	r2, [r3, #1]
 8006212:	2a69      	cmp	r2, #105	; 0x69
 8006214:	f47f ab12 	bne.w	800583c <d_exprlist+0xb90>
 8006218:	3302      	adds	r3, #2
 800621a:	60e3      	str	r3, [r4, #12]
 800621c:	2145      	movs	r1, #69	; 0x45
 800621e:	4620      	mov	r0, r4
 8006220:	f7fe fd44 	bl	8004cac <d_exprlist>
 8006224:	f7ff ba46 	b.w	80056b4 <d_exprlist+0xa08>
 8006228:	3301      	adds	r3, #1
 800622a:	60e3      	str	r3, [r4, #12]
 800622c:	2000      	movs	r0, #0
 800622e:	f7ff ba41 	b.w	80056b4 <d_exprlist+0xa08>
 8006232:	2145      	movs	r1, #69	; 0x45
 8006234:	4620      	mov	r0, r4
 8006236:	f7fe fd39 	bl	8004cac <d_exprlist>
 800623a:	4683      	mov	fp, r0
 800623c:	f7ff b9cf 	b.w	80055de <d_exprlist+0x932>
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 8006246:	2a01      	cmp	r2, #1
 8006248:	d903      	bls.n	8006252 <d_exprlist+0x15a6>
 800624a:	3b72      	subs	r3, #114	; 0x72
 800624c:	2b01      	cmp	r3, #1
 800624e:	f63f a99d 	bhi.w	800558c <d_exprlist+0x8e0>
 8006252:	4620      	mov	r0, r4
 8006254:	f000 fb94 	bl	8006980 <d_type>
 8006258:	9000      	str	r0, [sp, #0]
 800625a:	f7ff b99b 	b.w	8005594 <d_exprlist+0x8e8>
 800625e:	785a      	ldrb	r2, [r3, #1]
 8006260:	2a69      	cmp	r2, #105	; 0x69
 8006262:	f47e afaf 	bne.w	80051c4 <d_exprlist+0x518>
 8006266:	3302      	adds	r3, #2
 8006268:	60e3      	str	r3, [r4, #12]
 800626a:	2145      	movs	r1, #69	; 0x45
 800626c:	4620      	mov	r0, r4
 800626e:	f7fe fd1d 	bl	8004cac <d_exprlist>
 8006272:	f7ff b86a 	b.w	800534a <d_exprlist+0x69e>
 8006276:	4620      	mov	r0, r4
 8006278:	f7fd fea6 	bl	8003fc8 <d_template_args>
 800627c:	465a      	mov	r2, fp
 800627e:	4603      	mov	r3, r0
 8006280:	2104      	movs	r1, #4
 8006282:	4620      	mov	r0, r4
 8006284:	f7f9 ffa4 	bl	80001d0 <d_make_comp>
 8006288:	4683      	mov	fp, r0
 800628a:	f7ff b91e 	b.w	80054ca <d_exprlist+0x81e>
 800628e:	3301      	adds	r3, #1
 8006290:	60e3      	str	r3, [r4, #12]
 8006292:	2145      	movs	r1, #69	; 0x45
 8006294:	4620      	mov	r0, r4
 8006296:	f7fe fd09 	bl	8004cac <d_exprlist>
 800629a:	4603      	mov	r3, r0
 800629c:	e421      	b.n	8005ae2 <d_exprlist+0xe36>
 800629e:	4620      	mov	r0, r4
 80062a0:	f7fd fe92 	bl	8003fc8 <d_template_args>
 80062a4:	465a      	mov	r2, fp
 80062a6:	4603      	mov	r3, r0
 80062a8:	2104      	movs	r1, #4
 80062aa:	4620      	mov	r0, r4
 80062ac:	f7f9 ff90 	bl	80001d0 <d_make_comp>
 80062b0:	464a      	mov	r2, r9
 80062b2:	4603      	mov	r3, r0
 80062b4:	2101      	movs	r1, #1
 80062b6:	f7ff b919 	b.w	80054ec <d_exprlist+0x840>
 80062ba:	4620      	mov	r0, r4
 80062bc:	f7fd fe84 	bl	8003fc8 <d_template_args>
 80062c0:	464a      	mov	r2, r9
 80062c2:	4603      	mov	r3, r0
 80062c4:	2104      	movs	r1, #4
 80062c6:	4620      	mov	r0, r4
 80062c8:	f7f9 ff82 	bl	80001d0 <d_make_comp>
 80062cc:	4681      	mov	r9, r0
 80062ce:	f7ff ba2e 	b.w	800572e <d_exprlist+0xa82>
 80062d2:	4620      	mov	r0, r4
 80062d4:	f000 f982 	bl	80065dc <d_expression_1>
 80062d8:	9000      	str	r0, [sp, #0]
 80062da:	4620      	mov	r0, r4
 80062dc:	f000 f97e 	bl	80065dc <d_expression_1>
 80062e0:	4683      	mov	fp, r0
 80062e2:	4620      	mov	r0, r4
 80062e4:	f000 f97a 	bl	80065dc <d_expression_1>
 80062e8:	f7ff b937 	b.w	800555a <d_exprlist+0x8ae>
 80062ec:	3201      	adds	r2, #1
 80062ee:	60e2      	str	r2, [r4, #12]
 80062f0:	2000      	movs	r0, #0
 80062f2:	f7ff b932 	b.w	800555a <d_exprlist+0x8ae>
 80062f6:	3301      	adds	r3, #1
 80062f8:	60e3      	str	r3, [r4, #12]
 80062fa:	2000      	movs	r0, #0
 80062fc:	f7ff bb28 	b.w	8005950 <d_exprlist+0xca4>
 8006300:	9000      	str	r0, [sp, #0]
 8006302:	4620      	mov	r0, r4
 8006304:	f7fd fe60 	bl	8003fc8 <d_template_args>
 8006308:	9a00      	ldr	r2, [sp, #0]
 800630a:	4603      	mov	r3, r0
 800630c:	2104      	movs	r1, #4
 800630e:	4620      	mov	r0, r4
 8006310:	f7f9 ff5e 	bl	80001d0 <d_make_comp>
 8006314:	4603      	mov	r3, r0
 8006316:	e65a      	b.n	8005fce <d_exprlist+0x1322>
 8006318:	4620      	mov	r0, r4
 800631a:	f000 f95f 	bl	80065dc <d_expression_1>
 800631e:	9000      	str	r0, [sp, #0]
 8006320:	4620      	mov	r0, r4
 8006322:	f000 f95b 	bl	80065dc <d_expression_1>
 8006326:	9001      	str	r0, [sp, #4]
 8006328:	4620      	mov	r0, r4
 800632a:	f000 f957 	bl	80065dc <d_expression_1>
 800632e:	f7ff bb0f 	b.w	8005950 <d_exprlist+0xca4>
 8006332:	2145      	movs	r1, #69	; 0x45
 8006334:	4620      	mov	r0, r4
 8006336:	f7fe fcb9 	bl	8004cac <d_exprlist>
 800633a:	4602      	mov	r2, r0
 800633c:	f7ff bb5b 	b.w	80059f6 <d_exprlist+0xd4a>
 8006340:	7812      	ldrb	r2, [r2, #0]
 8006342:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 8006346:	2901      	cmp	r1, #1
 8006348:	d903      	bls.n	8006352 <d_exprlist+0x16a6>
 800634a:	3a72      	subs	r2, #114	; 0x72
 800634c:	2a01      	cmp	r2, #1
 800634e:	f63f ab28 	bhi.w	80059a2 <d_exprlist+0xcf6>
 8006352:	4620      	mov	r0, r4
 8006354:	f000 fb14 	bl	8006980 <d_type>
 8006358:	9001      	str	r0, [sp, #4]
 800635a:	f7ff bb26 	b.w	80059aa <d_exprlist+0xcfe>
 800635e:	4620      	mov	r0, r4
 8006360:	f000 f93c 	bl	80065dc <d_expression_1>
 8006364:	4602      	mov	r2, r0
 8006366:	f7ff bb46 	b.w	80059f6 <d_exprlist+0xd4a>
 800636a:	2b6f      	cmp	r3, #111	; 0x6f
 800636c:	d017      	beq.n	800639e <d_exprlist+0x16f2>
 800636e:	2b69      	cmp	r3, #105	; 0x69
 8006370:	d11d      	bne.n	80063ae <d_exprlist+0x1702>
 8006372:	7853      	ldrb	r3, [r2, #1]
 8006374:	2b6c      	cmp	r3, #108	; 0x6c
 8006376:	f47f aa9a 	bne.w	80058ae <d_exprlist+0xc02>
 800637a:	f04f 0b00 	mov.w	fp, #0
 800637e:	68e3      	ldr	r3, [r4, #12]
 8006380:	3302      	adds	r3, #2
 8006382:	60e3      	str	r3, [r4, #12]
 8006384:	2145      	movs	r1, #69	; 0x45
 8006386:	4620      	mov	r0, r4
 8006388:	f7fe fc90 	bl	8004cac <d_exprlist>
 800638c:	465a      	mov	r2, fp
 800638e:	4603      	mov	r3, r0
 8006390:	2130      	movs	r1, #48	; 0x30
 8006392:	4620      	mov	r0, r4
 8006394:	f7f9 ff1c 	bl	80001d0 <d_make_comp>
 8006398:	4683      	mov	fp, r0
 800639a:	f7fe bd77 	b.w	8004e8c <d_exprlist+0x1e0>
 800639e:	7853      	ldrb	r3, [r2, #1]
 80063a0:	2b6e      	cmp	r3, #110	; 0x6e
 80063a2:	f47f aa84 	bne.w	80058ae <d_exprlist+0xc02>
 80063a6:	3202      	adds	r2, #2
 80063a8:	60e2      	str	r2, [r4, #12]
 80063aa:	f7fe beb5 	b.w	8005118 <d_exprlist+0x46c>
 80063ae:	2b74      	cmp	r3, #116	; 0x74
 80063b0:	f47f aa7d 	bne.w	80058ae <d_exprlist+0xc02>
 80063b4:	7853      	ldrb	r3, [r2, #1]
 80063b6:	2b6c      	cmp	r3, #108	; 0x6c
 80063b8:	f47f aa79 	bne.w	80058ae <d_exprlist+0xc02>
 80063bc:	4620      	mov	r0, r4
 80063be:	f000 fadf 	bl	8006980 <d_type>
 80063c2:	4683      	mov	fp, r0
 80063c4:	e7db      	b.n	800637e <d_exprlist+0x16d2>
 80063c6:	460a      	mov	r2, r1
 80063c8:	f7fe be41 	b.w	800504e <d_exprlist+0x3a2>
 80063cc:	3301      	adds	r3, #1
 80063ce:	60e3      	str	r3, [r4, #12]
 80063d0:	2145      	movs	r1, #69	; 0x45
 80063d2:	4620      	mov	r0, r4
 80063d4:	f7fe fc6a 	bl	8004cac <d_exprlist>
 80063d8:	4603      	mov	r3, r0
 80063da:	e44e      	b.n	8005c7a <d_exprlist+0xfce>
 80063dc:	3301      	adds	r3, #1
 80063de:	60e3      	str	r3, [r4, #12]
 80063e0:	e40a      	b.n	8005bf8 <d_exprlist+0xf4c>
 80063e2:	3301      	adds	r3, #1
 80063e4:	60e3      	str	r3, [r4, #12]
 80063e6:	e43a      	b.n	8005c5e <d_exprlist+0xfb2>
 80063e8:	f04f 0a00 	mov.w	sl, #0
 80063ec:	3102      	adds	r1, #2
 80063ee:	60e1      	str	r1, [r4, #12]
 80063f0:	4620      	mov	r0, r4
 80063f2:	2145      	movs	r1, #69	; 0x45
 80063f4:	f7fe fc5a 	bl	8004cac <d_exprlist>
 80063f8:	4652      	mov	r2, sl
 80063fa:	4603      	mov	r3, r0
 80063fc:	2130      	movs	r1, #48	; 0x30
 80063fe:	4620      	mov	r0, r4
 8006400:	f7f9 fee6 	bl	80001d0 <d_make_comp>
 8006404:	4682      	mov	sl, r0
 8006406:	f7fe bd7d 	b.w	8004f04 <d_exprlist+0x258>
 800640a:	2b6f      	cmp	r3, #111	; 0x6f
 800640c:	d010      	beq.n	8006430 <d_exprlist+0x1784>
 800640e:	2b69      	cmp	r3, #105	; 0x69
 8006410:	d13b      	bne.n	800648a <d_exprlist+0x17de>
 8006412:	7843      	ldrb	r3, [r0, #1]
 8006414:	2b6c      	cmp	r3, #108	; 0x6c
 8006416:	f47e af0f 	bne.w	8005238 <d_exprlist+0x58c>
 800641a:	1c82      	adds	r2, r0, #2
 800641c:	60e2      	str	r2, [r4, #12]
 800641e:	2145      	movs	r1, #69	; 0x45
 8006420:	4620      	mov	r0, r4
 8006422:	f7fe fc43 	bl	8004cac <d_exprlist>
 8006426:	465a      	mov	r2, fp
 8006428:	4603      	mov	r3, r0
 800642a:	2130      	movs	r1, #48	; 0x30
 800642c:	f7ff b85e 	b.w	80054ec <d_exprlist+0x840>
 8006430:	7843      	ldrb	r3, [r0, #1]
 8006432:	2b6e      	cmp	r3, #110	; 0x6e
 8006434:	f47e af00 	bne.w	8005238 <d_exprlist+0x58c>
 8006438:	1c82      	adds	r2, r0, #2
 800643a:	60e2      	str	r2, [r4, #12]
 800643c:	f7fe be51 	b.w	80050e2 <d_exprlist+0x436>
 8006440:	2b6f      	cmp	r3, #111	; 0x6f
 8006442:	d016      	beq.n	8006472 <d_exprlist+0x17c6>
 8006444:	2b69      	cmp	r3, #105	; 0x69
 8006446:	d12d      	bne.n	80064a4 <d_exprlist+0x17f8>
 8006448:	78d3      	ldrb	r3, [r2, #3]
 800644a:	2b6c      	cmp	r3, #108	; 0x6c
 800644c:	f47f a8d8 	bne.w	8005600 <d_exprlist+0x954>
 8006450:	f04f 0800 	mov.w	r8, #0
 8006454:	3102      	adds	r1, #2
 8006456:	60e1      	str	r1, [r4, #12]
 8006458:	4620      	mov	r0, r4
 800645a:	2145      	movs	r1, #69	; 0x45
 800645c:	f7fe fc26 	bl	8004cac <d_exprlist>
 8006460:	4642      	mov	r2, r8
 8006462:	4603      	mov	r3, r0
 8006464:	2130      	movs	r1, #48	; 0x30
 8006466:	4620      	mov	r0, r4
 8006468:	f7f9 feb2 	bl	80001d0 <d_make_comp>
 800646c:	4602      	mov	r2, r0
 800646e:	f7fe bdee 	b.w	800504e <d_exprlist+0x3a2>
 8006472:	78d3      	ldrb	r3, [r2, #3]
 8006474:	2b6e      	cmp	r3, #110	; 0x6e
 8006476:	f47f a8c3 	bne.w	8005600 <d_exprlist+0x954>
 800647a:	3204      	adds	r2, #4
 800647c:	60e2      	str	r2, [r4, #12]
 800647e:	f7fe bdd9 	b.w	8005034 <d_exprlist+0x388>
 8006482:	3301      	adds	r3, #1
 8006484:	60e3      	str	r3, [r4, #12]
 8006486:	f7ff bb1d 	b.w	8005ac4 <d_exprlist+0xe18>
 800648a:	2b74      	cmp	r3, #116	; 0x74
 800648c:	f47e aed4 	bne.w	8005238 <d_exprlist+0x58c>
 8006490:	7843      	ldrb	r3, [r0, #1]
 8006492:	2b6c      	cmp	r3, #108	; 0x6c
 8006494:	f47e aed0 	bne.w	8005238 <d_exprlist+0x58c>
 8006498:	4620      	mov	r0, r4
 800649a:	f000 fa71 	bl	8006980 <d_type>
 800649e:	4683      	mov	fp, r0
 80064a0:	68e0      	ldr	r0, [r4, #12]
 80064a2:	e7ba      	b.n	800641a <d_exprlist+0x176e>
 80064a4:	2b74      	cmp	r3, #116	; 0x74
 80064a6:	f47f a8ab 	bne.w	8005600 <d_exprlist+0x954>
 80064aa:	78d3      	ldrb	r3, [r2, #3]
 80064ac:	2b6c      	cmp	r3, #108	; 0x6c
 80064ae:	f47f a8a7 	bne.w	8005600 <d_exprlist+0x954>
 80064b2:	4620      	mov	r0, r4
 80064b4:	f000 fa64 	bl	8006980 <d_type>
 80064b8:	68e1      	ldr	r1, [r4, #12]
 80064ba:	4680      	mov	r8, r0
 80064bc:	e7ca      	b.n	8006454 <d_exprlist+0x17a8>
 80064be:	7853      	ldrb	r3, [r2, #1]
 80064c0:	2b69      	cmp	r3, #105	; 0x69
 80064c2:	d00f      	beq.n	80064e4 <d_exprlist+0x1838>
 80064c4:	f04f 0900 	mov.w	r9, #0
 80064c8:	f7ff b9f1 	b.w	80058ae <d_exprlist+0xc02>
 80064cc:	785a      	ldrb	r2, [r3, #1]
 80064ce:	2a69      	cmp	r2, #105	; 0x69
 80064d0:	f47f ab23 	bne.w	8005b1a <d_exprlist+0xe6e>
 80064d4:	3302      	adds	r3, #2
 80064d6:	60e3      	str	r3, [r4, #12]
 80064d8:	2145      	movs	r1, #69	; 0x45
 80064da:	4620      	mov	r0, r4
 80064dc:	f7fe fbe6 	bl	8004cac <d_exprlist>
 80064e0:	f7ff ba36 	b.w	8005950 <d_exprlist+0xca4>
 80064e4:	3202      	adds	r2, #2
 80064e6:	60e2      	str	r2, [r4, #12]
 80064e8:	2145      	movs	r1, #69	; 0x45
 80064ea:	4620      	mov	r0, r4
 80064ec:	f7fe fbde 	bl	8004cac <d_exprlist>
 80064f0:	f7ff b833 	b.w	800555a <d_exprlist+0x8ae>
 80064f4:	2b6f      	cmp	r3, #111	; 0x6f
 80064f6:	d016      	beq.n	8006526 <d_exprlist+0x187a>
 80064f8:	2b69      	cmp	r3, #105	; 0x69
 80064fa:	d120      	bne.n	800653e <d_exprlist+0x1892>
 80064fc:	784b      	ldrb	r3, [r1, #1]
 80064fe:	2b6c      	cmp	r3, #108	; 0x6c
 8006500:	f47e ae50 	bne.w	80051a4 <d_exprlist+0x4f8>
 8006504:	f04f 0900 	mov.w	r9, #0
 8006508:	3102      	adds	r1, #2
 800650a:	60e1      	str	r1, [r4, #12]
 800650c:	4620      	mov	r0, r4
 800650e:	2145      	movs	r1, #69	; 0x45
 8006510:	f7fe fbcc 	bl	8004cac <d_exprlist>
 8006514:	464a      	mov	r2, r9
 8006516:	4603      	mov	r3, r0
 8006518:	2130      	movs	r1, #48	; 0x30
 800651a:	4620      	mov	r0, r4
 800651c:	f7f9 fe58 	bl	80001d0 <d_make_comp>
 8006520:	4681      	mov	r9, r0
 8006522:	f7fe bd45 	b.w	8004fb0 <d_exprlist+0x304>
 8006526:	784b      	ldrb	r3, [r1, #1]
 8006528:	2b6e      	cmp	r3, #110	; 0x6e
 800652a:	f47e ae3b 	bne.w	80051a4 <d_exprlist+0x4f8>
 800652e:	3102      	adds	r1, #2
 8006530:	60e1      	str	r1, [r4, #12]
 8006532:	f7fe bd33 	b.w	8004f9c <d_exprlist+0x2f0>
 8006536:	3301      	adds	r3, #1
 8006538:	60e3      	str	r3, [r4, #12]
 800653a:	f7ff baa4 	b.w	8005a86 <d_exprlist+0xdda>
 800653e:	2b74      	cmp	r3, #116	; 0x74
 8006540:	f47e ae30 	bne.w	80051a4 <d_exprlist+0x4f8>
 8006544:	784b      	ldrb	r3, [r1, #1]
 8006546:	2b6c      	cmp	r3, #108	; 0x6c
 8006548:	f47e ae2c 	bne.w	80051a4 <d_exprlist+0x4f8>
 800654c:	4620      	mov	r0, r4
 800654e:	f000 fa17 	bl	8006980 <d_type>
 8006552:	68e1      	ldr	r1, [r4, #12]
 8006554:	4681      	mov	r9, r0
 8006556:	e7d7      	b.n	8006508 <d_exprlist+0x185c>
 8006558:	2b74      	cmp	r3, #116	; 0x74
 800655a:	f47e ae90 	bne.w	800527e <d_exprlist+0x5d2>
 800655e:	784b      	ldrb	r3, [r1, #1]
 8006560:	2b6c      	cmp	r3, #108	; 0x6c
 8006562:	f47e ae8c 	bne.w	800527e <d_exprlist+0x5d2>
 8006566:	4620      	mov	r0, r4
 8006568:	f000 fa0a 	bl	8006980 <d_type>
 800656c:	68e1      	ldr	r1, [r4, #12]
 800656e:	4682      	mov	sl, r0
 8006570:	e73c      	b.n	80063ec <d_exprlist+0x1740>
 8006572:	2b6f      	cmp	r3, #111	; 0x6f
 8006574:	d016      	beq.n	80065a4 <d_exprlist+0x18f8>
 8006576:	2b69      	cmp	r3, #105	; 0x69
 8006578:	d11c      	bne.n	80065b4 <d_exprlist+0x1908>
 800657a:	7853      	ldrb	r3, [r2, #1]
 800657c:	2b6c      	cmp	r3, #108	; 0x6c
 800657e:	f47e abd9 	bne.w	8004d34 <d_exprlist+0x88>
 8006582:	f04f 0800 	mov.w	r8, #0
 8006586:	3202      	adds	r2, #2
 8006588:	60e2      	str	r2, [r4, #12]
 800658a:	2145      	movs	r1, #69	; 0x45
 800658c:	4620      	mov	r0, r4
 800658e:	f7fe fb8d 	bl	8004cac <d_exprlist>
 8006592:	4642      	mov	r2, r8
 8006594:	4603      	mov	r3, r0
 8006596:	2130      	movs	r1, #48	; 0x30
 8006598:	4620      	mov	r0, r4
 800659a:	f7f9 fe19 	bl	80001d0 <d_make_comp>
 800659e:	4602      	mov	r2, r0
 80065a0:	f7fe bc0d 	b.w	8004dbe <d_exprlist+0x112>
 80065a4:	7853      	ldrb	r3, [r2, #1]
 80065a6:	2b6e      	cmp	r3, #110	; 0x6e
 80065a8:	f47e abc4 	bne.w	8004d34 <d_exprlist+0x88>
 80065ac:	3202      	adds	r2, #2
 80065ae:	60e2      	str	r2, [r4, #12]
 80065b0:	f7fe bb91 	b.w	8004cd6 <d_exprlist+0x2a>
 80065b4:	2b74      	cmp	r3, #116	; 0x74
 80065b6:	f47e abbd 	bne.w	8004d34 <d_exprlist+0x88>
 80065ba:	7853      	ldrb	r3, [r2, #1]
 80065bc:	2b6c      	cmp	r3, #108	; 0x6c
 80065be:	f47e abb9 	bne.w	8004d34 <d_exprlist+0x88>
 80065c2:	4620      	mov	r0, r4
 80065c4:	f000 f9dc 	bl	8006980 <d_type>
 80065c8:	68e2      	ldr	r2, [r4, #12]
 80065ca:	4680      	mov	r8, r0
 80065cc:	e7db      	b.n	8006586 <d_exprlist+0x18da>
 80065ce:	f04f 0900 	mov.w	r9, #0
 80065d2:	e6ce      	b.n	8006372 <d_exprlist+0x16c6>
 80065d4:	f04f 0900 	mov.w	r9, #0
 80065d8:	f7fe bd8d 	b.w	80050f6 <d_exprlist+0x44a>

080065dc <d_expression_1>:
 80065dc:	68c2      	ldr	r2, [r0, #12]
 80065de:	7813      	ldrb	r3, [r2, #0]
 80065e0:	2b4c      	cmp	r3, #76	; 0x4c
 80065e2:	d060      	beq.n	80066a6 <d_expression_1+0xca>
 80065e4:	2b54      	cmp	r3, #84	; 0x54
 80065e6:	d060      	beq.n	80066aa <d_expression_1+0xce>
 80065e8:	2b73      	cmp	r3, #115	; 0x73
 80065ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ee:	4604      	mov	r4, r0
 80065f0:	d024      	beq.n	800663c <d_expression_1+0x60>
 80065f2:	2b66      	cmp	r3, #102	; 0x66
 80065f4:	d00f      	beq.n	8006616 <d_expression_1+0x3a>
 80065f6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80065fa:	2909      	cmp	r1, #9
 80065fc:	f200 818b 	bhi.w	8006916 <d_expression_1+0x33a>
 8006600:	4620      	mov	r0, r4
 8006602:	f000 fe3b 	bl	800727c <d_unqualified_name>
 8006606:	4605      	mov	r5, r0
 8006608:	b1a8      	cbz	r0, 8006636 <d_expression_1+0x5a>
 800660a:	68e3      	ldr	r3, [r4, #12]
 800660c:	781b      	ldrb	r3, [r3, #0]
 800660e:	2b49      	cmp	r3, #73	; 0x49
 8006610:	d062      	beq.n	80066d8 <d_expression_1+0xfc>
 8006612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006616:	7853      	ldrb	r3, [r2, #1]
 8006618:	2b70      	cmp	r3, #112	; 0x70
 800661a:	d029      	beq.n	8006670 <d_expression_1+0x94>
 800661c:	4620      	mov	r0, r4
 800661e:	f000 fd6d 	bl	80070fc <d_operator_name>
 8006622:	4605      	mov	r5, r0
 8006624:	b138      	cbz	r0, 8006636 <d_expression_1+0x5a>
 8006626:	7803      	ldrb	r3, [r0, #0]
 8006628:	2b31      	cmp	r3, #49	; 0x31
 800662a:	d040      	beq.n	80066ae <d_expression_1+0xd2>
 800662c:	2b32      	cmp	r3, #50	; 0x32
 800662e:	d016      	beq.n	800665e <d_expression_1+0x82>
 8006630:	2b33      	cmp	r3, #51	; 0x33
 8006632:	f000 8115 	beq.w	8006860 <d_expression_1+0x284>
 8006636:	2000      	movs	r0, #0
 8006638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800663c:	7853      	ldrb	r3, [r2, #1]
 800663e:	2b72      	cmp	r3, #114	; 0x72
 8006640:	d055      	beq.n	80066ee <d_expression_1+0x112>
 8006642:	2b70      	cmp	r3, #112	; 0x70
 8006644:	d1ea      	bne.n	800661c <d_expression_1+0x40>
 8006646:	3202      	adds	r2, #2
 8006648:	60c2      	str	r2, [r0, #12]
 800664a:	f7ff ffc7 	bl	80065dc <d_expression_1>
 800664e:	2300      	movs	r3, #0
 8006650:	4602      	mov	r2, r0
 8006652:	2149      	movs	r1, #73	; 0x49
 8006654:	4620      	mov	r0, r4
 8006656:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800665a:	f7f9 bdb9 	b.w	80001d0 <d_make_comp>
 800665e:	686b      	ldr	r3, [r5, #4]
 8006660:	2b03      	cmp	r3, #3
 8006662:	d8e8      	bhi.n	8006636 <d_expression_1+0x5a>
 8006664:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006668:	00d9005d 	.word	0x00d9005d
 800666c:	006500a6 	.word	0x006500a6
 8006670:	1c93      	adds	r3, r2, #2
 8006672:	60c3      	str	r3, [r0, #12]
 8006674:	7893      	ldrb	r3, [r2, #2]
 8006676:	2b54      	cmp	r3, #84	; 0x54
 8006678:	d04f      	beq.n	800671a <d_expression_1+0x13e>
 800667a:	f7f9 ff35 	bl	80004e8 <d_compact_number>
 800667e:	1c45      	adds	r5, r0, #1
 8006680:	d0d9      	beq.n	8006636 <d_expression_1+0x5a>
 8006682:	6963      	ldr	r3, [r4, #20]
 8006684:	69a2      	ldr	r2, [r4, #24]
 8006686:	4293      	cmp	r3, r2
 8006688:	dad5      	bge.n	8006636 <d_expression_1+0x5a>
 800668a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800668e:	6921      	ldr	r1, [r4, #16]
 8006690:	3301      	adds	r3, #1
 8006692:	0092      	lsls	r2, r2, #2
 8006694:	6163      	str	r3, [r4, #20]
 8006696:	188b      	adds	r3, r1, r2
 8006698:	d0cd      	beq.n	8006636 <d_expression_1+0x5a>
 800669a:	2006      	movs	r0, #6
 800669c:	5488      	strb	r0, [r1, r2]
 800669e:	605d      	str	r5, [r3, #4]
 80066a0:	4618      	mov	r0, r3
 80066a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066a6:	f001 bc55 	b.w	8007f54 <d_expr_primary>
 80066aa:	f7f9 bf35 	b.w	8000518 <d_template_param>
 80066ae:	6847      	ldr	r7, [r0, #4]
 80066b0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	683e      	ldr	r6, [r7, #0]
 80066b6:	49ad      	ldr	r1, [pc, #692]	; (800696c <d_expression_1+0x390>)
 80066b8:	3b02      	subs	r3, #2
 80066ba:	4413      	add	r3, r2
 80066bc:	6323      	str	r3, [r4, #48]	; 0x30
 80066be:	4630      	mov	r0, r6
 80066c0:	f001 ff0e 	bl	80084e0 <strcmp>
 80066c4:	2800      	cmp	r0, #0
 80066c6:	f000 80d7 	beq.w	8006878 <d_expression_1+0x29c>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b03      	cmp	r3, #3
 80066ce:	d8b2      	bhi.n	8006636 <d_expression_1+0x5a>
 80066d0:	e8df f003 	tbb	[pc, r3]
 80066d4:	3071b627 	.word	0x3071b627
 80066d8:	4620      	mov	r0, r4
 80066da:	f7fd fc75 	bl	8003fc8 <d_template_args>
 80066de:	462a      	mov	r2, r5
 80066e0:	4603      	mov	r3, r0
 80066e2:	2104      	movs	r1, #4
 80066e4:	4620      	mov	r0, r4
 80066e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066ea:	f7f9 bd71 	b.w	80001d0 <d_make_comp>
 80066ee:	3202      	adds	r2, #2
 80066f0:	60c2      	str	r2, [r0, #12]
 80066f2:	f000 f945 	bl	8006980 <d_type>
 80066f6:	4605      	mov	r5, r0
 80066f8:	4620      	mov	r0, r4
 80066fa:	f000 fdbf 	bl	800727c <d_unqualified_name>
 80066fe:	68e3      	ldr	r3, [r4, #12]
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	2b49      	cmp	r3, #73	; 0x49
 8006704:	4606      	mov	r6, r0
 8006706:	f000 80db 	beq.w	80068c0 <d_expression_1+0x2e4>
 800670a:	4603      	mov	r3, r0
 800670c:	462a      	mov	r2, r5
 800670e:	4620      	mov	r0, r4
 8006710:	2101      	movs	r1, #1
 8006712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006716:	f7f9 bd5b 	b.w	80001d0 <d_make_comp>
 800671a:	3203      	adds	r2, #3
 800671c:	60c2      	str	r2, [r0, #12]
 800671e:	2500      	movs	r5, #0
 8006720:	e7af      	b.n	8006682 <d_expression_1+0xa6>
 8006722:	462a      	mov	r2, r5
 8006724:	4620      	mov	r0, r4
 8006726:	2300      	movs	r3, #0
 8006728:	2134      	movs	r1, #52	; 0x34
 800672a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800672e:	f7f9 bd4f 	b.w	80001d0 <d_make_comp>
 8006732:	2600      	movs	r6, #0
 8006734:	498e      	ldr	r1, [pc, #568]	; (8006970 <d_expression_1+0x394>)
 8006736:	4630      	mov	r0, r6
 8006738:	f001 fed2 	bl	80084e0 <strcmp>
 800673c:	2800      	cmp	r0, #0
 800673e:	f000 809f 	beq.w	8006880 <d_expression_1+0x2a4>
 8006742:	7833      	ldrb	r3, [r6, #0]
 8006744:	2b6e      	cmp	r3, #110	; 0x6e
 8006746:	f47f af76 	bne.w	8006636 <d_expression_1+0x5a>
 800674a:	7873      	ldrb	r3, [r6, #1]
 800674c:	2b77      	cmp	r3, #119	; 0x77
 800674e:	d002      	beq.n	8006756 <d_expression_1+0x17a>
 8006750:	2b61      	cmp	r3, #97	; 0x61
 8006752:	f47f af70 	bne.w	8006636 <d_expression_1+0x5a>
 8006756:	215f      	movs	r1, #95	; 0x5f
 8006758:	4620      	mov	r0, r4
 800675a:	f7fe faa7 	bl	8004cac <d_exprlist>
 800675e:	4606      	mov	r6, r0
 8006760:	4620      	mov	r0, r4
 8006762:	f000 f90d 	bl	8006980 <d_type>
 8006766:	68e3      	ldr	r3, [r4, #12]
 8006768:	7819      	ldrb	r1, [r3, #0]
 800676a:	2945      	cmp	r1, #69	; 0x45
 800676c:	4607      	mov	r7, r0
 800676e:	f000 80b7 	beq.w	80068e0 <d_expression_1+0x304>
 8006772:	2970      	cmp	r1, #112	; 0x70
 8006774:	f000 80c3 	beq.w	80068fe <d_expression_1+0x322>
 8006778:	2969      	cmp	r1, #105	; 0x69
 800677a:	f47f af5c 	bne.w	8006636 <d_expression_1+0x5a>
 800677e:	785b      	ldrb	r3, [r3, #1]
 8006780:	2b6c      	cmp	r3, #108	; 0x6c
 8006782:	f47f af58 	bne.w	8006636 <d_expression_1+0x5a>
 8006786:	4620      	mov	r0, r4
 8006788:	f7ff ff28 	bl	80065dc <d_expression_1>
 800678c:	4603      	mov	r3, r0
 800678e:	463a      	mov	r2, r7
 8006790:	213a      	movs	r1, #58	; 0x3a
 8006792:	4620      	mov	r0, r4
 8006794:	f7f9 fd1c 	bl	80001d0 <d_make_comp>
 8006798:	4632      	mov	r2, r6
 800679a:	4603      	mov	r3, r0
 800679c:	2139      	movs	r1, #57	; 0x39
 800679e:	4620      	mov	r0, r4
 80067a0:	f7f9 fd16 	bl	80001d0 <d_make_comp>
 80067a4:	462a      	mov	r2, r5
 80067a6:	4603      	mov	r3, r0
 80067a8:	2138      	movs	r1, #56	; 0x38
 80067aa:	4620      	mov	r0, r4
 80067ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067b0:	f7f9 bd0e 	b.w	80001d0 <d_make_comp>
 80067b4:	2600      	movs	r6, #0
 80067b6:	686b      	ldr	r3, [r5, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	785a      	ldrb	r2, [r3, #1]
 80067bc:	2a63      	cmp	r2, #99	; 0x63
 80067be:	d072      	beq.n	80068a6 <d_expression_1+0x2ca>
 80067c0:	4620      	mov	r0, r4
 80067c2:	f7ff ff0b 	bl	80065dc <d_expression_1>
 80067c6:	4607      	mov	r7, r0
 80067c8:	496a      	ldr	r1, [pc, #424]	; (8006974 <d_expression_1+0x398>)
 80067ca:	4630      	mov	r0, r6
 80067cc:	f001 fe88 	bl	80084e0 <strcmp>
 80067d0:	2800      	cmp	r0, #0
 80067d2:	d062      	beq.n	800689a <d_expression_1+0x2be>
 80067d4:	4968      	ldr	r1, [pc, #416]	; (8006978 <d_expression_1+0x39c>)
 80067d6:	4630      	mov	r0, r6
 80067d8:	f001 fe82 	bl	80084e0 <strcmp>
 80067dc:	b128      	cbz	r0, 80067ea <d_expression_1+0x20e>
 80067de:	4630      	mov	r0, r6
 80067e0:	4966      	ldr	r1, [pc, #408]	; (800697c <d_expression_1+0x3a0>)
 80067e2:	f001 fe7d 	bl	80084e0 <strcmp>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	d175      	bne.n	80068d6 <d_expression_1+0x2fa>
 80067ea:	4620      	mov	r0, r4
 80067ec:	f000 fd46 	bl	800727c <d_unqualified_name>
 80067f0:	68e3      	ldr	r3, [r4, #12]
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	2b49      	cmp	r3, #73	; 0x49
 80067f6:	4606      	mov	r6, r0
 80067f8:	d076      	beq.n	80068e8 <d_expression_1+0x30c>
 80067fa:	4633      	mov	r3, r6
 80067fc:	463a      	mov	r2, r7
 80067fe:	2137      	movs	r1, #55	; 0x37
 8006800:	4620      	mov	r0, r4
 8006802:	f7f9 fce5 	bl	80001d0 <d_make_comp>
 8006806:	462a      	mov	r2, r5
 8006808:	4603      	mov	r3, r0
 800680a:	2136      	movs	r1, #54	; 0x36
 800680c:	4620      	mov	r0, r4
 800680e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006812:	f7f9 bcdd 	b.w	80001d0 <d_make_comp>
 8006816:	3301      	adds	r3, #1
 8006818:	60e3      	str	r3, [r4, #12]
 800681a:	2600      	movs	r6, #0
 800681c:	4620      	mov	r0, r4
 800681e:	f7ff fedd 	bl	80065dc <d_expression_1>
 8006822:	4603      	mov	r3, r0
 8006824:	b12e      	cbz	r6, 8006832 <d_expression_1+0x256>
 8006826:	4602      	mov	r2, r0
 8006828:	2137      	movs	r1, #55	; 0x37
 800682a:	4620      	mov	r0, r4
 800682c:	f7f9 fcd0 	bl	80001d0 <d_make_comp>
 8006830:	4603      	mov	r3, r0
 8006832:	462a      	mov	r2, r5
 8006834:	4620      	mov	r0, r4
 8006836:	2135      	movs	r1, #53	; 0x35
 8006838:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800683c:	f7f9 bcc8 	b.w	80001d0 <d_make_comp>
 8006840:	2e00      	cmp	r6, #0
 8006842:	d0ea      	beq.n	800681a <d_expression_1+0x23e>
 8006844:	7833      	ldrb	r3, [r6, #0]
 8006846:	2b70      	cmp	r3, #112	; 0x70
 8006848:	d001      	beq.n	800684e <d_expression_1+0x272>
 800684a:	2b6d      	cmp	r3, #109	; 0x6d
 800684c:	d1e5      	bne.n	800681a <d_expression_1+0x23e>
 800684e:	7872      	ldrb	r2, [r6, #1]
 8006850:	429a      	cmp	r2, r3
 8006852:	d1e2      	bne.n	800681a <d_expression_1+0x23e>
 8006854:	68e3      	ldr	r3, [r4, #12]
 8006856:	781a      	ldrb	r2, [r3, #0]
 8006858:	2a5f      	cmp	r2, #95	; 0x5f
 800685a:	d0dc      	beq.n	8006816 <d_expression_1+0x23a>
 800685c:	2601      	movs	r6, #1
 800685e:	e7dd      	b.n	800681c <d_expression_1+0x240>
 8006860:	68e3      	ldr	r3, [r4, #12]
 8006862:	781a      	ldrb	r2, [r3, #0]
 8006864:	2a5f      	cmp	r2, #95	; 0x5f
 8006866:	d1d8      	bne.n	800681a <d_expression_1+0x23e>
 8006868:	3301      	adds	r3, #1
 800686a:	60e3      	str	r3, [r4, #12]
 800686c:	2145      	movs	r1, #69	; 0x45
 800686e:	4620      	mov	r0, r4
 8006870:	f7fe fa1c 	bl	8004cac <d_exprlist>
 8006874:	4603      	mov	r3, r0
 8006876:	e7dc      	b.n	8006832 <d_expression_1+0x256>
 8006878:	4620      	mov	r0, r4
 800687a:	f000 f881 	bl	8006980 <d_type>
 800687e:	e7d7      	b.n	8006830 <d_expression_1+0x254>
 8006880:	4620      	mov	r0, r4
 8006882:	f7ff feab 	bl	80065dc <d_expression_1>
 8006886:	4606      	mov	r6, r0
 8006888:	4620      	mov	r0, r4
 800688a:	f7ff fea7 	bl	80065dc <d_expression_1>
 800688e:	4607      	mov	r7, r0
 8006890:	4620      	mov	r0, r4
 8006892:	f7ff fea3 	bl	80065dc <d_expression_1>
 8006896:	4603      	mov	r3, r0
 8006898:	e779      	b.n	800678e <d_expression_1+0x1b2>
 800689a:	2145      	movs	r1, #69	; 0x45
 800689c:	4620      	mov	r0, r4
 800689e:	f7fe fa05 	bl	8004cac <d_exprlist>
 80068a2:	4606      	mov	r6, r0
 80068a4:	e7a9      	b.n	80067fa <d_expression_1+0x21e>
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80068ac:	2a01      	cmp	r2, #1
 80068ae:	d902      	bls.n	80068b6 <d_expression_1+0x2da>
 80068b0:	3b72      	subs	r3, #114	; 0x72
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d884      	bhi.n	80067c0 <d_expression_1+0x1e4>
 80068b6:	4620      	mov	r0, r4
 80068b8:	f000 f862 	bl	8006980 <d_type>
 80068bc:	4607      	mov	r7, r0
 80068be:	e783      	b.n	80067c8 <d_expression_1+0x1ec>
 80068c0:	4620      	mov	r0, r4
 80068c2:	f7fd fb81 	bl	8003fc8 <d_template_args>
 80068c6:	4632      	mov	r2, r6
 80068c8:	4603      	mov	r3, r0
 80068ca:	2104      	movs	r1, #4
 80068cc:	4620      	mov	r0, r4
 80068ce:	f7f9 fc7f 	bl	80001d0 <d_make_comp>
 80068d2:	4603      	mov	r3, r0
 80068d4:	e71a      	b.n	800670c <d_expression_1+0x130>
 80068d6:	4620      	mov	r0, r4
 80068d8:	f7ff fe80 	bl	80065dc <d_expression_1>
 80068dc:	4606      	mov	r6, r0
 80068de:	e78c      	b.n	80067fa <d_expression_1+0x21e>
 80068e0:	3301      	adds	r3, #1
 80068e2:	60e3      	str	r3, [r4, #12]
 80068e4:	2300      	movs	r3, #0
 80068e6:	e752      	b.n	800678e <d_expression_1+0x1b2>
 80068e8:	4620      	mov	r0, r4
 80068ea:	f7fd fb6d 	bl	8003fc8 <d_template_args>
 80068ee:	4632      	mov	r2, r6
 80068f0:	4603      	mov	r3, r0
 80068f2:	2104      	movs	r1, #4
 80068f4:	4620      	mov	r0, r4
 80068f6:	f7f9 fc6b 	bl	80001d0 <d_make_comp>
 80068fa:	4606      	mov	r6, r0
 80068fc:	e77d      	b.n	80067fa <d_expression_1+0x21e>
 80068fe:	785a      	ldrb	r2, [r3, #1]
 8006900:	2a69      	cmp	r2, #105	; 0x69
 8006902:	f47f ae98 	bne.w	8006636 <d_expression_1+0x5a>
 8006906:	3302      	adds	r3, #2
 8006908:	60e3      	str	r3, [r4, #12]
 800690a:	2145      	movs	r1, #69	; 0x45
 800690c:	4620      	mov	r0, r4
 800690e:	f7fe f9cd 	bl	8004cac <d_exprlist>
 8006912:	4603      	mov	r3, r0
 8006914:	e73b      	b.n	800678e <d_expression_1+0x1b2>
 8006916:	2b6f      	cmp	r3, #111	; 0x6f
 8006918:	d014      	beq.n	8006944 <d_expression_1+0x368>
 800691a:	2b69      	cmp	r3, #105	; 0x69
 800691c:	d119      	bne.n	8006952 <d_expression_1+0x376>
 800691e:	7853      	ldrb	r3, [r2, #1]
 8006920:	2b6c      	cmp	r3, #108	; 0x6c
 8006922:	f47f ae7b 	bne.w	800661c <d_expression_1+0x40>
 8006926:	2500      	movs	r5, #0
 8006928:	3202      	adds	r2, #2
 800692a:	60e2      	str	r2, [r4, #12]
 800692c:	2145      	movs	r1, #69	; 0x45
 800692e:	4620      	mov	r0, r4
 8006930:	f7fe f9bc 	bl	8004cac <d_exprlist>
 8006934:	462a      	mov	r2, r5
 8006936:	4603      	mov	r3, r0
 8006938:	2130      	movs	r1, #48	; 0x30
 800693a:	4620      	mov	r0, r4
 800693c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006940:	f7f9 bc46 	b.w	80001d0 <d_make_comp>
 8006944:	7853      	ldrb	r3, [r2, #1]
 8006946:	2b6e      	cmp	r3, #110	; 0x6e
 8006948:	f47f ae68 	bne.w	800661c <d_expression_1+0x40>
 800694c:	3202      	adds	r2, #2
 800694e:	60c2      	str	r2, [r0, #12]
 8006950:	e656      	b.n	8006600 <d_expression_1+0x24>
 8006952:	2b74      	cmp	r3, #116	; 0x74
 8006954:	f47f ae62 	bne.w	800661c <d_expression_1+0x40>
 8006958:	7853      	ldrb	r3, [r2, #1]
 800695a:	2b6c      	cmp	r3, #108	; 0x6c
 800695c:	f47f ae5e 	bne.w	800661c <d_expression_1+0x40>
 8006960:	f000 f80e 	bl	8006980 <d_type>
 8006964:	68e2      	ldr	r2, [r4, #12]
 8006966:	4605      	mov	r5, r0
 8006968:	e7de      	b.n	8006928 <d_expression_1+0x34c>
 800696a:	bf00      	nop
 800696c:	080132e0 	.word	0x080132e0
 8006970:	08012fd8 	.word	0x08012fd8
 8006974:	08012fd0 	.word	0x08012fd0
 8006978:	080130ec 	.word	0x080130ec
 800697c:	080130f0 	.word	0x080130f0

08006980 <d_type>:
 8006980:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006984:	68c1      	ldr	r1, [r0, #12]
 8006986:	780b      	ldrb	r3, [r1, #0]
 8006988:	2b72      	cmp	r3, #114	; 0x72
 800698a:	b083      	sub	sp, #12
 800698c:	4604      	mov	r4, r0
 800698e:	d055      	beq.n	8006a3c <d_type+0xbc>
 8006990:	2b56      	cmp	r3, #86	; 0x56
 8006992:	d053      	beq.n	8006a3c <d_type+0xbc>
 8006994:	2b4b      	cmp	r3, #75	; 0x4b
 8006996:	d051      	beq.n	8006a3c <d_type+0xbc>
 8006998:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800699c:	2a4a      	cmp	r2, #74	; 0x4a
 800699e:	f200 808a 	bhi.w	8006ab6 <d_type+0x136>
 80069a2:	e8df f012 	tbh	[pc, r2, lsl #1]
 80069a6:	00b2      	.short	0x00b2
 80069a8:	00b200b2 	.word	0x00b200b2
 80069ac:	00b200b2 	.word	0x00b200b2
 80069b0:	00b200b2 	.word	0x00b200b2
 80069b4:	00b200b2 	.word	0x00b200b2
 80069b8:	008800b2 	.word	0x008800b2
 80069bc:	00880088 	.word	0x00880088
 80069c0:	00880088 	.word	0x00880088
 80069c4:	00880088 	.word	0x00880088
 80069c8:	008800b8 	.word	0x008800b8
 80069cc:	010300e1 	.word	0x010300e1
 80069d0:	00ef0088 	.word	0x00ef0088
 80069d4:	008800f5 	.word	0x008800f5
 80069d8:	00880088 	.word	0x00880088
 80069dc:	00880088 	.word	0x00880088
 80069e0:	00b20175 	.word	0x00b20175
 80069e4:	019b018d 	.word	0x019b018d
 80069e8:	01a90088 	.word	0x01a90088
 80069ec:	020f01b7 	.word	0x020f01b7
 80069f0:	008801d8 	.word	0x008801d8
 80069f4:	00880088 	.word	0x00880088
 80069f8:	00b20088 	.word	0x00b20088
 80069fc:	00880088 	.word	0x00880088
 8006a00:	00880088 	.word	0x00880088
 8006a04:	00880088 	.word	0x00880088
 8006a08:	01ea01ea 	.word	0x01ea01ea
 8006a0c:	01ea01ea 	.word	0x01ea01ea
 8006a10:	01ea01ea 	.word	0x01ea01ea
 8006a14:	01ea01ea 	.word	0x01ea01ea
 8006a18:	01ea01ea 	.word	0x01ea01ea
 8006a1c:	01ea0088 	.word	0x01ea0088
 8006a20:	01ea01ea 	.word	0x01ea01ea
 8006a24:	008801ea 	.word	0x008801ea
 8006a28:	00880088 	.word	0x00880088
 8006a2c:	01ea01ea 	.word	0x01ea01ea
 8006a30:	01ea0098 	.word	0x01ea0098
 8006a34:	01ea01ea 	.word	0x01ea01ea
 8006a38:	01ea01ea 	.word	0x01ea01ea
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	a901      	add	r1, sp, #4
 8006a40:	4620      	mov	r0, r4
 8006a42:	f7f9 fc11 	bl	8000268 <d_cv_qualifiers>
 8006a46:	4605      	mov	r5, r0
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	d034      	beq.n	8006ab6 <d_type+0x136>
 8006a4c:	68e3      	ldr	r3, [r4, #12]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	2b46      	cmp	r3, #70	; 0x46
 8006a52:	4620      	mov	r0, r4
 8006a54:	d034      	beq.n	8006ac0 <d_type+0x140>
 8006a56:	f7ff ff93 	bl	8006980 <d_type>
 8006a5a:	6028      	str	r0, [r5, #0]
 8006a5c:	b358      	cbz	r0, 8006ab6 <d_type+0x136>
 8006a5e:	7803      	ldrb	r3, [r0, #0]
 8006a60:	3b1f      	subs	r3, #31
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d930      	bls.n	8006ac8 <d_type+0x148>
 8006a66:	9a01      	ldr	r2, [sp, #4]
 8006a68:	b32a      	cbz	r2, 8006ab6 <d_type+0x136>
 8006a6a:	6a23      	ldr	r3, [r4, #32]
 8006a6c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006a6e:	428b      	cmp	r3, r1
 8006a70:	da21      	bge.n	8006ab6 <d_type+0x136>
 8006a72:	69e0      	ldr	r0, [r4, #28]
 8006a74:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8006a78:	9d01      	ldr	r5, [sp, #4]
 8006a7a:	1c59      	adds	r1, r3, #1
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	6221      	str	r1, [r4, #32]
 8006a80:	b003      	add	sp, #12
 8006a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a86:	2301      	movs	r3, #1
 8006a88:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8006a8a:	6363      	str	r3, [r4, #52]	; 0x34
 8006a8c:	4620      	mov	r0, r4
 8006a8e:	f7ff fda5 	bl	80065dc <d_expression_1>
 8006a92:	6365      	str	r5, [r4, #52]	; 0x34
 8006a94:	4602      	mov	r2, r0
 8006a96:	2300      	movs	r3, #0
 8006a98:	2141      	movs	r1, #65	; 0x41
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f7f9 fb98 	bl	80001d0 <d_make_comp>
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	9001      	str	r0, [sp, #4]
 8006aa4:	b138      	cbz	r0, 8006ab6 <d_type+0x136>
 8006aa6:	68e3      	ldr	r3, [r4, #12]
 8006aa8:	781a      	ldrb	r2, [r3, #0]
 8006aaa:	b122      	cbz	r2, 8006ab6 <d_type+0x136>
 8006aac:	1c5a      	adds	r2, r3, #1
 8006aae:	60e2      	str	r2, [r4, #12]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	2b45      	cmp	r3, #69	; 0x45
 8006ab4:	d01e      	beq.n	8006af4 <d_type+0x174>
 8006ab6:	2500      	movs	r5, #0
 8006ab8:	4628      	mov	r0, r5
 8006aba:	b003      	add	sp, #12
 8006abc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ac0:	f000 fd32 	bl	8007528 <d_function_type>
 8006ac4:	6028      	str	r0, [r5, #0]
 8006ac6:	e7c9      	b.n	8006a5c <d_type+0xdc>
 8006ac8:	9a01      	ldr	r2, [sp, #4]
 8006aca:	6843      	ldr	r3, [r0, #4]
 8006acc:	6042      	str	r2, [r0, #4]
 8006ace:	682a      	ldr	r2, [r5, #0]
 8006ad0:	9201      	str	r2, [sp, #4]
 8006ad2:	602b      	str	r3, [r5, #0]
 8006ad4:	e7c7      	b.n	8006a66 <d_type+0xe6>
 8006ad6:	3101      	adds	r1, #1
 8006ad8:	60e1      	str	r1, [r4, #12]
 8006ada:	4620      	mov	r0, r4
 8006adc:	f7f9 fd3e 	bl	800055c <d_source_name>
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	2128      	movs	r1, #40	; 0x28
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	f7f9 fb72 	bl	80001d0 <d_make_comp>
 8006aec:	4605      	mov	r5, r0
 8006aee:	9001      	str	r0, [sp, #4]
 8006af0:	2d00      	cmp	r5, #0
 8006af2:	d0e0      	beq.n	8006ab6 <d_type+0x136>
 8006af4:	6a23      	ldr	r3, [r4, #32]
 8006af6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006af8:	4293      	cmp	r3, r2
 8006afa:	dadc      	bge.n	8006ab6 <d_type+0x136>
 8006afc:	69e1      	ldr	r1, [r4, #28]
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 8006b04:	9d01      	ldr	r5, [sp, #4]
 8006b06:	6222      	str	r2, [r4, #32]
 8006b08:	e7d6      	b.n	8006ab8 <d_type+0x138>
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	f000 fd2c 	bl	8007568 <d_name>
 8006b10:	4605      	mov	r5, r0
 8006b12:	9001      	str	r0, [sp, #4]
 8006b14:	e7ec      	b.n	8006af0 <d_type+0x170>
 8006b16:	1c48      	adds	r0, r1, #1
 8006b18:	60e0      	str	r0, [r4, #12]
 8006b1a:	784b      	ldrb	r3, [r1, #1]
 8006b1c:	2b5f      	cmp	r3, #95	; 0x5f
 8006b1e:	f000 8275 	beq.w	800700c <d_type+0x68c>
 8006b22:	3b30      	subs	r3, #48	; 0x30
 8006b24:	2b09      	cmp	r3, #9
 8006b26:	f200 827f 	bhi.w	8007028 <d_type+0x6a8>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	3301      	adds	r3, #1
 8006b2e:	60e3      	str	r3, [r4, #12]
 8006b30:	781a      	ldrb	r2, [r3, #0]
 8006b32:	3a30      	subs	r2, #48	; 0x30
 8006b34:	2a09      	cmp	r2, #9
 8006b36:	d9f9      	bls.n	8006b2c <d_type+0x1ac>
 8006b38:	6962      	ldr	r2, [r4, #20]
 8006b3a:	69a1      	ldr	r1, [r4, #24]
 8006b3c:	428a      	cmp	r2, r1
 8006b3e:	da11      	bge.n	8006b64 <d_type+0x1e4>
 8006b40:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8006b44:	6926      	ldr	r6, [r4, #16]
 8006b46:	0089      	lsls	r1, r1, #2
 8006b48:	3201      	adds	r2, #1
 8006b4a:	1875      	adds	r5, r6, r1
 8006b4c:	6162      	str	r2, [r4, #20]
 8006b4e:	d009      	beq.n	8006b64 <d_type+0x1e4>
 8006b50:	1a1a      	subs	r2, r3, r0
 8006b52:	d007      	beq.n	8006b64 <d_type+0x1e4>
 8006b54:	2700      	movs	r7, #0
 8006b56:	5477      	strb	r7, [r6, r1]
 8006b58:	6068      	str	r0, [r5, #4]
 8006b5a:	60aa      	str	r2, [r5, #8]
 8006b5c:	781a      	ldrb	r2, [r3, #0]
 8006b5e:	2a5f      	cmp	r2, #95	; 0x5f
 8006b60:	f000 82c9 	beq.w	80070f6 <d_type+0x776>
 8006b64:	2500      	movs	r5, #0
 8006b66:	e0a9      	b.n	8006cbc <d_type+0x33c>
 8006b68:	3101      	adds	r1, #1
 8006b6a:	60e1      	str	r1, [r4, #12]
 8006b6c:	4620      	mov	r0, r4
 8006b6e:	f7ff ff07 	bl	8006980 <d_type>
 8006b72:	2300      	movs	r3, #0
 8006b74:	4602      	mov	r2, r0
 8006b76:	2125      	movs	r1, #37	; 0x25
 8006b78:	4620      	mov	r0, r4
 8006b7a:	f7f9 fb29 	bl	80001d0 <d_make_comp>
 8006b7e:	4605      	mov	r5, r0
 8006b80:	9001      	str	r0, [sp, #4]
 8006b82:	e7b5      	b.n	8006af0 <d_type+0x170>
 8006b84:	4620      	mov	r0, r4
 8006b86:	f000 fccf 	bl	8007528 <d_function_type>
 8006b8a:	4605      	mov	r5, r0
 8006b8c:	9001      	str	r0, [sp, #4]
 8006b8e:	e7af      	b.n	8006af0 <d_type+0x170>
 8006b90:	3101      	adds	r1, #1
 8006b92:	60e1      	str	r1, [r4, #12]
 8006b94:	4620      	mov	r0, r4
 8006b96:	f7ff fef3 	bl	8006980 <d_type>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	2126      	movs	r1, #38	; 0x26
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	f7f9 fb15 	bl	80001d0 <d_make_comp>
 8006ba6:	4605      	mov	r5, r0
 8006ba8:	9001      	str	r0, [sp, #4]
 8006baa:	e7a1      	b.n	8006af0 <d_type+0x170>
 8006bac:	1c4b      	adds	r3, r1, #1
 8006bae:	60e3      	str	r3, [r4, #12]
 8006bb0:	784b      	ldrb	r3, [r1, #1]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f43f af7f 	beq.w	8006ab6 <d_type+0x136>
 8006bb8:	1c8b      	adds	r3, r1, #2
 8006bba:	60e3      	str	r3, [r4, #12]
 8006bbc:	784b      	ldrb	r3, [r1, #1]
 8006bbe:	3b46      	subs	r3, #70	; 0x46
 8006bc0:	2b30      	cmp	r3, #48	; 0x30
 8006bc2:	f63f af78 	bhi.w	8006ab6 <d_type+0x136>
 8006bc6:	a201      	add	r2, pc, #4	; (adr r2, 8006bcc <d_type+0x24c>)
 8006bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bcc:	08006f9b 	.word	0x08006f9b
 8006bd0:	08006ab7 	.word	0x08006ab7
 8006bd4:	08006ab7 	.word	0x08006ab7
 8006bd8:	08006ab7 	.word	0x08006ab7
 8006bdc:	08006ab7 	.word	0x08006ab7
 8006be0:	08006ab7 	.word	0x08006ab7
 8006be4:	08006ab7 	.word	0x08006ab7
 8006be8:	08006ab7 	.word	0x08006ab7
 8006bec:	08006ab7 	.word	0x08006ab7
 8006bf0:	08006ab7 	.word	0x08006ab7
 8006bf4:	08006ab7 	.word	0x08006ab7
 8006bf8:	08006ab7 	.word	0x08006ab7
 8006bfc:	08006ab7 	.word	0x08006ab7
 8006c00:	08006ab7 	.word	0x08006ab7
 8006c04:	08006a87 	.word	0x08006a87
 8006c08:	08006ab7 	.word	0x08006ab7
 8006c0c:	08006ab7 	.word	0x08006ab7
 8006c10:	08006ab7 	.word	0x08006ab7
 8006c14:	08006ab7 	.word	0x08006ab7
 8006c18:	08006ab7 	.word	0x08006ab7
 8006c1c:	08006ab7 	.word	0x08006ab7
 8006c20:	08006ab7 	.word	0x08006ab7
 8006c24:	08006ab7 	.word	0x08006ab7
 8006c28:	08006ab7 	.word	0x08006ab7
 8006c2c:	08006ab7 	.word	0x08006ab7
 8006c30:	08006ab7 	.word	0x08006ab7
 8006c34:	08006ab7 	.word	0x08006ab7
 8006c38:	08006f71 	.word	0x08006f71
 8006c3c:	08006ab7 	.word	0x08006ab7
 8006c40:	08006ab7 	.word	0x08006ab7
 8006c44:	08006f53 	.word	0x08006f53
 8006c48:	08006e8d 	.word	0x08006e8d
 8006c4c:	08006e61 	.word	0x08006e61
 8006c50:	08006ab7 	.word	0x08006ab7
 8006c54:	08006e35 	.word	0x08006e35
 8006c58:	08006e09 	.word	0x08006e09
 8006c5c:	08006ab7 	.word	0x08006ab7
 8006c60:	08006ab7 	.word	0x08006ab7
 8006c64:	08006ab7 	.word	0x08006ab7
 8006c68:	08006ab7 	.word	0x08006ab7
 8006c6c:	08006f2b 	.word	0x08006f2b
 8006c70:	08006ab7 	.word	0x08006ab7
 8006c74:	08006f13 	.word	0x08006f13
 8006c78:	08006ab7 	.word	0x08006ab7
 8006c7c:	08006ab7 	.word	0x08006ab7
 8006c80:	08006ef3 	.word	0x08006ef3
 8006c84:	08006a87 	.word	0x08006a87
 8006c88:	08006ab7 	.word	0x08006ab7
 8006c8c:	08006eb9 	.word	0x08006eb9
 8006c90:	3101      	adds	r1, #1
 8006c92:	60e1      	str	r1, [r4, #12]
 8006c94:	4620      	mov	r0, r4
 8006c96:	f7ff fe73 	bl	8006980 <d_type>
 8006c9a:	4605      	mov	r5, r0
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	f43f af61 	beq.w	8006b64 <d_type+0x1e4>
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f7ff fe6c 	bl	8006980 <d_type>
 8006ca8:	2800      	cmp	r0, #0
 8006caa:	f43f af5b 	beq.w	8006b64 <d_type+0x1e4>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	462a      	mov	r2, r5
 8006cb2:	212b      	movs	r1, #43	; 0x2b
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	f7f9 fa8b 	bl	80001d0 <d_make_comp>
 8006cba:	4605      	mov	r5, r0
 8006cbc:	9501      	str	r5, [sp, #4]
 8006cbe:	e717      	b.n	8006af0 <d_type+0x170>
 8006cc0:	3101      	adds	r1, #1
 8006cc2:	60e1      	str	r1, [r4, #12]
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	f7ff fe5b 	bl	8006980 <d_type>
 8006cca:	2300      	movs	r3, #0
 8006ccc:	4602      	mov	r2, r0
 8006cce:	2124      	movs	r1, #36	; 0x24
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f7f9 fa7d 	bl	80001d0 <d_make_comp>
 8006cd6:	4605      	mov	r5, r0
 8006cd8:	9001      	str	r0, [sp, #4]
 8006cda:	e709      	b.n	8006af0 <d_type+0x170>
 8006cdc:	3101      	adds	r1, #1
 8006cde:	60e1      	str	r1, [r4, #12]
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	f7ff fe4d 	bl	8006980 <d_type>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	4602      	mov	r2, r0
 8006cea:	2122      	movs	r1, #34	; 0x22
 8006cec:	4620      	mov	r0, r4
 8006cee:	f7f9 fa6f 	bl	80001d0 <d_make_comp>
 8006cf2:	4605      	mov	r5, r0
 8006cf4:	9001      	str	r0, [sp, #4]
 8006cf6:	e6fb      	b.n	8006af0 <d_type+0x170>
 8006cf8:	3101      	adds	r1, #1
 8006cfa:	60e1      	str	r1, [r4, #12]
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	f7ff fe3f 	bl	8006980 <d_type>
 8006d02:	2300      	movs	r3, #0
 8006d04:	4602      	mov	r2, r0
 8006d06:	2123      	movs	r1, #35	; 0x23
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f7f9 fa61 	bl	80001d0 <d_make_comp>
 8006d0e:	4605      	mov	r5, r0
 8006d10:	9001      	str	r0, [sp, #4]
 8006d12:	e6ed      	b.n	8006af0 <d_type+0x170>
 8006d14:	784b      	ldrb	r3, [r1, #1]
 8006d16:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006d1a:	2a09      	cmp	r2, #9
 8006d1c:	d905      	bls.n	8006d2a <d_type+0x3aa>
 8006d1e:	2b5f      	cmp	r3, #95	; 0x5f
 8006d20:	d003      	beq.n	8006d2a <d_type+0x3aa>
 8006d22:	3b41      	subs	r3, #65	; 0x41
 8006d24:	2b19      	cmp	r3, #25
 8006d26:	f200 818c 	bhi.w	8007042 <d_type+0x6c2>
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	f7f9 fc8b 	bl	8000648 <d_substitution>
 8006d32:	68e3      	ldr	r3, [r4, #12]
 8006d34:	9001      	str	r0, [sp, #4]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b49      	cmp	r3, #73	; 0x49
 8006d3a:	4605      	mov	r5, r0
 8006d3c:	f47f aebc 	bne.w	8006ab8 <d_type+0x138>
 8006d40:	4620      	mov	r0, r4
 8006d42:	f7fd f941 	bl	8003fc8 <d_template_args>
 8006d46:	462a      	mov	r2, r5
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2104      	movs	r1, #4
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	f7f9 fa3f 	bl	80001d0 <d_make_comp>
 8006d52:	4605      	mov	r5, r0
 8006d54:	e7b2      	b.n	8006cbc <d_type+0x33c>
 8006d56:	3101      	adds	r1, #1
 8006d58:	60e1      	str	r1, [r4, #12]
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f7f9 fbfe 	bl	800055c <d_source_name>
 8006d60:	9001      	str	r0, [sp, #4]
 8006d62:	4620      	mov	r0, r4
 8006d64:	f7ff fe0c 	bl	8006980 <d_type>
 8006d68:	9b01      	ldr	r3, [sp, #4]
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	2121      	movs	r1, #33	; 0x21
 8006d6e:	4620      	mov	r0, r4
 8006d70:	f7f9 fa2e 	bl	80001d0 <d_make_comp>
 8006d74:	4605      	mov	r5, r0
 8006d76:	9001      	str	r0, [sp, #4]
 8006d78:	e6ba      	b.n	8006af0 <d_type+0x170>
 8006d7a:	3b61      	subs	r3, #97	; 0x61
 8006d7c:	4fb7      	ldr	r7, [pc, #732]	; (800705c <d_type+0x6dc>)
 8006d7e:	6962      	ldr	r2, [r4, #20]
 8006d80:	69a5      	ldr	r5, [r4, #24]
 8006d82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 8006d8c:	42aa      	cmp	r2, r5
 8006d8e:	4418      	add	r0, r3
 8006d90:	f280 8138 	bge.w	8007004 <d_type+0x684>
 8006d94:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 8006d98:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8006d9c:	00b6      	lsls	r6, r6, #2
 8006d9e:	3201      	adds	r2, #1
 8006da0:	eb1e 0506 	adds.w	r5, lr, r6
 8006da4:	6162      	str	r2, [r4, #20]
 8006da6:	f000 812d 	beq.w	8007004 <d_type+0x684>
 8006daa:	2227      	movs	r2, #39	; 0x27
 8006dac:	443b      	add	r3, r7
 8006dae:	f80e 2006 	strb.w	r2, [lr, r6]
 8006db2:	6068      	str	r0, [r5, #4]
 8006db4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006db6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8006dba:	3101      	adds	r1, #1
 8006dbc:	4413      	add	r3, r2
 8006dbe:	60e1      	str	r1, [r4, #12]
 8006dc0:	6323      	str	r3, [r4, #48]	; 0x30
 8006dc2:	e679      	b.n	8006ab8 <d_type+0x138>
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	f7f9 fba7 	bl	8000518 <d_template_param>
 8006dca:	68e6      	ldr	r6, [r4, #12]
 8006dcc:	9001      	str	r0, [sp, #4]
 8006dce:	7833      	ldrb	r3, [r6, #0]
 8006dd0:	2b49      	cmp	r3, #73	; 0x49
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	f47f ae8c 	bne.w	8006af0 <d_type+0x170>
 8006dd8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f040 8150 	bne.w	8007080 <d_type+0x700>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	f43f ae68 	beq.w	8006ab6 <d_type+0x136>
 8006de6:	6a23      	ldr	r3, [r4, #32]
 8006de8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006dea:	4293      	cmp	r3, r2
 8006dec:	f6bf ae63 	bge.w	8006ab6 <d_type+0x136>
 8006df0:	69e1      	ldr	r1, [r4, #28]
 8006df2:	1c5a      	adds	r2, r3, #1
 8006df4:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8006df8:	6222      	str	r2, [r4, #32]
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	9d01      	ldr	r5, [sp, #4]
 8006dfe:	f7fd f8e3 	bl	8003fc8 <d_template_args>
 8006e02:	462a      	mov	r2, r5
 8006e04:	4603      	mov	r3, r0
 8006e06:	e7a0      	b.n	8006d4a <d_type+0x3ca>
 8006e08:	6963      	ldr	r3, [r4, #20]
 8006e0a:	69a2      	ldr	r2, [r4, #24]
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	f280 80f9 	bge.w	8007004 <d_type+0x684>
 8006e12:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8006e16:	6922      	ldr	r2, [r4, #16]
 8006e18:	0089      	lsls	r1, r1, #2
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	1855      	adds	r5, r2, r1
 8006e1e:	6163      	str	r3, [r4, #20]
 8006e20:	f000 80f0 	beq.w	8007004 <d_type+0x684>
 8006e24:	4b8e      	ldr	r3, [pc, #568]	; (8007060 <d_type+0x6e0>)
 8006e26:	2027      	movs	r0, #39	; 0x27
 8006e28:	5450      	strb	r0, [r2, r1]
 8006e2a:	606b      	str	r3, [r5, #4]
 8006e2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006e2e:	3308      	adds	r3, #8
 8006e30:	6323      	str	r3, [r4, #48]	; 0x30
 8006e32:	e641      	b.n	8006ab8 <d_type+0x138>
 8006e34:	6963      	ldr	r3, [r4, #20]
 8006e36:	69a2      	ldr	r2, [r4, #24]
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	f280 80e3 	bge.w	8007004 <d_type+0x684>
 8006e3e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8006e42:	6922      	ldr	r2, [r4, #16]
 8006e44:	0089      	lsls	r1, r1, #2
 8006e46:	3301      	adds	r3, #1
 8006e48:	1855      	adds	r5, r2, r1
 8006e4a:	6163      	str	r3, [r4, #20]
 8006e4c:	f000 80da 	beq.w	8007004 <d_type+0x684>
 8006e50:	4b84      	ldr	r3, [pc, #528]	; (8007064 <d_type+0x6e4>)
 8006e52:	2027      	movs	r0, #39	; 0x27
 8006e54:	5450      	strb	r0, [r2, r1]
 8006e56:	606b      	str	r3, [r5, #4]
 8006e58:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	6323      	str	r3, [r4, #48]	; 0x30
 8006e5e:	e62b      	b.n	8006ab8 <d_type+0x138>
 8006e60:	6963      	ldr	r3, [r4, #20]
 8006e62:	69a2      	ldr	r2, [r4, #24]
 8006e64:	4293      	cmp	r3, r2
 8006e66:	f280 80cd 	bge.w	8007004 <d_type+0x684>
 8006e6a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8006e6e:	6922      	ldr	r2, [r4, #16]
 8006e70:	0089      	lsls	r1, r1, #2
 8006e72:	3301      	adds	r3, #1
 8006e74:	1855      	adds	r5, r2, r1
 8006e76:	6163      	str	r3, [r4, #20]
 8006e78:	f000 80c4 	beq.w	8007004 <d_type+0x684>
 8006e7c:	4b7a      	ldr	r3, [pc, #488]	; (8007068 <d_type+0x6e8>)
 8006e7e:	2027      	movs	r0, #39	; 0x27
 8006e80:	5450      	strb	r0, [r2, r1]
 8006e82:	606b      	str	r3, [r5, #4]
 8006e84:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006e86:	3309      	adds	r3, #9
 8006e88:	6323      	str	r3, [r4, #48]	; 0x30
 8006e8a:	e615      	b.n	8006ab8 <d_type+0x138>
 8006e8c:	6963      	ldr	r3, [r4, #20]
 8006e8e:	69a2      	ldr	r2, [r4, #24]
 8006e90:	4293      	cmp	r3, r2
 8006e92:	f280 80b7 	bge.w	8007004 <d_type+0x684>
 8006e96:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8006e9a:	6922      	ldr	r2, [r4, #16]
 8006e9c:	0089      	lsls	r1, r1, #2
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	1855      	adds	r5, r2, r1
 8006ea2:	6163      	str	r3, [r4, #20]
 8006ea4:	f000 80ae 	beq.w	8007004 <d_type+0x684>
 8006ea8:	4b70      	ldr	r3, [pc, #448]	; (800706c <d_type+0x6ec>)
 8006eaa:	2027      	movs	r0, #39	; 0x27
 8006eac:	5450      	strb	r0, [r2, r1]
 8006eae:	606b      	str	r3, [r5, #4]
 8006eb0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006eb2:	330a      	adds	r3, #10
 8006eb4:	6323      	str	r3, [r4, #48]	; 0x30
 8006eb6:	e5ff      	b.n	8006ab8 <d_type+0x138>
 8006eb8:	788b      	ldrb	r3, [r1, #2]
 8006eba:	2b5f      	cmp	r3, #95	; 0x5f
 8006ebc:	f000 80ff 	beq.w	80070be <d_type+0x73e>
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f7f9 faf5 	bl	80004b0 <d_number_component>
 8006ec6:	4605      	mov	r5, r0
 8006ec8:	2d00      	cmp	r5, #0
 8006eca:	f43f aef7 	beq.w	8006cbc <d_type+0x33c>
 8006ece:	68e3      	ldr	r3, [r4, #12]
 8006ed0:	781a      	ldrb	r2, [r3, #0]
 8006ed2:	2a5f      	cmp	r2, #95	; 0x5f
 8006ed4:	f47f ae46 	bne.w	8006b64 <d_type+0x1e4>
 8006ed8:	3301      	adds	r3, #1
 8006eda:	60e3      	str	r3, [r4, #12]
 8006edc:	4620      	mov	r0, r4
 8006ede:	f7ff fd4f 	bl	8006980 <d_type>
 8006ee2:	462a      	mov	r2, r5
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	212d      	movs	r1, #45	; 0x2d
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f7f9 f971 	bl	80001d0 <d_make_comp>
 8006eee:	4605      	mov	r5, r0
 8006ef0:	e6e4      	b.n	8006cbc <d_type+0x33c>
 8006ef2:	6963      	ldr	r3, [r4, #20]
 8006ef4:	69a2      	ldr	r2, [r4, #24]
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	f280 8084 	bge.w	8007004 <d_type+0x684>
 8006efc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8006f00:	6922      	ldr	r2, [r4, #16]
 8006f02:	0089      	lsls	r1, r1, #2
 8006f04:	3301      	adds	r3, #1
 8006f06:	1855      	adds	r5, r2, r1
 8006f08:	6163      	str	r3, [r4, #20]
 8006f0a:	d07b      	beq.n	8007004 <d_type+0x684>
 8006f0c:	2027      	movs	r0, #39	; 0x27
 8006f0e:	4b58      	ldr	r3, [pc, #352]	; (8007070 <d_type+0x6f0>)
 8006f10:	e78a      	b.n	8006e28 <d_type+0x4a8>
 8006f12:	4620      	mov	r0, r4
 8006f14:	f7ff fd34 	bl	8006980 <d_type>
 8006f18:	2300      	movs	r3, #0
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	2149      	movs	r1, #73	; 0x49
 8006f1e:	4620      	mov	r0, r4
 8006f20:	f7f9 f956 	bl	80001d0 <d_make_comp>
 8006f24:	4605      	mov	r5, r0
 8006f26:	9001      	str	r0, [sp, #4]
 8006f28:	e5e2      	b.n	8006af0 <d_type+0x170>
 8006f2a:	6963      	ldr	r3, [r4, #20]
 8006f2c:	69a2      	ldr	r2, [r4, #24]
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	da68      	bge.n	8007004 <d_type+0x684>
 8006f32:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8006f36:	6922      	ldr	r2, [r4, #16]
 8006f38:	0089      	lsls	r1, r1, #2
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	1855      	adds	r5, r2, r1
 8006f3e:	6163      	str	r3, [r4, #20]
 8006f40:	d060      	beq.n	8007004 <d_type+0x684>
 8006f42:	4b4c      	ldr	r3, [pc, #304]	; (8007074 <d_type+0x6f4>)
 8006f44:	2027      	movs	r0, #39	; 0x27
 8006f46:	5450      	strb	r0, [r2, r1]
 8006f48:	606b      	str	r3, [r5, #4]
 8006f4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006f4c:	3311      	adds	r3, #17
 8006f4e:	6323      	str	r3, [r4, #48]	; 0x30
 8006f50:	e5b2      	b.n	8006ab8 <d_type+0x138>
 8006f52:	6963      	ldr	r3, [r4, #20]
 8006f54:	69a2      	ldr	r2, [r4, #24]
 8006f56:	4293      	cmp	r3, r2
 8006f58:	da54      	bge.n	8007004 <d_type+0x684>
 8006f5a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8006f5e:	6922      	ldr	r2, [r4, #16]
 8006f60:	0089      	lsls	r1, r1, #2
 8006f62:	3301      	adds	r3, #1
 8006f64:	1855      	adds	r5, r2, r1
 8006f66:	6163      	str	r3, [r4, #20]
 8006f68:	d04c      	beq.n	8007004 <d_type+0x684>
 8006f6a:	2027      	movs	r0, #39	; 0x27
 8006f6c:	4b42      	ldr	r3, [pc, #264]	; (8007078 <d_type+0x6f8>)
 8006f6e:	e787      	b.n	8006e80 <d_type+0x500>
 8006f70:	6963      	ldr	r3, [r4, #20]
 8006f72:	69a2      	ldr	r2, [r4, #24]
 8006f74:	4293      	cmp	r3, r2
 8006f76:	f6bf ad9e 	bge.w	8006ab6 <d_type+0x136>
 8006f7a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006f7e:	6921      	ldr	r1, [r4, #16]
 8006f80:	0092      	lsls	r2, r2, #2
 8006f82:	3301      	adds	r3, #1
 8006f84:	188d      	adds	r5, r1, r2
 8006f86:	6163      	str	r3, [r4, #20]
 8006f88:	f43f ad95 	beq.w	8006ab6 <d_type+0x136>
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	548b      	strb	r3, [r1, r2]
 8006f90:	483a      	ldr	r0, [pc, #232]	; (800707c <d_type+0x6fc>)
 8006f92:	6068      	str	r0, [r5, #4]
 8006f94:	2304      	movs	r3, #4
 8006f96:	60ab      	str	r3, [r5, #8]
 8006f98:	e58e      	b.n	8006ab8 <d_type+0x138>
 8006f9a:	6963      	ldr	r3, [r4, #20]
 8006f9c:	69a2      	ldr	r2, [r4, #24]
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	f280 8084 	bge.w	80070ac <d_type+0x72c>
 8006fa4:	6925      	ldr	r5, [r4, #16]
 8006fa6:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 8006faa:	0080      	lsls	r0, r0, #2
 8006fac:	3301      	adds	r3, #1
 8006fae:	182a      	adds	r2, r5, r0
 8006fb0:	262c      	movs	r6, #44	; 0x2c
 8006fb2:	6163      	str	r3, [r4, #20]
 8006fb4:	9201      	str	r2, [sp, #4]
 8006fb6:	542e      	strb	r6, [r5, r0]
 8006fb8:	788b      	ldrb	r3, [r1, #2]
 8006fba:	3b30      	subs	r3, #48	; 0x30
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b09      	cmp	r3, #9
 8006fc0:	bf94      	ite	ls
 8006fc2:	2301      	movls	r3, #1
 8006fc4:	2300      	movhi	r3, #0
 8006fc6:	8113      	strh	r3, [r2, #8]
 8006fc8:	d973      	bls.n	80070b2 <d_type+0x732>
 8006fca:	4615      	mov	r5, r2
 8006fcc:	4620      	mov	r0, r4
 8006fce:	f7ff fcd7 	bl	8006980 <d_type>
 8006fd2:	9b01      	ldr	r3, [sp, #4]
 8006fd4:	6068      	str	r0, [r5, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f43f ad6c 	beq.w	8006ab6 <d_type+0x136>
 8006fde:	f104 000c 	add.w	r0, r4, #12
 8006fe2:	f7f9 fa3b 	bl	800045c <d_number.isra.0>
 8006fe6:	68e2      	ldr	r2, [r4, #12]
 8006fe8:	7813      	ldrb	r3, [r2, #0]
 8006fea:	b143      	cbz	r3, 8006ffe <d_type+0x67e>
 8006fec:	1c53      	adds	r3, r2, #1
 8006fee:	60e3      	str	r3, [r4, #12]
 8006ff0:	7813      	ldrb	r3, [r2, #0]
 8006ff2:	f1a3 0373 	sub.w	r3, r3, #115	; 0x73
 8006ff6:	fab3 f383 	clz	r3, r3
 8006ffa:	095b      	lsrs	r3, r3, #5
 8006ffc:	b21b      	sxth	r3, r3
 8006ffe:	9d01      	ldr	r5, [sp, #4]
 8007000:	816b      	strh	r3, [r5, #10]
 8007002:	e559      	b.n	8006ab8 <d_type+0x138>
 8007004:	2300      	movs	r3, #0
 8007006:	9301      	str	r3, [sp, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	deff      	udf	#255	; 0xff
 800700c:	2500      	movs	r5, #0
 800700e:	3001      	adds	r0, #1
 8007010:	60e0      	str	r0, [r4, #12]
 8007012:	4620      	mov	r0, r4
 8007014:	f7ff fcb4 	bl	8006980 <d_type>
 8007018:	462a      	mov	r2, r5
 800701a:	4603      	mov	r3, r0
 800701c:	212a      	movs	r1, #42	; 0x2a
 800701e:	4620      	mov	r0, r4
 8007020:	f7f9 f8d6 	bl	80001d0 <d_make_comp>
 8007024:	4605      	mov	r5, r0
 8007026:	e649      	b.n	8006cbc <d_type+0x33c>
 8007028:	2301      	movs	r3, #1
 800702a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800702c:	6363      	str	r3, [r4, #52]	; 0x34
 800702e:	4620      	mov	r0, r4
 8007030:	f7ff fad4 	bl	80065dc <d_expression_1>
 8007034:	6365      	str	r5, [r4, #52]	; 0x34
 8007036:	4605      	mov	r5, r0
 8007038:	2800      	cmp	r0, #0
 800703a:	f43f ad93 	beq.w	8006b64 <d_type+0x1e4>
 800703e:	68e3      	ldr	r3, [r4, #12]
 8007040:	e58c      	b.n	8006b5c <d_type+0x1dc>
 8007042:	4620      	mov	r0, r4
 8007044:	f000 fa90 	bl	8007568 <d_name>
 8007048:	4605      	mov	r5, r0
 800704a:	9001      	str	r0, [sp, #4]
 800704c:	2800      	cmp	r0, #0
 800704e:	f43f ad32 	beq.w	8006ab6 <d_type+0x136>
 8007052:	7803      	ldrb	r3, [r0, #0]
 8007054:	2b18      	cmp	r3, #24
 8007056:	f47f ad4d 	bne.w	8006af4 <d_type+0x174>
 800705a:	e52d      	b.n	8006ab8 <d_type+0x138>
 800705c:	08012450 	.word	0x08012450
 8007060:	08012780 	.word	0x08012780
 8007064:	08012758 	.word	0x08012758
 8007068:	0801271c 	.word	0x0801271c
 800706c:	08012744 	.word	0x08012744
 8007070:	0801276c 	.word	0x0801276c
 8007074:	08012794 	.word	0x08012794
 8007078:	08012730 	.word	0x08012730
 800707c:	080130f4 	.word	0x080130f4
 8007080:	4620      	mov	r0, r4
 8007082:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8007086:	f8d4 8020 	ldr.w	r8, [r4, #32]
 800708a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800708c:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800708e:	f7fc ff9b 	bl	8003fc8 <d_template_args>
 8007092:	68e2      	ldr	r2, [r4, #12]
 8007094:	7812      	ldrb	r2, [r2, #0]
 8007096:	2a49      	cmp	r2, #73	; 0x49
 8007098:	d01c      	beq.n	80070d4 <d_type+0x754>
 800709a:	6325      	str	r5, [r4, #48]	; 0x30
 800709c:	60e6      	str	r6, [r4, #12]
 800709e:	f8c4 9014 	str.w	r9, [r4, #20]
 80070a2:	f8c4 8020 	str.w	r8, [r4, #32]
 80070a6:	62a7      	str	r7, [r4, #40]	; 0x28
 80070a8:	9d01      	ldr	r5, [sp, #4]
 80070aa:	e521      	b.n	8006af0 <d_type+0x170>
 80070ac:	2300      	movs	r3, #0
 80070ae:	701b      	strb	r3, [r3, #0]
 80070b0:	deff      	udf	#255	; 0xff
 80070b2:	f104 000c 	add.w	r0, r4, #12
 80070b6:	f7f9 f9d1 	bl	800045c <d_number.isra.0>
 80070ba:	9d01      	ldr	r5, [sp, #4]
 80070bc:	e786      	b.n	8006fcc <d_type+0x64c>
 80070be:	3103      	adds	r1, #3
 80070c0:	2301      	movs	r3, #1
 80070c2:	6b66      	ldr	r6, [r4, #52]	; 0x34
 80070c4:	60e1      	str	r1, [r4, #12]
 80070c6:	6363      	str	r3, [r4, #52]	; 0x34
 80070c8:	4620      	mov	r0, r4
 80070ca:	f7ff fa87 	bl	80065dc <d_expression_1>
 80070ce:	6366      	str	r6, [r4, #52]	; 0x34
 80070d0:	4605      	mov	r5, r0
 80070d2:	e6f9      	b.n	8006ec8 <d_type+0x548>
 80070d4:	9b01      	ldr	r3, [sp, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	f43f aced 	beq.w	8006ab6 <d_type+0x136>
 80070dc:	6a22      	ldr	r2, [r4, #32]
 80070de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80070e0:	428a      	cmp	r2, r1
 80070e2:	f6bf ace8 	bge.w	8006ab6 <d_type+0x136>
 80070e6:	69e5      	ldr	r5, [r4, #28]
 80070e8:	1c51      	adds	r1, r2, #1
 80070ea:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
 80070ee:	9a01      	ldr	r2, [sp, #4]
 80070f0:	6221      	str	r1, [r4, #32]
 80070f2:	4603      	mov	r3, r0
 80070f4:	e629      	b.n	8006d4a <d_type+0x3ca>
 80070f6:	4618      	mov	r0, r3
 80070f8:	e789      	b.n	800700e <d_type+0x68e>
 80070fa:	bf00      	nop

080070fc <d_operator_name>:
 80070fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007100:	68c3      	ldr	r3, [r0, #12]
 8007102:	781e      	ldrb	r6, [r3, #0]
 8007104:	4684      	mov	ip, r0
 8007106:	b316      	cbz	r6, 800714e <d_operator_name+0x52>
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	60c2      	str	r2, [r0, #12]
 800710c:	785a      	ldrb	r2, [r3, #1]
 800710e:	781e      	ldrb	r6, [r3, #0]
 8007110:	2a00      	cmp	r2, #0
 8007112:	d059      	beq.n	80071c8 <d_operator_name+0xcc>
 8007114:	1c9a      	adds	r2, r3, #2
 8007116:	60c2      	str	r2, [r0, #12]
 8007118:	2e76      	cmp	r6, #118	; 0x76
 800711a:	4604      	mov	r4, r0
 800711c:	f893 e001 	ldrb.w	lr, [r3, #1]
 8007120:	d043      	beq.n	80071aa <d_operator_name+0xae>
 8007122:	2e63      	cmp	r6, #99	; 0x63
 8007124:	d114      	bne.n	8007150 <d_operator_name+0x54>
 8007126:	f1be 0f76 	cmp.w	lr, #118	; 0x76
 800712a:	d111      	bne.n	8007150 <d_operator_name+0x54>
 800712c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800712e:	6b85      	ldr	r5, [r0, #56]	; 0x38
 8007130:	fab3 f383 	clz	r3, r3
 8007134:	095b      	lsrs	r3, r3, #5
 8007136:	6383      	str	r3, [r0, #56]	; 0x38
 8007138:	f7ff fc22 	bl	8006980 <d_type>
 800713c:	63a5      	str	r5, [r4, #56]	; 0x38
 800713e:	4602      	mov	r2, r0
 8007140:	2300      	movs	r3, #0
 8007142:	4620      	mov	r0, r4
 8007144:	2133      	movs	r1, #51	; 0x33
 8007146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800714a:	f7f9 b841 	b.w	80001d0 <d_make_comp>
 800714e:	46b6      	mov	lr, r6
 8007150:	4c28      	ldr	r4, [pc, #160]	; (80071f4 <d_operator_name+0xf8>)
 8007152:	203d      	movs	r0, #61	; 0x3d
 8007154:	2200      	movs	r2, #0
 8007156:	e004      	b.n	8007162 <d_operator_name+0x66>
 8007158:	bf94      	ite	ls
 800715a:	1c5a      	addls	r2, r3, #1
 800715c:	4618      	movhi	r0, r3
 800715e:	4282      	cmp	r2, r0
 8007160:	d02f      	beq.n	80071c2 <d_operator_name+0xc6>
 8007162:	1a83      	subs	r3, r0, r2
 8007164:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8007168:	eb02 0363 	add.w	r3, r2, r3, asr #1
 800716c:	0119      	lsls	r1, r3, #4
 800716e:	1867      	adds	r7, r4, r1
 8007170:	5861      	ldr	r1, [r4, r1]
 8007172:	780d      	ldrb	r5, [r1, #0]
 8007174:	42b5      	cmp	r5, r6
 8007176:	d1ef      	bne.n	8007158 <d_operator_name+0x5c>
 8007178:	7849      	ldrb	r1, [r1, #1]
 800717a:	4571      	cmp	r1, lr
 800717c:	d1ec      	bne.n	8007158 <d_operator_name+0x5c>
 800717e:	f8dc 3014 	ldr.w	r3, [ip, #20]
 8007182:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8007186:	4293      	cmp	r3, r2
 8007188:	da1b      	bge.n	80071c2 <d_operator_name+0xc6>
 800718a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800718e:	f8dc 1010 	ldr.w	r1, [ip, #16]
 8007192:	3301      	adds	r3, #1
 8007194:	0092      	lsls	r2, r2, #2
 8007196:	f8cc 3014 	str.w	r3, [ip, #20]
 800719a:	188b      	adds	r3, r1, r2
 800719c:	d027      	beq.n	80071ee <d_operator_name+0xf2>
 800719e:	2031      	movs	r0, #49	; 0x31
 80071a0:	5488      	strb	r0, [r1, r2]
 80071a2:	605f      	str	r7, [r3, #4]
 80071a4:	4618      	mov	r0, r3
 80071a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071aa:	f1ae 0530 	sub.w	r5, lr, #48	; 0x30
 80071ae:	b2eb      	uxtb	r3, r5
 80071b0:	2b09      	cmp	r3, #9
 80071b2:	d8cd      	bhi.n	8007150 <d_operator_name+0x54>
 80071b4:	f7f9 f9d2 	bl	800055c <d_source_name>
 80071b8:	6963      	ldr	r3, [r4, #20]
 80071ba:	69a2      	ldr	r2, [r4, #24]
 80071bc:	4293      	cmp	r3, r2
 80071be:	4601      	mov	r1, r0
 80071c0:	db04      	blt.n	80071cc <d_operator_name+0xd0>
 80071c2:	2000      	movs	r0, #0
 80071c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071c8:	4696      	mov	lr, r2
 80071ca:	e7c1      	b.n	8007150 <d_operator_name+0x54>
 80071cc:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80071d0:	6920      	ldr	r0, [r4, #16]
 80071d2:	3301      	adds	r3, #1
 80071d4:	0092      	lsls	r2, r2, #2
 80071d6:	6163      	str	r3, [r4, #20]
 80071d8:	1883      	adds	r3, r0, r2
 80071da:	d0f2      	beq.n	80071c2 <d_operator_name+0xc6>
 80071dc:	2900      	cmp	r1, #0
 80071de:	d0f0      	beq.n	80071c2 <d_operator_name+0xc6>
 80071e0:	2432      	movs	r4, #50	; 0x32
 80071e2:	5484      	strb	r4, [r0, r2]
 80071e4:	605d      	str	r5, [r3, #4]
 80071e6:	6099      	str	r1, [r3, #8]
 80071e8:	4618      	mov	r0, r3
 80071ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071ee:	4618      	mov	r0, r3
 80071f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071f4:	080127a8 	.word	0x080127a8

080071f8 <d_parmlist>:
 80071f8:	b530      	push	{r4, r5, lr}
 80071fa:	68c2      	ldr	r2, [r0, #12]
 80071fc:	b083      	sub	sp, #12
 80071fe:	2300      	movs	r3, #0
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	7813      	ldrb	r3, [r2, #0]
 8007204:	b343      	cbz	r3, 8007258 <d_parmlist+0x60>
 8007206:	2b45      	cmp	r3, #69	; 0x45
 8007208:	d026      	beq.n	8007258 <d_parmlist+0x60>
 800720a:	2b2e      	cmp	r3, #46	; 0x2e
 800720c:	d024      	beq.n	8007258 <d_parmlist+0x60>
 800720e:	4604      	mov	r4, r0
 8007210:	ad01      	add	r5, sp, #4
 8007212:	e015      	b.n	8007240 <d_parmlist+0x48>
 8007214:	2b4f      	cmp	r3, #79	; 0x4f
 8007216:	d016      	beq.n	8007246 <d_parmlist+0x4e>
 8007218:	f7ff fbb2 	bl	8006980 <d_type>
 800721c:	2300      	movs	r3, #0
 800721e:	4602      	mov	r2, r0
 8007220:	212e      	movs	r1, #46	; 0x2e
 8007222:	b1c8      	cbz	r0, 8007258 <d_parmlist+0x60>
 8007224:	4620      	mov	r0, r4
 8007226:	f7f8 ffd3 	bl	80001d0 <d_make_comp>
 800722a:	6028      	str	r0, [r5, #0]
 800722c:	b1a0      	cbz	r0, 8007258 <d_parmlist+0x60>
 800722e:	68e2      	ldr	r2, [r4, #12]
 8007230:	7813      	ldrb	r3, [r2, #0]
 8007232:	f100 0508 	add.w	r5, r0, #8
 8007236:	b14b      	cbz	r3, 800724c <d_parmlist+0x54>
 8007238:	2b45      	cmp	r3, #69	; 0x45
 800723a:	d007      	beq.n	800724c <d_parmlist+0x54>
 800723c:	2b2e      	cmp	r3, #46	; 0x2e
 800723e:	d005      	beq.n	800724c <d_parmlist+0x54>
 8007240:	2b52      	cmp	r3, #82	; 0x52
 8007242:	4620      	mov	r0, r4
 8007244:	d1e6      	bne.n	8007214 <d_parmlist+0x1c>
 8007246:	7853      	ldrb	r3, [r2, #1]
 8007248:	2b45      	cmp	r3, #69	; 0x45
 800724a:	d1e5      	bne.n	8007218 <d_parmlist+0x20>
 800724c:	9801      	ldr	r0, [sp, #4]
 800724e:	b118      	cbz	r0, 8007258 <d_parmlist+0x60>
 8007250:	6883      	ldr	r3, [r0, #8]
 8007252:	b123      	cbz	r3, 800725e <d_parmlist+0x66>
 8007254:	b003      	add	sp, #12
 8007256:	bd30      	pop	{r4, r5, pc}
 8007258:	2000      	movs	r0, #0
 800725a:	b003      	add	sp, #12
 800725c:	bd30      	pop	{r4, r5, pc}
 800725e:	6842      	ldr	r2, [r0, #4]
 8007260:	7811      	ldrb	r1, [r2, #0]
 8007262:	2927      	cmp	r1, #39	; 0x27
 8007264:	d1f6      	bne.n	8007254 <d_parmlist+0x5c>
 8007266:	6852      	ldr	r2, [r2, #4]
 8007268:	7c11      	ldrb	r1, [r2, #16]
 800726a:	2909      	cmp	r1, #9
 800726c:	d1f2      	bne.n	8007254 <d_parmlist+0x5c>
 800726e:	6851      	ldr	r1, [r2, #4]
 8007270:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007272:	1a52      	subs	r2, r2, r1
 8007274:	6322      	str	r2, [r4, #48]	; 0x30
 8007276:	6043      	str	r3, [r0, #4]
 8007278:	e7ec      	b.n	8007254 <d_parmlist+0x5c>
 800727a:	bf00      	nop

0800727c <d_unqualified_name>:
 800727c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727e:	68c2      	ldr	r2, [r0, #12]
 8007280:	7813      	ldrb	r3, [r2, #0]
 8007282:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007286:	2909      	cmp	r1, #9
 8007288:	4604      	mov	r4, r0
 800728a:	d920      	bls.n	80072ce <d_unqualified_name+0x52>
 800728c:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
 8007290:	2919      	cmp	r1, #25
 8007292:	d925      	bls.n	80072e0 <d_unqualified_name+0x64>
 8007294:	f1a3 0143 	sub.w	r1, r3, #67	; 0x43
 8007298:	2901      	cmp	r1, #1
 800729a:	d92c      	bls.n	80072f6 <d_unqualified_name+0x7a>
 800729c:	2b4c      	cmp	r3, #76	; 0x4c
 800729e:	f000 8089 	beq.w	80073b4 <d_unqualified_name+0x138>
 80072a2:	2b55      	cmp	r3, #85	; 0x55
 80072a4:	d133      	bne.n	800730e <d_unqualified_name+0x92>
 80072a6:	7853      	ldrb	r3, [r2, #1]
 80072a8:	2b6c      	cmp	r3, #108	; 0x6c
 80072aa:	d032      	beq.n	8007312 <d_unqualified_name+0x96>
 80072ac:	2b74      	cmp	r3, #116	; 0x74
 80072ae:	d12e      	bne.n	800730e <d_unqualified_name+0x92>
 80072b0:	1c53      	adds	r3, r2, #1
 80072b2:	60c3      	str	r3, [r0, #12]
 80072b4:	7853      	ldrb	r3, [r2, #1]
 80072b6:	2b74      	cmp	r3, #116	; 0x74
 80072b8:	d05b      	beq.n	8007372 <d_unqualified_name+0xf6>
 80072ba:	2b42      	cmp	r3, #66	; 0x42
 80072bc:	f04f 0500 	mov.w	r5, #0
 80072c0:	d10c      	bne.n	80072dc <d_unqualified_name+0x60>
 80072c2:	4629      	mov	r1, r5
 80072c4:	4620      	mov	r0, r4
 80072c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80072ca:	f7f9 b9a3 	b.w	8000614 <d_abi_tags>
 80072ce:	f7f9 f945 	bl	800055c <d_source_name>
 80072d2:	68e3      	ldr	r3, [r4, #12]
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	4605      	mov	r5, r0
 80072d8:	2b42      	cmp	r3, #66	; 0x42
 80072da:	d0f2      	beq.n	80072c2 <d_unqualified_name+0x46>
 80072dc:	4628      	mov	r0, r5
 80072de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072e0:	f7ff ff0c 	bl	80070fc <d_operator_name>
 80072e4:	4605      	mov	r5, r0
 80072e6:	b118      	cbz	r0, 80072f0 <d_unqualified_name+0x74>
 80072e8:	7803      	ldrb	r3, [r0, #0]
 80072ea:	2b31      	cmp	r3, #49	; 0x31
 80072ec:	f000 80b2 	beq.w	8007454 <d_unqualified_name+0x1d8>
 80072f0:	68e3      	ldr	r3, [r4, #12]
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	e7f0      	b.n	80072d8 <d_unqualified_name+0x5c>
 80072f6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80072f8:	b121      	cbz	r1, 8007304 <d_unqualified_name+0x88>
 80072fa:	7808      	ldrb	r0, [r1, #0]
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d06d      	beq.n	80073dc <d_unqualified_name+0x160>
 8007300:	2818      	cmp	r0, #24
 8007302:	d06b      	beq.n	80073dc <d_unqualified_name+0x160>
 8007304:	2b43      	cmp	r3, #67	; 0x43
 8007306:	f000 80c2 	beq.w	800748e <d_unqualified_name+0x212>
 800730a:	2b44      	cmp	r3, #68	; 0x44
 800730c:	d070      	beq.n	80073f0 <d_unqualified_name+0x174>
 800730e:	2000      	movs	r0, #0
 8007310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007312:	1c53      	adds	r3, r2, #1
 8007314:	60c3      	str	r3, [r0, #12]
 8007316:	7853      	ldrb	r3, [r2, #1]
 8007318:	2b6c      	cmp	r3, #108	; 0x6c
 800731a:	d1ce      	bne.n	80072ba <d_unqualified_name+0x3e>
 800731c:	3202      	adds	r2, #2
 800731e:	60c2      	str	r2, [r0, #12]
 8007320:	f7ff ff6a 	bl	80071f8 <d_parmlist>
 8007324:	4606      	mov	r6, r0
 8007326:	2800      	cmp	r0, #0
 8007328:	f000 80da 	beq.w	80074e0 <d_unqualified_name+0x264>
 800732c:	68e2      	ldr	r2, [r4, #12]
 800732e:	7813      	ldrb	r3, [r2, #0]
 8007330:	2b45      	cmp	r3, #69	; 0x45
 8007332:	d1c2      	bne.n	80072ba <d_unqualified_name+0x3e>
 8007334:	3201      	adds	r2, #1
 8007336:	60e2      	str	r2, [r4, #12]
 8007338:	4620      	mov	r0, r4
 800733a:	f7f9 f8d5 	bl	80004e8 <d_compact_number>
 800733e:	2800      	cmp	r0, #0
 8007340:	db13      	blt.n	800736a <d_unqualified_name+0xee>
 8007342:	6963      	ldr	r3, [r4, #20]
 8007344:	69a2      	ldr	r2, [r4, #24]
 8007346:	4293      	cmp	r3, r2
 8007348:	da0f      	bge.n	800736a <d_unqualified_name+0xee>
 800734a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800734e:	6921      	ldr	r1, [r4, #16]
 8007350:	0092      	lsls	r2, r2, #2
 8007352:	3301      	adds	r3, #1
 8007354:	188d      	adds	r5, r1, r2
 8007356:	6163      	str	r3, [r4, #20]
 8007358:	d007      	beq.n	800736a <d_unqualified_name+0xee>
 800735a:	2344      	movs	r3, #68	; 0x44
 800735c:	548b      	strb	r3, [r1, r2]
 800735e:	606e      	str	r6, [r5, #4]
 8007360:	60a8      	str	r0, [r5, #8]
 8007362:	6a23      	ldr	r3, [r4, #32]
 8007364:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007366:	4293      	cmp	r3, r2
 8007368:	db1c      	blt.n	80073a4 <d_unqualified_name+0x128>
 800736a:	68e3      	ldr	r3, [r4, #12]
 800736c:	2500      	movs	r5, #0
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	e7b2      	b.n	80072d8 <d_unqualified_name+0x5c>
 8007372:	3202      	adds	r2, #2
 8007374:	60c2      	str	r2, [r0, #12]
 8007376:	f7f9 f8b7 	bl	80004e8 <d_compact_number>
 800737a:	2800      	cmp	r0, #0
 800737c:	dbf5      	blt.n	800736a <d_unqualified_name+0xee>
 800737e:	6963      	ldr	r3, [r4, #20]
 8007380:	69a2      	ldr	r2, [r4, #24]
 8007382:	4293      	cmp	r3, r2
 8007384:	daf1      	bge.n	800736a <d_unqualified_name+0xee>
 8007386:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800738a:	6921      	ldr	r1, [r4, #16]
 800738c:	0092      	lsls	r2, r2, #2
 800738e:	3301      	adds	r3, #1
 8007390:	188d      	adds	r5, r1, r2
 8007392:	6163      	str	r3, [r4, #20]
 8007394:	d0e9      	beq.n	800736a <d_unqualified_name+0xee>
 8007396:	2346      	movs	r3, #70	; 0x46
 8007398:	548b      	strb	r3, [r1, r2]
 800739a:	6068      	str	r0, [r5, #4]
 800739c:	6a23      	ldr	r3, [r4, #32]
 800739e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80073a0:	4293      	cmp	r3, r2
 80073a2:	dae2      	bge.n	800736a <d_unqualified_name+0xee>
 80073a4:	69e2      	ldr	r2, [r4, #28]
 80073a6:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 80073aa:	3301      	adds	r3, #1
 80073ac:	68e2      	ldr	r2, [r4, #12]
 80073ae:	6223      	str	r3, [r4, #32]
 80073b0:	7813      	ldrb	r3, [r2, #0]
 80073b2:	e791      	b.n	80072d8 <d_unqualified_name+0x5c>
 80073b4:	3201      	adds	r2, #1
 80073b6:	60c2      	str	r2, [r0, #12]
 80073b8:	f7f9 f8d0 	bl	800055c <d_source_name>
 80073bc:	4605      	mov	r5, r0
 80073be:	2800      	cmp	r0, #0
 80073c0:	d0a5      	beq.n	800730e <d_unqualified_name+0x92>
 80073c2:	68e2      	ldr	r2, [r4, #12]
 80073c4:	7813      	ldrb	r3, [r2, #0]
 80073c6:	2b5f      	cmp	r3, #95	; 0x5f
 80073c8:	d186      	bne.n	80072d8 <d_unqualified_name+0x5c>
 80073ca:	4620      	mov	r0, r4
 80073cc:	3201      	adds	r2, #1
 80073ce:	f840 2f0c 	str.w	r2, [r0, #12]!
 80073d2:	f7f9 f843 	bl	800045c <d_number.isra.0>
 80073d6:	2800      	cmp	r0, #0
 80073d8:	da8a      	bge.n	80072f0 <d_unqualified_name+0x74>
 80073da:	e798      	b.n	800730e <d_unqualified_name+0x92>
 80073dc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80073de:	688b      	ldr	r3, [r1, #8]
 80073e0:	4403      	add	r3, r0
 80073e2:	6323      	str	r3, [r4, #48]	; 0x30
 80073e4:	7813      	ldrb	r3, [r2, #0]
 80073e6:	2b43      	cmp	r3, #67	; 0x43
 80073e8:	d051      	beq.n	800748e <d_unqualified_name+0x212>
 80073ea:	2b44      	cmp	r3, #68	; 0x44
 80073ec:	f47f af65 	bne.w	80072ba <d_unqualified_name+0x3e>
 80073f0:	7853      	ldrb	r3, [r2, #1]
 80073f2:	3b30      	subs	r3, #48	; 0x30
 80073f4:	2b05      	cmp	r3, #5
 80073f6:	d88a      	bhi.n	800730e <d_unqualified_name+0x92>
 80073f8:	a001      	add	r0, pc, #4	; (adr r0, 8007400 <d_unqualified_name+0x184>)
 80073fa:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80073fe:	bf00      	nop
 8007400:	08007449 	.word	0x08007449
 8007404:	08007419 	.word	0x08007419
 8007408:	08007445 	.word	0x08007445
 800740c:	0800730f 	.word	0x0800730f
 8007410:	08007451 	.word	0x08007451
 8007414:	0800744d 	.word	0x0800744d
 8007418:	2702      	movs	r7, #2
 800741a:	6963      	ldr	r3, [r4, #20]
 800741c:	69a0      	ldr	r0, [r4, #24]
 800741e:	1c95      	adds	r5, r2, #2
 8007420:	4283      	cmp	r3, r0
 8007422:	60e5      	str	r5, [r4, #12]
 8007424:	da30      	bge.n	8007488 <d_unqualified_name+0x20c>
 8007426:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800742a:	6926      	ldr	r6, [r4, #16]
 800742c:	0080      	lsls	r0, r0, #2
 800742e:	3301      	adds	r3, #1
 8007430:	1835      	adds	r5, r6, r0
 8007432:	6163      	str	r3, [r4, #20]
 8007434:	d028      	beq.n	8007488 <d_unqualified_name+0x20c>
 8007436:	b339      	cbz	r1, 8007488 <d_unqualified_name+0x20c>
 8007438:	2308      	movs	r3, #8
 800743a:	5433      	strb	r3, [r6, r0]
 800743c:	712f      	strb	r7, [r5, #4]
 800743e:	60a9      	str	r1, [r5, #8]
 8007440:	7893      	ldrb	r3, [r2, #2]
 8007442:	e749      	b.n	80072d8 <d_unqualified_name+0x5c>
 8007444:	2703      	movs	r7, #3
 8007446:	e7e8      	b.n	800741a <d_unqualified_name+0x19e>
 8007448:	2701      	movs	r7, #1
 800744a:	e7e6      	b.n	800741a <d_unqualified_name+0x19e>
 800744c:	2705      	movs	r7, #5
 800744e:	e7e4      	b.n	800741a <d_unqualified_name+0x19e>
 8007450:	2704      	movs	r7, #4
 8007452:	e7e2      	b.n	800741a <d_unqualified_name+0x19e>
 8007454:	6842      	ldr	r2, [r0, #4]
 8007456:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8007458:	6893      	ldr	r3, [r2, #8]
 800745a:	6810      	ldr	r0, [r2, #0]
 800745c:	4922      	ldr	r1, [pc, #136]	; (80074e8 <d_unqualified_name+0x26c>)
 800745e:	4433      	add	r3, r6
 8007460:	3307      	adds	r3, #7
 8007462:	6323      	str	r3, [r4, #48]	; 0x30
 8007464:	f001 f83c 	bl	80084e0 <strcmp>
 8007468:	2800      	cmp	r0, #0
 800746a:	f47f af41 	bne.w	80072f0 <d_unqualified_name+0x74>
 800746e:	4620      	mov	r0, r4
 8007470:	f7f9 f874 	bl	800055c <d_source_name>
 8007474:	462a      	mov	r2, r5
 8007476:	4603      	mov	r3, r0
 8007478:	2135      	movs	r1, #53	; 0x35
 800747a:	4620      	mov	r0, r4
 800747c:	f7f8 fea8 	bl	80001d0 <d_make_comp>
 8007480:	68e3      	ldr	r3, [r4, #12]
 8007482:	4605      	mov	r5, r0
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	e727      	b.n	80072d8 <d_unqualified_name+0x5c>
 8007488:	7893      	ldrb	r3, [r2, #2]
 800748a:	2500      	movs	r5, #0
 800748c:	e724      	b.n	80072d8 <d_unqualified_name+0x5c>
 800748e:	7853      	ldrb	r3, [r2, #1]
 8007490:	3b31      	subs	r3, #49	; 0x31
 8007492:	2b04      	cmp	r3, #4
 8007494:	f63f af3b 	bhi.w	800730e <d_unqualified_name+0x92>
 8007498:	e8df f003 	tbb	[pc, r3]
 800749c:	1e20031a 	.word	0x1e20031a
 80074a0:	1c          	.byte	0x1c
 80074a1:	00          	.byte	0x00
 80074a2:	2702      	movs	r7, #2
 80074a4:	6963      	ldr	r3, [r4, #20]
 80074a6:	69a0      	ldr	r0, [r4, #24]
 80074a8:	1c95      	adds	r5, r2, #2
 80074aa:	4283      	cmp	r3, r0
 80074ac:	60e5      	str	r5, [r4, #12]
 80074ae:	daeb      	bge.n	8007488 <d_unqualified_name+0x20c>
 80074b0:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 80074b4:	6926      	ldr	r6, [r4, #16]
 80074b6:	0080      	lsls	r0, r0, #2
 80074b8:	3301      	adds	r3, #1
 80074ba:	1835      	adds	r5, r6, r0
 80074bc:	6163      	str	r3, [r4, #20]
 80074be:	d0e3      	beq.n	8007488 <d_unqualified_name+0x20c>
 80074c0:	2900      	cmp	r1, #0
 80074c2:	d0e1      	beq.n	8007488 <d_unqualified_name+0x20c>
 80074c4:	2307      	movs	r3, #7
 80074c6:	5433      	strb	r3, [r6, r0]
 80074c8:	712f      	strb	r7, [r5, #4]
 80074ca:	60a9      	str	r1, [r5, #8]
 80074cc:	7893      	ldrb	r3, [r2, #2]
 80074ce:	e703      	b.n	80072d8 <d_unqualified_name+0x5c>
 80074d0:	2701      	movs	r7, #1
 80074d2:	e7e7      	b.n	80074a4 <d_unqualified_name+0x228>
 80074d4:	2705      	movs	r7, #5
 80074d6:	e7e5      	b.n	80074a4 <d_unqualified_name+0x228>
 80074d8:	2704      	movs	r7, #4
 80074da:	e7e3      	b.n	80074a4 <d_unqualified_name+0x228>
 80074dc:	2703      	movs	r7, #3
 80074de:	e7e1      	b.n	80074a4 <d_unqualified_name+0x228>
 80074e0:	68e3      	ldr	r3, [r4, #12]
 80074e2:	4605      	mov	r5, r0
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	e6f7      	b.n	80072d8 <d_unqualified_name+0x5c>
 80074e8:	080130fc 	.word	0x080130fc

080074ec <d_bare_function_type>:
 80074ec:	b570      	push	{r4, r5, r6, lr}
 80074ee:	68c3      	ldr	r3, [r0, #12]
 80074f0:	781a      	ldrb	r2, [r3, #0]
 80074f2:	2a4a      	cmp	r2, #74	; 0x4a
 80074f4:	4604      	mov	r4, r0
 80074f6:	d00d      	beq.n	8007514 <d_bare_function_type+0x28>
 80074f8:	b971      	cbnz	r1, 8007518 <d_bare_function_type+0x2c>
 80074fa:	460d      	mov	r5, r1
 80074fc:	4620      	mov	r0, r4
 80074fe:	f7ff fe7b 	bl	80071f8 <d_parmlist>
 8007502:	b178      	cbz	r0, 8007524 <d_bare_function_type+0x38>
 8007504:	4603      	mov	r3, r0
 8007506:	462a      	mov	r2, r5
 8007508:	4620      	mov	r0, r4
 800750a:	2129      	movs	r1, #41	; 0x29
 800750c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007510:	f7f8 be5e 	b.w	80001d0 <d_make_comp>
 8007514:	3301      	adds	r3, #1
 8007516:	60c3      	str	r3, [r0, #12]
 8007518:	4620      	mov	r0, r4
 800751a:	f7ff fa31 	bl	8006980 <d_type>
 800751e:	4605      	mov	r5, r0
 8007520:	2800      	cmp	r0, #0
 8007522:	d1eb      	bne.n	80074fc <d_bare_function_type+0x10>
 8007524:	2000      	movs	r0, #0
 8007526:	bd70      	pop	{r4, r5, r6, pc}

08007528 <d_function_type>:
 8007528:	68c3      	ldr	r3, [r0, #12]
 800752a:	781a      	ldrb	r2, [r3, #0]
 800752c:	2a46      	cmp	r2, #70	; 0x46
 800752e:	d001      	beq.n	8007534 <d_function_type+0xc>
 8007530:	2000      	movs	r0, #0
 8007532:	4770      	bx	lr
 8007534:	b510      	push	{r4, lr}
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	60c2      	str	r2, [r0, #12]
 800753a:	785a      	ldrb	r2, [r3, #1]
 800753c:	2a59      	cmp	r2, #89	; 0x59
 800753e:	bf04      	itt	eq
 8007540:	3302      	addeq	r3, #2
 8007542:	60c3      	streq	r3, [r0, #12]
 8007544:	2101      	movs	r1, #1
 8007546:	4604      	mov	r4, r0
 8007548:	f7ff ffd0 	bl	80074ec <d_bare_function_type>
 800754c:	4601      	mov	r1, r0
 800754e:	4620      	mov	r0, r4
 8007550:	f7f8 fee6 	bl	8000320 <d_ref_qualifier>
 8007554:	68e3      	ldr	r3, [r4, #12]
 8007556:	781a      	ldrb	r2, [r3, #0]
 8007558:	2a45      	cmp	r2, #69	; 0x45
 800755a:	d001      	beq.n	8007560 <d_function_type+0x38>
 800755c:	2000      	movs	r0, #0
 800755e:	bd10      	pop	{r4, pc}
 8007560:	3301      	adds	r3, #1
 8007562:	60e3      	str	r3, [r4, #12]
 8007564:	bd10      	pop	{r4, pc}
 8007566:	bf00      	nop

08007568 <d_name>:
 8007568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800756c:	68c2      	ldr	r2, [r0, #12]
 800756e:	7813      	ldrb	r3, [r2, #0]
 8007570:	3b4e      	subs	r3, #78	; 0x4e
 8007572:	b083      	sub	sp, #12
 8007574:	4605      	mov	r5, r0
 8007576:	2b0c      	cmp	r3, #12
 8007578:	d869      	bhi.n	800764e <d_name+0xe6>
 800757a:	e8df f003 	tbb	[pc, r3]
 800757e:	681b      	.short	0x681b
 8007580:	59686868 	.word	0x59686868
 8007584:	68681668 	.word	0x68681668
 8007588:	6868      	.short	0x6868
 800758a:	07          	.byte	0x07
 800758b:	00          	.byte	0x00
 800758c:	3201      	adds	r2, #1
 800758e:	2100      	movs	r1, #0
 8007590:	60c2      	str	r2, [r0, #12]
 8007592:	f000 f9a3 	bl	80078dc <d_encoding>
 8007596:	68eb      	ldr	r3, [r5, #12]
 8007598:	7819      	ldrb	r1, [r3, #0]
 800759a:	2945      	cmp	r1, #69	; 0x45
 800759c:	4606      	mov	r6, r0
 800759e:	f000 809c 	beq.w	80076da <d_name+0x172>
 80075a2:	2000      	movs	r0, #0
 80075a4:	b003      	add	sp, #12
 80075a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075aa:	f7ff fe67 	bl	800727c <d_unqualified_name>
 80075ae:	b003      	add	sp, #12
 80075b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075b4:	3201      	adds	r2, #1
 80075b6:	60c2      	str	r2, [r0, #12]
 80075b8:	a901      	add	r1, sp, #4
 80075ba:	2201      	movs	r2, #1
 80075bc:	f7f8 fe54 	bl	8000268 <d_cv_qualifiers>
 80075c0:	4681      	mov	r9, r0
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d0ed      	beq.n	80075a2 <d_name+0x3a>
 80075c6:	2100      	movs	r1, #0
 80075c8:	4628      	mov	r0, r5
 80075ca:	f7f8 fea9 	bl	8000320 <d_ref_qualifier>
 80075ce:	68ea      	ldr	r2, [r5, #12]
 80075d0:	4eb4      	ldr	r6, [pc, #720]	; (80078a4 <d_name+0x33c>)
 80075d2:	7814      	ldrb	r4, [r2, #0]
 80075d4:	4680      	mov	r8, r0
 80075d6:	2700      	movs	r7, #0
 80075d8:	2c00      	cmp	r4, #0
 80075da:	f000 80ee 	beq.w	80077ba <d_name+0x252>
 80075de:	2c44      	cmp	r4, #68	; 0x44
 80075e0:	f000 80d7 	beq.w	8007792 <d_name+0x22a>
 80075e4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	2b1c      	cmp	r3, #28
 80075ec:	f240 80ad 	bls.w	800774a <d_name+0x1e2>
 80075f0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b19      	cmp	r3, #25
 80075f8:	f240 80ac 	bls.w	8007754 <d_name+0x1ec>
 80075fc:	2c55      	cmp	r4, #85	; 0x55
 80075fe:	f000 80e2 	beq.w	80077c6 <d_name+0x25e>
 8007602:	2c53      	cmp	r4, #83	; 0x53
 8007604:	f000 80e8 	beq.w	80077d8 <d_name+0x270>
 8007608:	2c49      	cmp	r4, #73	; 0x49
 800760a:	f000 80de 	beq.w	80077ca <d_name+0x262>
 800760e:	2c54      	cmp	r4, #84	; 0x54
 8007610:	f000 8119 	beq.w	8007846 <d_name+0x2de>
 8007614:	2c45      	cmp	r4, #69	; 0x45
 8007616:	f000 814b 	beq.w	80078b0 <d_name+0x348>
 800761a:	2c4d      	cmp	r4, #77	; 0x4d
 800761c:	f040 80cd 	bne.w	80077ba <d_name+0x252>
 8007620:	2f00      	cmp	r7, #0
 8007622:	f000 80ca 	beq.w	80077ba <d_name+0x252>
 8007626:	1c53      	adds	r3, r2, #1
 8007628:	60eb      	str	r3, [r5, #12]
 800762a:	7854      	ldrb	r4, [r2, #1]
 800762c:	461a      	mov	r2, r3
 800762e:	e7d3      	b.n	80075d8 <d_name+0x70>
 8007630:	7853      	ldrb	r3, [r2, #1]
 8007632:	2b74      	cmp	r3, #116	; 0x74
 8007634:	d029      	beq.n	800768a <d_name+0x122>
 8007636:	2100      	movs	r1, #0
 8007638:	f7f9 f806 	bl	8000648 <d_substitution>
 800763c:	68eb      	ldr	r3, [r5, #12]
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	2b49      	cmp	r3, #73	; 0x49
 8007642:	4604      	mov	r4, r0
 8007644:	d047      	beq.n	80076d6 <d_name+0x16e>
 8007646:	4620      	mov	r0, r4
 8007648:	b003      	add	sp, #12
 800764a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800764e:	f7ff fe15 	bl	800727c <d_unqualified_name>
 8007652:	68eb      	ldr	r3, [r5, #12]
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	2b49      	cmp	r3, #73	; 0x49
 8007658:	4604      	mov	r4, r0
 800765a:	d1f4      	bne.n	8007646 <d_name+0xde>
 800765c:	2800      	cmp	r0, #0
 800765e:	d0a0      	beq.n	80075a2 <d_name+0x3a>
 8007660:	6a2b      	ldr	r3, [r5, #32]
 8007662:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8007664:	4293      	cmp	r3, r2
 8007666:	da9c      	bge.n	80075a2 <d_name+0x3a>
 8007668:	69e9      	ldr	r1, [r5, #28]
 800766a:	1c5a      	adds	r2, r3, #1
 800766c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007670:	4628      	mov	r0, r5
 8007672:	622a      	str	r2, [r5, #32]
 8007674:	f7fc fca8 	bl	8003fc8 <d_template_args>
 8007678:	4622      	mov	r2, r4
 800767a:	4603      	mov	r3, r0
 800767c:	2104      	movs	r1, #4
 800767e:	4628      	mov	r0, r5
 8007680:	f7f8 fda6 	bl	80001d0 <d_make_comp>
 8007684:	b003      	add	sp, #12
 8007686:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800768a:	6943      	ldr	r3, [r0, #20]
 800768c:	6981      	ldr	r1, [r0, #24]
 800768e:	3202      	adds	r2, #2
 8007690:	428b      	cmp	r3, r1
 8007692:	60c2      	str	r2, [r0, #12]
 8007694:	f2c0 80aa 	blt.w	80077ec <d_name+0x284>
 8007698:	2400      	movs	r4, #0
 800769a:	4628      	mov	r0, r5
 800769c:	f7ff fdee 	bl	800727c <d_unqualified_name>
 80076a0:	4622      	mov	r2, r4
 80076a2:	4603      	mov	r3, r0
 80076a4:	2101      	movs	r1, #1
 80076a6:	4628      	mov	r0, r5
 80076a8:	f7f8 fd92 	bl	80001d0 <d_make_comp>
 80076ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80076ae:	68ea      	ldr	r2, [r5, #12]
 80076b0:	3303      	adds	r3, #3
 80076b2:	632b      	str	r3, [r5, #48]	; 0x30
 80076b4:	7813      	ldrb	r3, [r2, #0]
 80076b6:	2b49      	cmp	r3, #73	; 0x49
 80076b8:	4604      	mov	r4, r0
 80076ba:	d1c4      	bne.n	8007646 <d_name+0xde>
 80076bc:	2800      	cmp	r0, #0
 80076be:	f43f af70 	beq.w	80075a2 <d_name+0x3a>
 80076c2:	6a2b      	ldr	r3, [r5, #32]
 80076c4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80076c6:	4293      	cmp	r3, r2
 80076c8:	f6bf af6b 	bge.w	80075a2 <d_name+0x3a>
 80076cc:	69e9      	ldr	r1, [r5, #28]
 80076ce:	1c5a      	adds	r2, r3, #1
 80076d0:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 80076d4:	622a      	str	r2, [r5, #32]
 80076d6:	4628      	mov	r0, r5
 80076d8:	e7cc      	b.n	8007674 <d_name+0x10c>
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	60ea      	str	r2, [r5, #12]
 80076de:	7859      	ldrb	r1, [r3, #1]
 80076e0:	2973      	cmp	r1, #115	; 0x73
 80076e2:	f000 8098 	beq.w	8007816 <d_name+0x2ae>
 80076e6:	2964      	cmp	r1, #100	; 0x64
 80076e8:	f000 80b1 	beq.w	800784e <d_name+0x2e6>
 80076ec:	4628      	mov	r0, r5
 80076ee:	f7ff ff3b 	bl	8007568 <d_name>
 80076f2:	4604      	mov	r4, r0
 80076f4:	2800      	cmp	r0, #0
 80076f6:	f000 808a 	beq.w	800780e <d_name+0x2a6>
 80076fa:	7803      	ldrb	r3, [r0, #0]
 80076fc:	2b44      	cmp	r3, #68	; 0x44
 80076fe:	f000 8086 	beq.w	800780e <d_name+0x2a6>
 8007702:	2b46      	cmp	r3, #70	; 0x46
 8007704:	f000 8083 	beq.w	800780e <d_name+0x2a6>
 8007708:	f04f 37ff 	mov.w	r7, #4294967295
 800770c:	68eb      	ldr	r3, [r5, #12]
 800770e:	781a      	ldrb	r2, [r3, #0]
 8007710:	2a5f      	cmp	r2, #95	; 0x5f
 8007712:	f000 80b3 	beq.w	800787c <d_name+0x314>
 8007716:	1c7b      	adds	r3, r7, #1
 8007718:	d079      	beq.n	800780e <d_name+0x2a6>
 800771a:	696b      	ldr	r3, [r5, #20]
 800771c:	69aa      	ldr	r2, [r5, #24]
 800771e:	4293      	cmp	r3, r2
 8007720:	da77      	bge.n	8007812 <d_name+0x2aa>
 8007722:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8007726:	6929      	ldr	r1, [r5, #16]
 8007728:	3301      	adds	r3, #1
 800772a:	0092      	lsls	r2, r2, #2
 800772c:	616b      	str	r3, [r5, #20]
 800772e:	188b      	adds	r3, r1, r2
 8007730:	d003      	beq.n	800773a <d_name+0x1d2>
 8007732:	2045      	movs	r0, #69	; 0x45
 8007734:	5488      	strb	r0, [r1, r2]
 8007736:	609f      	str	r7, [r3, #8]
 8007738:	605c      	str	r4, [r3, #4]
 800773a:	4632      	mov	r2, r6
 800773c:	4628      	mov	r0, r5
 800773e:	2102      	movs	r1, #2
 8007740:	f7f8 fd46 	bl	80001d0 <d_make_comp>
 8007744:	b003      	add	sp, #12
 8007746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800774a:	fa26 f303 	lsr.w	r3, r6, r3
 800774e:	07d9      	lsls	r1, r3, #31
 8007750:	f57f af4e 	bpl.w	80075f0 <d_name+0x88>
 8007754:	4628      	mov	r0, r5
 8007756:	f7ff fd91 	bl	800727c <d_unqualified_name>
 800775a:	b34f      	cbz	r7, 80077b0 <d_name+0x248>
 800775c:	2101      	movs	r1, #1
 800775e:	4603      	mov	r3, r0
 8007760:	463a      	mov	r2, r7
 8007762:	4628      	mov	r0, r5
 8007764:	f7f8 fd34 	bl	80001d0 <d_make_comp>
 8007768:	4607      	mov	r7, r0
 800776a:	2c53      	cmp	r4, #83	; 0x53
 800776c:	d01d      	beq.n	80077aa <d_name+0x242>
 800776e:	68ea      	ldr	r2, [r5, #12]
 8007770:	7814      	ldrb	r4, [r2, #0]
 8007772:	2c45      	cmp	r4, #69	; 0x45
 8007774:	f43f af36 	beq.w	80075e4 <d_name+0x7c>
 8007778:	b1ff      	cbz	r7, 80077ba <d_name+0x252>
 800777a:	6a2b      	ldr	r3, [r5, #32]
 800777c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800777e:	4293      	cmp	r3, r2
 8007780:	da1b      	bge.n	80077ba <d_name+0x252>
 8007782:	69ea      	ldr	r2, [r5, #28]
 8007784:	f842 7023 	str.w	r7, [r2, r3, lsl #2]
 8007788:	3301      	adds	r3, #1
 800778a:	68ea      	ldr	r2, [r5, #12]
 800778c:	622b      	str	r3, [r5, #32]
 800778e:	7814      	ldrb	r4, [r2, #0]
 8007790:	e722      	b.n	80075d8 <d_name+0x70>
 8007792:	7853      	ldrb	r3, [r2, #1]
 8007794:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007798:	2b54      	cmp	r3, #84	; 0x54
 800779a:	4628      	mov	r0, r5
 800779c:	d00a      	beq.n	80077b4 <d_name+0x24c>
 800779e:	f7ff fd6d 	bl	800727c <d_unqualified_name>
 80077a2:	2f00      	cmp	r7, #0
 80077a4:	d1da      	bne.n	800775c <d_name+0x1f4>
 80077a6:	4607      	mov	r7, r0
 80077a8:	e7e1      	b.n	800776e <d_name+0x206>
 80077aa:	68ea      	ldr	r2, [r5, #12]
 80077ac:	7814      	ldrb	r4, [r2, #0]
 80077ae:	e713      	b.n	80075d8 <d_name+0x70>
 80077b0:	4607      	mov	r7, r0
 80077b2:	e7da      	b.n	800776a <d_name+0x202>
 80077b4:	f7ff f8e4 	bl	8006980 <d_type>
 80077b8:	e7f3      	b.n	80077a2 <d_name+0x23a>
 80077ba:	2000      	movs	r0, #0
 80077bc:	f8c9 0000 	str.w	r0, [r9]
 80077c0:	b003      	add	sp, #12
 80077c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077c6:	4628      	mov	r0, r5
 80077c8:	e7e9      	b.n	800779e <d_name+0x236>
 80077ca:	2f00      	cmp	r7, #0
 80077cc:	d0f5      	beq.n	80077ba <d_name+0x252>
 80077ce:	4628      	mov	r0, r5
 80077d0:	f7fc fbfa 	bl	8003fc8 <d_template_args>
 80077d4:	2104      	movs	r1, #4
 80077d6:	e7c2      	b.n	800775e <d_name+0x1f6>
 80077d8:	2101      	movs	r1, #1
 80077da:	4628      	mov	r0, r5
 80077dc:	f7f8 ff34 	bl	8000648 <d_substitution>
 80077e0:	2f00      	cmp	r7, #0
 80077e2:	d1bb      	bne.n	800775c <d_name+0x1f4>
 80077e4:	68ea      	ldr	r2, [r5, #12]
 80077e6:	4607      	mov	r7, r0
 80077e8:	7814      	ldrb	r4, [r2, #0]
 80077ea:	e6f5      	b.n	80075d8 <d_name+0x70>
 80077ec:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80077f0:	6900      	ldr	r0, [r0, #16]
 80077f2:	0089      	lsls	r1, r1, #2
 80077f4:	3301      	adds	r3, #1
 80077f6:	1842      	adds	r2, r0, r1
 80077f8:	616b      	str	r3, [r5, #20]
 80077fa:	f43f af4d 	beq.w	8007698 <d_name+0x130>
 80077fe:	2300      	movs	r3, #0
 8007800:	5443      	strb	r3, [r0, r1]
 8007802:	4c29      	ldr	r4, [pc, #164]	; (80078a8 <d_name+0x340>)
 8007804:	6054      	str	r4, [r2, #4]
 8007806:	2303      	movs	r3, #3
 8007808:	6093      	str	r3, [r2, #8]
 800780a:	4614      	mov	r4, r2
 800780c:	e745      	b.n	800769a <d_name+0x132>
 800780e:	4623      	mov	r3, r4
 8007810:	e793      	b.n	800773a <d_name+0x1d2>
 8007812:	2300      	movs	r3, #0
 8007814:	e791      	b.n	800773a <d_name+0x1d2>
 8007816:	1c9a      	adds	r2, r3, #2
 8007818:	60ea      	str	r2, [r5, #12]
 800781a:	789a      	ldrb	r2, [r3, #2]
 800781c:	2a5f      	cmp	r2, #95	; 0x5f
 800781e:	d037      	beq.n	8007890 <d_name+0x328>
 8007820:	696b      	ldr	r3, [r5, #20]
 8007822:	69aa      	ldr	r2, [r5, #24]
 8007824:	4293      	cmp	r3, r2
 8007826:	daf4      	bge.n	8007812 <d_name+0x2aa>
 8007828:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800782c:	6929      	ldr	r1, [r5, #16]
 800782e:	3301      	adds	r3, #1
 8007830:	0092      	lsls	r2, r2, #2
 8007832:	616b      	str	r3, [r5, #20]
 8007834:	188b      	adds	r3, r1, r2
 8007836:	d0ec      	beq.n	8007812 <d_name+0x2aa>
 8007838:	2400      	movs	r4, #0
 800783a:	548c      	strb	r4, [r1, r2]
 800783c:	481b      	ldr	r0, [pc, #108]	; (80078ac <d_name+0x344>)
 800783e:	6058      	str	r0, [r3, #4]
 8007840:	220e      	movs	r2, #14
 8007842:	609a      	str	r2, [r3, #8]
 8007844:	e779      	b.n	800773a <d_name+0x1d2>
 8007846:	4628      	mov	r0, r5
 8007848:	f7f8 fe66 	bl	8000518 <d_template_param>
 800784c:	e7a9      	b.n	80077a2 <d_name+0x23a>
 800784e:	3302      	adds	r3, #2
 8007850:	60eb      	str	r3, [r5, #12]
 8007852:	4628      	mov	r0, r5
 8007854:	f7f8 fe48 	bl	80004e8 <d_compact_number>
 8007858:	1e07      	subs	r7, r0, #0
 800785a:	f6ff aea2 	blt.w	80075a2 <d_name+0x3a>
 800785e:	4628      	mov	r0, r5
 8007860:	f7ff fe82 	bl	8007568 <d_name>
 8007864:	4604      	mov	r4, r0
 8007866:	2800      	cmp	r0, #0
 8007868:	f43f af57 	beq.w	800771a <d_name+0x1b2>
 800786c:	7803      	ldrb	r3, [r0, #0]
 800786e:	2b44      	cmp	r3, #68	; 0x44
 8007870:	f43f af53 	beq.w	800771a <d_name+0x1b2>
 8007874:	2b46      	cmp	r3, #70	; 0x46
 8007876:	f43f af50 	beq.w	800771a <d_name+0x1b2>
 800787a:	e747      	b.n	800770c <d_name+0x1a4>
 800787c:	4628      	mov	r0, r5
 800787e:	3301      	adds	r3, #1
 8007880:	f840 3f0c 	str.w	r3, [r0, #12]!
 8007884:	f7f8 fdea 	bl	800045c <d_number.isra.0>
 8007888:	2800      	cmp	r0, #0
 800788a:	f6bf af44 	bge.w	8007716 <d_name+0x1ae>
 800788e:	e688      	b.n	80075a2 <d_name+0x3a>
 8007890:	4628      	mov	r0, r5
 8007892:	3303      	adds	r3, #3
 8007894:	f840 3f0c 	str.w	r3, [r0, #12]!
 8007898:	f7f8 fde0 	bl	800045c <d_number.isra.0>
 800789c:	2800      	cmp	r0, #0
 800789e:	dabf      	bge.n	8007820 <d_name+0x2b8>
 80078a0:	e67f      	b.n	80075a2 <d_name+0x3a>
 80078a2:	bf00      	nop
 80078a4:	100803ff 	.word	0x100803ff
 80078a8:	08013110 	.word	0x08013110
 80078ac:	08013100 	.word	0x08013100
 80078b0:	f8c9 7000 	str.w	r7, [r9]
 80078b4:	2f00      	cmp	r7, #0
 80078b6:	f43f ae74 	beq.w	80075a2 <d_name+0x3a>
 80078ba:	f1b8 0f00 	cmp.w	r8, #0
 80078be:	d004      	beq.n	80078ca <d_name+0x362>
 80078c0:	9b01      	ldr	r3, [sp, #4]
 80078c2:	f8c8 3004 	str.w	r3, [r8, #4]
 80078c6:	f8cd 8004 	str.w	r8, [sp, #4]
 80078ca:	68eb      	ldr	r3, [r5, #12]
 80078cc:	781a      	ldrb	r2, [r3, #0]
 80078ce:	2a45      	cmp	r2, #69	; 0x45
 80078d0:	f47f ae67 	bne.w	80075a2 <d_name+0x3a>
 80078d4:	3301      	adds	r3, #1
 80078d6:	60eb      	str	r3, [r5, #12]
 80078d8:	9801      	ldr	r0, [sp, #4]
 80078da:	e668      	b.n	80075ae <d_name+0x46>

080078dc <d_encoding>:
 80078dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078e0:	68c3      	ldr	r3, [r0, #12]
 80078e2:	781a      	ldrb	r2, [r3, #0]
 80078e4:	2a47      	cmp	r2, #71	; 0x47
 80078e6:	4605      	mov	r5, r0
 80078e8:	d03b      	beq.n	8007962 <d_encoding+0x86>
 80078ea:	2a54      	cmp	r2, #84	; 0x54
 80078ec:	d039      	beq.n	8007962 <d_encoding+0x86>
 80078ee:	460e      	mov	r6, r1
 80078f0:	f7ff fe3a 	bl	8007568 <d_name>
 80078f4:	4604      	mov	r4, r0
 80078f6:	b328      	cbz	r0, 8007944 <d_encoding+0x68>
 80078f8:	b116      	cbz	r6, 8007900 <d_encoding+0x24>
 80078fa:	68ab      	ldr	r3, [r5, #8]
 80078fc:	07db      	lsls	r3, r3, #31
 80078fe:	d525      	bpl.n	800794c <d_encoding+0x70>
 8007900:	68eb      	ldr	r3, [r5, #12]
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	b353      	cbz	r3, 800795c <d_encoding+0x80>
 8007906:	2b45      	cmp	r3, #69	; 0x45
 8007908:	d028      	beq.n	800795c <d_encoding+0x80>
 800790a:	4621      	mov	r1, r4
 800790c:	780b      	ldrb	r3, [r1, #0]
 800790e:	2b04      	cmp	r3, #4
 8007910:	f1a3 021c 	sub.w	r2, r3, #28
 8007914:	f000 811a 	beq.w	8007b4c <d_encoding+0x270>
 8007918:	f0c0 8116 	bcc.w	8007b48 <d_encoding+0x26c>
 800791c:	2a04      	cmp	r2, #4
 800791e:	f200 8113 	bhi.w	8007b48 <d_encoding+0x26c>
 8007922:	6849      	ldr	r1, [r1, #4]
 8007924:	2900      	cmp	r1, #0
 8007926:	d1f1      	bne.n	800790c <d_encoding+0x30>
 8007928:	4628      	mov	r0, r5
 800792a:	f7ff fddf 	bl	80074ec <d_bare_function_type>
 800792e:	4622      	mov	r2, r4
 8007930:	4603      	mov	r3, r0
 8007932:	2103      	movs	r1, #3
 8007934:	4628      	mov	r0, r5
 8007936:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800793a:	f7f8 bc49 	b.w	80001d0 <d_make_comp>
 800793e:	68eb      	ldr	r3, [r5, #12]
 8007940:	4419      	add	r1, r3
 8007942:	60e9      	str	r1, [r5, #12]
 8007944:	2000      	movs	r0, #0
 8007946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794a:	6864      	ldr	r4, [r4, #4]
 800794c:	7823      	ldrb	r3, [r4, #0]
 800794e:	f1a3 021c 	sub.w	r2, r3, #28
 8007952:	2a04      	cmp	r2, #4
 8007954:	d9f9      	bls.n	800794a <d_encoding+0x6e>
 8007956:	2b02      	cmp	r3, #2
 8007958:	f000 8168 	beq.w	8007c2c <d_encoding+0x350>
 800795c:	4620      	mov	r0, r4
 800795e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007962:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8007964:	f101 0214 	add.w	r2, r1, #20
 8007968:	632a      	str	r2, [r5, #48]	; 0x30
 800796a:	781a      	ldrb	r2, [r3, #0]
 800796c:	2a54      	cmp	r2, #84	; 0x54
 800796e:	d073      	beq.n	8007a58 <d_encoding+0x17c>
 8007970:	2a47      	cmp	r2, #71	; 0x47
 8007972:	d1e7      	bne.n	8007944 <d_encoding+0x68>
 8007974:	1c5a      	adds	r2, r3, #1
 8007976:	60ea      	str	r2, [r5, #12]
 8007978:	785a      	ldrb	r2, [r3, #1]
 800797a:	2a00      	cmp	r2, #0
 800797c:	d0e2      	beq.n	8007944 <d_encoding+0x68>
 800797e:	1c9a      	adds	r2, r3, #2
 8007980:	60ea      	str	r2, [r5, #12]
 8007982:	785a      	ldrb	r2, [r3, #1]
 8007984:	3a41      	subs	r2, #65	; 0x41
 8007986:	2a31      	cmp	r2, #49	; 0x31
 8007988:	d8dc      	bhi.n	8007944 <d_encoding+0x68>
 800798a:	a101      	add	r1, pc, #4	; (adr r1, 8007990 <d_encoding+0xb4>)
 800798c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007990:	08007d31 	.word	0x08007d31
 8007994:	08007945 	.word	0x08007945
 8007998:	08007945 	.word	0x08007945
 800799c:	08007945 	.word	0x08007945
 80079a0:	08007945 	.word	0x08007945
 80079a4:	08007945 	.word	0x08007945
 80079a8:	08007945 	.word	0x08007945
 80079ac:	08007945 	.word	0x08007945
 80079b0:	08007945 	.word	0x08007945
 80079b4:	08007945 	.word	0x08007945
 80079b8:	08007945 	.word	0x08007945
 80079bc:	08007945 	.word	0x08007945
 80079c0:	08007945 	.word	0x08007945
 80079c4:	08007945 	.word	0x08007945
 80079c8:	08007945 	.word	0x08007945
 80079cc:	08007945 	.word	0x08007945
 80079d0:	08007945 	.word	0x08007945
 80079d4:	08007d13 	.word	0x08007d13
 80079d8:	08007945 	.word	0x08007945
 80079dc:	08007d49 	.word	0x08007d49
 80079e0:	08007945 	.word	0x08007945
 80079e4:	08007cfd 	.word	0x08007cfd
 80079e8:	08007945 	.word	0x08007945
 80079ec:	08007945 	.word	0x08007945
 80079f0:	08007945 	.word	0x08007945
 80079f4:	08007945 	.word	0x08007945
 80079f8:	08007945 	.word	0x08007945
 80079fc:	08007945 	.word	0x08007945
 8007a00:	08007945 	.word	0x08007945
 8007a04:	08007945 	.word	0x08007945
 8007a08:	08007945 	.word	0x08007945
 8007a0c:	08007945 	.word	0x08007945
 8007a10:	08007945 	.word	0x08007945
 8007a14:	08007945 	.word	0x08007945
 8007a18:	08007945 	.word	0x08007945
 8007a1c:	08007945 	.word	0x08007945
 8007a20:	08007945 	.word	0x08007945
 8007a24:	08007945 	.word	0x08007945
 8007a28:	08007945 	.word	0x08007945
 8007a2c:	08007945 	.word	0x08007945
 8007a30:	08007945 	.word	0x08007945
 8007a34:	08007945 	.word	0x08007945
 8007a38:	08007945 	.word	0x08007945
 8007a3c:	08007945 	.word	0x08007945
 8007a40:	08007945 	.word	0x08007945
 8007a44:	08007945 	.word	0x08007945
 8007a48:	08007945 	.word	0x08007945
 8007a4c:	08007945 	.word	0x08007945
 8007a50:	08007945 	.word	0x08007945
 8007a54:	08007c53 	.word	0x08007c53
 8007a58:	1c5a      	adds	r2, r3, #1
 8007a5a:	60ea      	str	r2, [r5, #12]
 8007a5c:	785a      	ldrb	r2, [r3, #1]
 8007a5e:	2a00      	cmp	r2, #0
 8007a60:	f43f af70 	beq.w	8007944 <d_encoding+0x68>
 8007a64:	1c9a      	adds	r2, r3, #2
 8007a66:	60ea      	str	r2, [r5, #12]
 8007a68:	785b      	ldrb	r3, [r3, #1]
 8007a6a:	3b43      	subs	r3, #67	; 0x43
 8007a6c:	2b33      	cmp	r3, #51	; 0x33
 8007a6e:	f63f af69 	bhi.w	8007944 <d_encoding+0x68>
 8007a72:	a201      	add	r2, pc, #4	; (adr r2, 8007a78 <d_encoding+0x19c>)
 8007a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a78:	08007ead 	.word	0x08007ead
 8007a7c:	08007945 	.word	0x08007945
 8007a80:	08007945 	.word	0x08007945
 8007a84:	08007e97 	.word	0x08007e97
 8007a88:	08007945 	.word	0x08007945
 8007a8c:	08007e81 	.word	0x08007e81
 8007a90:	08007e6b 	.word	0x08007e6b
 8007a94:	08007e55 	.word	0x08007e55
 8007a98:	08007945 	.word	0x08007945
 8007a9c:	08007945 	.word	0x08007945
 8007aa0:	08007945 	.word	0x08007945
 8007aa4:	08007945 	.word	0x08007945
 8007aa8:	08007945 	.word	0x08007945
 8007aac:	08007945 	.word	0x08007945
 8007ab0:	08007945 	.word	0x08007945
 8007ab4:	08007945 	.word	0x08007945
 8007ab8:	08007e3f 	.word	0x08007e3f
 8007abc:	08007e25 	.word	0x08007e25
 8007ac0:	08007945 	.word	0x08007945
 8007ac4:	08007e0b 	.word	0x08007e0b
 8007ac8:	08007dcf 	.word	0x08007dcf
 8007acc:	08007945 	.word	0x08007945
 8007ad0:	08007945 	.word	0x08007945
 8007ad4:	08007945 	.word	0x08007945
 8007ad8:	08007945 	.word	0x08007945
 8007adc:	08007945 	.word	0x08007945
 8007ae0:	08007945 	.word	0x08007945
 8007ae4:	08007945 	.word	0x08007945
 8007ae8:	08007945 	.word	0x08007945
 8007aec:	08007945 	.word	0x08007945
 8007af0:	08007945 	.word	0x08007945
 8007af4:	08007945 	.word	0x08007945
 8007af8:	08007d9b 	.word	0x08007d9b
 8007afc:	08007945 	.word	0x08007945
 8007b00:	08007945 	.word	0x08007945
 8007b04:	08007945 	.word	0x08007945
 8007b08:	08007945 	.word	0x08007945
 8007b0c:	08007de5 	.word	0x08007de5
 8007b10:	08007945 	.word	0x08007945
 8007b14:	08007945 	.word	0x08007945
 8007b18:	08007945 	.word	0x08007945
 8007b1c:	08007945 	.word	0x08007945
 8007b20:	08007945 	.word	0x08007945
 8007b24:	08007945 	.word	0x08007945
 8007b28:	08007945 	.word	0x08007945
 8007b2c:	08007945 	.word	0x08007945
 8007b30:	08007945 	.word	0x08007945
 8007b34:	08007945 	.word	0x08007945
 8007b38:	08007945 	.word	0x08007945
 8007b3c:	08007945 	.word	0x08007945
 8007b40:	08007945 	.word	0x08007945
 8007b44:	08007d75 	.word	0x08007d75
 8007b48:	2100      	movs	r1, #0
 8007b4a:	e6ed      	b.n	8007928 <d_encoding+0x4c>
 8007b4c:	684a      	ldr	r2, [r1, #4]
 8007b4e:	2a00      	cmp	r2, #0
 8007b50:	d07d      	beq.n	8007c4e <d_encoding+0x372>
 8007b52:	7813      	ldrb	r3, [r2, #0]
 8007b54:	3b01      	subs	r3, #1
 8007b56:	2b32      	cmp	r3, #50	; 0x32
 8007b58:	d879      	bhi.n	8007c4e <d_encoding+0x372>
 8007b5a:	a101      	add	r1, pc, #4	; (adr r1, 8007b60 <d_encoding+0x284>)
 8007b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b60:	08007c49 	.word	0x08007c49
 8007b64:	08007c49 	.word	0x08007c49
 8007b68:	08007c4f 	.word	0x08007c4f
 8007b6c:	08007c4f 	.word	0x08007c4f
 8007b70:	08007c4f 	.word	0x08007c4f
 8007b74:	08007c4f 	.word	0x08007c4f
 8007b78:	08007b49 	.word	0x08007b49
 8007b7c:	08007b49 	.word	0x08007b49
 8007b80:	08007c4f 	.word	0x08007c4f
 8007b84:	08007c4f 	.word	0x08007c4f
 8007b88:	08007c4f 	.word	0x08007c4f
 8007b8c:	08007c4f 	.word	0x08007c4f
 8007b90:	08007c4f 	.word	0x08007c4f
 8007b94:	08007c4f 	.word	0x08007c4f
 8007b98:	08007c4f 	.word	0x08007c4f
 8007b9c:	08007c4f 	.word	0x08007c4f
 8007ba0:	08007c4f 	.word	0x08007c4f
 8007ba4:	08007c4f 	.word	0x08007c4f
 8007ba8:	08007c4f 	.word	0x08007c4f
 8007bac:	08007c4f 	.word	0x08007c4f
 8007bb0:	08007c4f 	.word	0x08007c4f
 8007bb4:	08007c4f 	.word	0x08007c4f
 8007bb8:	08007c4f 	.word	0x08007c4f
 8007bbc:	08007c4f 	.word	0x08007c4f
 8007bc0:	08007c4f 	.word	0x08007c4f
 8007bc4:	08007c4f 	.word	0x08007c4f
 8007bc8:	08007c4f 	.word	0x08007c4f
 8007bcc:	08007c4f 	.word	0x08007c4f
 8007bd0:	08007c4f 	.word	0x08007c4f
 8007bd4:	08007c4f 	.word	0x08007c4f
 8007bd8:	08007c4f 	.word	0x08007c4f
 8007bdc:	08007c4f 	.word	0x08007c4f
 8007be0:	08007c4f 	.word	0x08007c4f
 8007be4:	08007c4f 	.word	0x08007c4f
 8007be8:	08007c4f 	.word	0x08007c4f
 8007bec:	08007c4f 	.word	0x08007c4f
 8007bf0:	08007c4f 	.word	0x08007c4f
 8007bf4:	08007c4f 	.word	0x08007c4f
 8007bf8:	08007c4f 	.word	0x08007c4f
 8007bfc:	08007c4f 	.word	0x08007c4f
 8007c00:	08007c4f 	.word	0x08007c4f
 8007c04:	08007c4f 	.word	0x08007c4f
 8007c08:	08007c4f 	.word	0x08007c4f
 8007c0c:	08007c4f 	.word	0x08007c4f
 8007c10:	08007c4f 	.word	0x08007c4f
 8007c14:	08007c4f 	.word	0x08007c4f
 8007c18:	08007c4f 	.word	0x08007c4f
 8007c1c:	08007c4f 	.word	0x08007c4f
 8007c20:	08007c4f 	.word	0x08007c4f
 8007c24:	08007c4f 	.word	0x08007c4f
 8007c28:	08007b49 	.word	0x08007b49
 8007c2c:	68a2      	ldr	r2, [r4, #8]
 8007c2e:	7813      	ldrb	r3, [r2, #0]
 8007c30:	3b1c      	subs	r3, #28
 8007c32:	2b04      	cmp	r3, #4
 8007c34:	d804      	bhi.n	8007c40 <d_encoding+0x364>
 8007c36:	6852      	ldr	r2, [r2, #4]
 8007c38:	7813      	ldrb	r3, [r2, #0]
 8007c3a:	3b1c      	subs	r3, #28
 8007c3c:	2b04      	cmp	r3, #4
 8007c3e:	d9fa      	bls.n	8007c36 <d_encoding+0x35a>
 8007c40:	60a2      	str	r2, [r4, #8]
 8007c42:	4620      	mov	r0, r4
 8007c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c48:	6892      	ldr	r2, [r2, #8]
 8007c4a:	2a00      	cmp	r2, #0
 8007c4c:	d181      	bne.n	8007b52 <d_encoding+0x276>
 8007c4e:	2101      	movs	r1, #1
 8007c50:	e66a      	b.n	8007928 <d_encoding+0x4c>
 8007c52:	f105 000c 	add.w	r0, r5, #12
 8007c56:	f7f8 fc01 	bl	800045c <d_number.isra.0>
 8007c5a:	2801      	cmp	r0, #1
 8007c5c:	f77f ae72 	ble.w	8007944 <d_encoding+0x68>
 8007c60:	68eb      	ldr	r3, [r5, #12]
 8007c62:	781a      	ldrb	r2, [r3, #0]
 8007c64:	2a00      	cmp	r2, #0
 8007c66:	f43f ae6d 	beq.w	8007944 <d_encoding+0x68>
 8007c6a:	1c5f      	adds	r7, r3, #1
 8007c6c:	60ef      	str	r7, [r5, #12]
 8007c6e:	781b      	ldrb	r3, [r3, #0]
 8007c70:	2b5f      	cmp	r3, #95	; 0x5f
 8007c72:	f47f ae67 	bne.w	8007944 <d_encoding+0x68>
 8007c76:	2200      	movs	r2, #0
 8007c78:	1e46      	subs	r6, r0, #1
 8007c7a:	4690      	mov	r8, r2
 8007c7c:	f04f 093f 	mov.w	r9, #63	; 0x3f
 8007c80:	783b      	ldrb	r3, [r7, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f43f ae5e 	beq.w	8007944 <d_encoding+0x68>
 8007c88:	2b24      	cmp	r3, #36	; 0x24
 8007c8a:	f000 812f 	beq.w	8007eec <d_encoding+0x610>
 8007c8e:	463c      	mov	r4, r7
 8007c90:	2100      	movs	r1, #0
 8007c92:	e004      	b.n	8007c9e <d_encoding+0x3c2>
 8007c94:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007c98:	b123      	cbz	r3, 8007ca4 <d_encoding+0x3c8>
 8007c9a:	2b24      	cmp	r3, #36	; 0x24
 8007c9c:	d002      	beq.n	8007ca4 <d_encoding+0x3c8>
 8007c9e:	3101      	adds	r1, #1
 8007ca0:	42b1      	cmp	r1, r6
 8007ca2:	dbf7      	blt.n	8007c94 <d_encoding+0x3b8>
 8007ca4:	696b      	ldr	r3, [r5, #20]
 8007ca6:	69a8      	ldr	r0, [r5, #24]
 8007ca8:	4283      	cmp	r3, r0
 8007caa:	f6bf ae48 	bge.w	800793e <d_encoding+0x62>
 8007cae:	6928      	ldr	r0, [r5, #16]
 8007cb0:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 8007cb4:	f103 0e01 	add.w	lr, r3, #1
 8007cb8:	eb10 0384 	adds.w	r3, r0, r4, lsl #2
 8007cbc:	f8c5 e014 	str.w	lr, [r5, #20]
 8007cc0:	f43f ae3d 	beq.w	800793e <d_encoding+0x62>
 8007cc4:	f800 8024 	strb.w	r8, [r0, r4, lsl #2]
 8007cc8:	605f      	str	r7, [r3, #4]
 8007cca:	6099      	str	r1, [r3, #8]
 8007ccc:	68ef      	ldr	r7, [r5, #12]
 8007cce:	440f      	add	r7, r1
 8007cd0:	1a76      	subs	r6, r6, r1
 8007cd2:	60ef      	str	r7, [r5, #12]
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	f000 8126 	beq.w	8007f26 <d_encoding+0x64a>
 8007cda:	213e      	movs	r1, #62	; 0x3e
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f7f8 fa77 	bl	80001d0 <d_make_comp>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	f43f ae2d 	beq.w	8007944 <d_encoding+0x68>
 8007cea:	2e00      	cmp	r6, #0
 8007cec:	dcc8      	bgt.n	8007c80 <d_encoding+0x3a4>
 8007cee:	4628      	mov	r0, r5
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	213d      	movs	r1, #61	; 0x3d
 8007cf4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf8:	f7f8 ba6a 	b.w	80001d0 <d_make_comp>
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	f7ff fc33 	bl	8007568 <d_name>
 8007d02:	2300      	movs	r3, #0
 8007d04:	4602      	mov	r2, r0
 8007d06:	2113      	movs	r1, #19
 8007d08:	4628      	mov	r0, r5
 8007d0a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d0e:	f7f8 ba5f 	b.w	80001d0 <d_make_comp>
 8007d12:	4628      	mov	r0, r5
 8007d14:	f7ff fc28 	bl	8007568 <d_name>
 8007d18:	4604      	mov	r4, r0
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	f7f8 fbc8 	bl	80004b0 <d_number_component>
 8007d20:	4622      	mov	r2, r4
 8007d22:	4603      	mov	r3, r0
 8007d24:	2116      	movs	r1, #22
 8007d26:	4628      	mov	r0, r5
 8007d28:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d2c:	f7f8 ba50 	b.w	80001d0 <d_make_comp>
 8007d30:	2100      	movs	r1, #0
 8007d32:	4628      	mov	r0, r5
 8007d34:	f7ff fdd2 	bl	80078dc <d_encoding>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	2117      	movs	r1, #23
 8007d3e:	4628      	mov	r0, r5
 8007d40:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d44:	f7f8 ba44 	b.w	80001d0 <d_make_comp>
 8007d48:	789a      	ldrb	r2, [r3, #2]
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	2a00      	cmp	r2, #0
 8007d50:	f000 80eb 	beq.w	8007f2a <d_encoding+0x64e>
 8007d54:	1cda      	adds	r2, r3, #3
 8007d56:	60ea      	str	r2, [r5, #12]
 8007d58:	789b      	ldrb	r3, [r3, #2]
 8007d5a:	2b6e      	cmp	r3, #110	; 0x6e
 8007d5c:	f040 80e5 	bne.w	8007f2a <d_encoding+0x64e>
 8007d60:	f7ff fdbc 	bl	80078dc <d_encoding>
 8007d64:	2300      	movs	r3, #0
 8007d66:	4602      	mov	r2, r0
 8007d68:	2148      	movs	r1, #72	; 0x48
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d70:	f7f8 ba2e 	b.w	80001d0 <d_make_comp>
 8007d74:	2176      	movs	r1, #118	; 0x76
 8007d76:	4628      	mov	r0, r5
 8007d78:	f7f8 fd2c 	bl	80007d4 <d_call_offset>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	f43f ade1 	beq.w	8007944 <d_encoding+0x68>
 8007d82:	2100      	movs	r1, #0
 8007d84:	4628      	mov	r0, r5
 8007d86:	f7ff fda9 	bl	80078dc <d_encoding>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	2110      	movs	r1, #16
 8007d90:	4628      	mov	r0, r5
 8007d92:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d96:	f7f8 ba1b 	b.w	80001d0 <d_make_comp>
 8007d9a:	2100      	movs	r1, #0
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	f7f8 fd19 	bl	80007d4 <d_call_offset>
 8007da2:	2800      	cmp	r0, #0
 8007da4:	f43f adce 	beq.w	8007944 <d_encoding+0x68>
 8007da8:	2100      	movs	r1, #0
 8007daa:	4628      	mov	r0, r5
 8007dac:	f7f8 fd12 	bl	80007d4 <d_call_offset>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	f43f adc7 	beq.w	8007944 <d_encoding+0x68>
 8007db6:	2100      	movs	r1, #0
 8007db8:	4628      	mov	r0, r5
 8007dba:	f7ff fd8f 	bl	80078dc <d_encoding>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	2111      	movs	r1, #17
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dca:	f7f8 ba01 	b.w	80001d0 <d_make_comp>
 8007dce:	4628      	mov	r0, r5
 8007dd0:	f7ff fbca 	bl	8007568 <d_name>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	2115      	movs	r1, #21
 8007dda:	4628      	mov	r0, r5
 8007ddc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de0:	f7f8 b9f6 	b.w	80001d0 <d_make_comp>
 8007de4:	2168      	movs	r1, #104	; 0x68
 8007de6:	4628      	mov	r0, r5
 8007de8:	f7f8 fcf4 	bl	80007d4 <d_call_offset>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	f43f ada9 	beq.w	8007944 <d_encoding+0x68>
 8007df2:	2100      	movs	r1, #0
 8007df4:	4628      	mov	r0, r5
 8007df6:	f7ff fd71 	bl	80078dc <d_encoding>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	210f      	movs	r1, #15
 8007e00:	4628      	mov	r0, r5
 8007e02:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e06:	f7f8 b9e3 	b.w	80001d0 <d_make_comp>
 8007e0a:	310f      	adds	r1, #15
 8007e0c:	6329      	str	r1, [r5, #48]	; 0x30
 8007e0e:	4628      	mov	r0, r5
 8007e10:	f7fe fdb6 	bl	8006980 <d_type>
 8007e14:	2300      	movs	r3, #0
 8007e16:	4602      	mov	r2, r0
 8007e18:	2109      	movs	r1, #9
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e20:	f7f8 b9d6 	b.w	80001d0 <d_make_comp>
 8007e24:	310a      	adds	r1, #10
 8007e26:	6329      	str	r1, [r5, #48]	; 0x30
 8007e28:	4628      	mov	r0, r5
 8007e2a:	f7fe fda9 	bl	8006980 <d_type>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	4602      	mov	r2, r0
 8007e32:	210a      	movs	r1, #10
 8007e34:	4628      	mov	r0, r5
 8007e36:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e3a:	f7f8 b9c9 	b.w	80001d0 <d_make_comp>
 8007e3e:	4628      	mov	r0, r5
 8007e40:	f7fe fd9e 	bl	8006980 <d_type>
 8007e44:	2300      	movs	r3, #0
 8007e46:	4602      	mov	r2, r0
 8007e48:	210d      	movs	r1, #13
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e50:	f7f8 b9be 	b.w	80001d0 <d_make_comp>
 8007e54:	4628      	mov	r0, r5
 8007e56:	f7fe fd93 	bl	8006980 <d_type>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	2112      	movs	r1, #18
 8007e60:	4628      	mov	r0, r5
 8007e62:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e66:	f7f8 b9b3 	b.w	80001d0 <d_make_comp>
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	f7fe fd88 	bl	8006980 <d_type>
 8007e70:	2300      	movs	r3, #0
 8007e72:	4602      	mov	r2, r0
 8007e74:	210c      	movs	r1, #12
 8007e76:	4628      	mov	r0, r5
 8007e78:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e7c:	f7f8 b9a8 	b.w	80001d0 <d_make_comp>
 8007e80:	4628      	mov	r0, r5
 8007e82:	f7ff fb71 	bl	8007568 <d_name>
 8007e86:	2300      	movs	r3, #0
 8007e88:	4602      	mov	r2, r0
 8007e8a:	2114      	movs	r1, #20
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e92:	f7f8 b99d 	b.w	80001d0 <d_make_comp>
 8007e96:	4628      	mov	r0, r5
 8007e98:	f7fe fd72 	bl	8006980 <d_type>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	210e      	movs	r1, #14
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ea8:	f7f8 b992 	b.w	80001d0 <d_make_comp>
 8007eac:	4628      	mov	r0, r5
 8007eae:	f7fe fd67 	bl	8006980 <d_type>
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	f105 000c 	add.w	r0, r5, #12
 8007eb8:	f7f8 fad0 	bl	800045c <d_number.isra.0>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	f6ff ad41 	blt.w	8007944 <d_encoding+0x68>
 8007ec2:	68eb      	ldr	r3, [r5, #12]
 8007ec4:	781a      	ldrb	r2, [r3, #0]
 8007ec6:	2a5f      	cmp	r2, #95	; 0x5f
 8007ec8:	f47f ad3c 	bne.w	8007944 <d_encoding+0x68>
 8007ecc:	3301      	adds	r3, #1
 8007ece:	60eb      	str	r3, [r5, #12]
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	f7fe fd55 	bl	8006980 <d_type>
 8007ed6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007ed8:	1d59      	adds	r1, r3, #5
 8007eda:	6329      	str	r1, [r5, #48]	; 0x30
 8007edc:	4602      	mov	r2, r0
 8007ede:	4623      	mov	r3, r4
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	210b      	movs	r1, #11
 8007ee4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ee8:	f7f8 b972 	b.w	80001d0 <d_make_comp>
 8007eec:	787b      	ldrb	r3, [r7, #1]
 8007eee:	2b53      	cmp	r3, #83	; 0x53
 8007ef0:	d027      	beq.n	8007f42 <d_encoding+0x666>
 8007ef2:	2b5f      	cmp	r3, #95	; 0x5f
 8007ef4:	d023      	beq.n	8007f3e <d_encoding+0x662>
 8007ef6:	2b24      	cmp	r3, #36	; 0x24
 8007ef8:	f47f ad24 	bne.w	8007944 <d_encoding+0x68>
 8007efc:	4618      	mov	r0, r3
 8007efe:	696b      	ldr	r3, [r5, #20]
 8007f00:	69a9      	ldr	r1, [r5, #24]
 8007f02:	428b      	cmp	r3, r1
 8007f04:	da1f      	bge.n	8007f46 <d_encoding+0x66a>
 8007f06:	692c      	ldr	r4, [r5, #16]
 8007f08:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8007f0c:	1c5f      	adds	r7, r3, #1
 8007f0e:	eb14 0381 	adds.w	r3, r4, r1, lsl #2
 8007f12:	616f      	str	r7, [r5, #20]
 8007f14:	d017      	beq.n	8007f46 <d_encoding+0x66a>
 8007f16:	f804 9021 	strb.w	r9, [r4, r1, lsl #2]
 8007f1a:	6058      	str	r0, [r3, #4]
 8007f1c:	68ef      	ldr	r7, [r5, #12]
 8007f1e:	3702      	adds	r7, #2
 8007f20:	3e02      	subs	r6, #2
 8007f22:	60ef      	str	r7, [r5, #12]
 8007f24:	e6d6      	b.n	8007cd4 <d_encoding+0x3f8>
 8007f26:	461a      	mov	r2, r3
 8007f28:	e6df      	b.n	8007cea <d_encoding+0x40e>
 8007f2a:	f7ff fcd7 	bl	80078dc <d_encoding>
 8007f2e:	2300      	movs	r3, #0
 8007f30:	4602      	mov	r2, r0
 8007f32:	2147      	movs	r1, #71	; 0x47
 8007f34:	4628      	mov	r0, r5
 8007f36:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f3a:	f7f8 b949 	b.w	80001d0 <d_make_comp>
 8007f3e:	202e      	movs	r0, #46	; 0x2e
 8007f40:	e7dd      	b.n	8007efe <d_encoding+0x622>
 8007f42:	202f      	movs	r0, #47	; 0x2f
 8007f44:	e7db      	b.n	8007efe <d_encoding+0x622>
 8007f46:	68eb      	ldr	r3, [r5, #12]
 8007f48:	3302      	adds	r3, #2
 8007f4a:	60eb      	str	r3, [r5, #12]
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f52:	bf00      	nop

08007f54 <d_expr_primary>:
 8007f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f56:	68c2      	ldr	r2, [r0, #12]
 8007f58:	7813      	ldrb	r3, [r2, #0]
 8007f5a:	2b4c      	cmp	r3, #76	; 0x4c
 8007f5c:	d001      	beq.n	8007f62 <d_expr_primary+0xe>
 8007f5e:	2000      	movs	r0, #0
 8007f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f62:	1c53      	adds	r3, r2, #1
 8007f64:	60c3      	str	r3, [r0, #12]
 8007f66:	7851      	ldrb	r1, [r2, #1]
 8007f68:	295f      	cmp	r1, #95	; 0x5f
 8007f6a:	4605      	mov	r5, r0
 8007f6c:	d03c      	beq.n	8007fe8 <d_expr_primary+0x94>
 8007f6e:	295a      	cmp	r1, #90	; 0x5a
 8007f70:	d041      	beq.n	8007ff6 <d_expr_primary+0xa2>
 8007f72:	f7fe fd05 	bl	8006980 <d_type>
 8007f76:	2800      	cmp	r0, #0
 8007f78:	d0f1      	beq.n	8007f5e <d_expr_primary+0xa>
 8007f7a:	7803      	ldrb	r3, [r0, #0]
 8007f7c:	2b27      	cmp	r3, #39	; 0x27
 8007f7e:	d048      	beq.n	8008012 <d_expr_primary+0xbe>
 8007f80:	68ee      	ldr	r6, [r5, #12]
 8007f82:	7833      	ldrb	r3, [r6, #0]
 8007f84:	2b6e      	cmp	r3, #110	; 0x6e
 8007f86:	d04d      	beq.n	8008024 <d_expr_primary+0xd0>
 8007f88:	213b      	movs	r1, #59	; 0x3b
 8007f8a:	2b45      	cmp	r3, #69	; 0x45
 8007f8c:	d050      	beq.n	8008030 <d_expr_primary+0xdc>
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d0e5      	beq.n	8007f5e <d_expr_primary+0xa>
 8007f92:	4633      	mov	r3, r6
 8007f94:	e001      	b.n	8007f9a <d_expr_primary+0x46>
 8007f96:	2c00      	cmp	r4, #0
 8007f98:	d0e1      	beq.n	8007f5e <d_expr_primary+0xa>
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	60eb      	str	r3, [r5, #12]
 8007f9e:	781c      	ldrb	r4, [r3, #0]
 8007fa0:	2c45      	cmp	r4, #69	; 0x45
 8007fa2:	d1f8      	bne.n	8007f96 <d_expr_primary+0x42>
 8007fa4:	1b9c      	subs	r4, r3, r6
 8007fa6:	696b      	ldr	r3, [r5, #20]
 8007fa8:	69aa      	ldr	r2, [r5, #24]
 8007faa:	4293      	cmp	r3, r2
 8007fac:	da2f      	bge.n	800800e <d_expr_primary+0xba>
 8007fae:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8007fb2:	692f      	ldr	r7, [r5, #16]
 8007fb4:	0092      	lsls	r2, r2, #2
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	eb17 0e02 	adds.w	lr, r7, r2
 8007fbc:	616b      	str	r3, [r5, #20]
 8007fbe:	d026      	beq.n	800800e <d_expr_primary+0xba>
 8007fc0:	b32e      	cbz	r6, 800800e <d_expr_primary+0xba>
 8007fc2:	b324      	cbz	r4, 800800e <d_expr_primary+0xba>
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	54bb      	strb	r3, [r7, r2]
 8007fc8:	4673      	mov	r3, lr
 8007fca:	f8ce 6004 	str.w	r6, [lr, #4]
 8007fce:	f8ce 4008 	str.w	r4, [lr, #8]
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	4628      	mov	r0, r5
 8007fd6:	f7f8 f8fb 	bl	80001d0 <d_make_comp>
 8007fda:	68eb      	ldr	r3, [r5, #12]
 8007fdc:	781a      	ldrb	r2, [r3, #0]
 8007fde:	2a45      	cmp	r2, #69	; 0x45
 8007fe0:	d1bd      	bne.n	8007f5e <d_expr_primary+0xa>
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	60eb      	str	r3, [r5, #12]
 8007fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fe8:	1c93      	adds	r3, r2, #2
 8007fea:	60c3      	str	r3, [r0, #12]
 8007fec:	7892      	ldrb	r2, [r2, #2]
 8007fee:	2a5a      	cmp	r2, #90	; 0x5a
 8007ff0:	bf18      	it	ne
 8007ff2:	2000      	movne	r0, #0
 8007ff4:	d107      	bne.n	8008006 <d_expr_primary+0xb2>
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	60eb      	str	r3, [r5, #12]
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	f7ff fc6d 	bl	80078dc <d_encoding>
 8008002:	68eb      	ldr	r3, [r5, #12]
 8008004:	781a      	ldrb	r2, [r3, #0]
 8008006:	2a45      	cmp	r2, #69	; 0x45
 8008008:	d0eb      	beq.n	8007fe2 <d_expr_primary+0x8e>
 800800a:	2000      	movs	r0, #0
 800800c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800800e:	2300      	movs	r3, #0
 8008010:	e7df      	b.n	8007fd2 <d_expr_primary+0x7e>
 8008012:	6843      	ldr	r3, [r0, #4]
 8008014:	7c1a      	ldrb	r2, [r3, #16]
 8008016:	2a00      	cmp	r2, #0
 8008018:	d0b2      	beq.n	8007f80 <d_expr_primary+0x2c>
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800801e:	1a9b      	subs	r3, r3, r2
 8008020:	632b      	str	r3, [r5, #48]	; 0x30
 8008022:	e7ad      	b.n	8007f80 <d_expr_primary+0x2c>
 8008024:	1c72      	adds	r2, r6, #1
 8008026:	60ea      	str	r2, [r5, #12]
 8008028:	7873      	ldrb	r3, [r6, #1]
 800802a:	213c      	movs	r1, #60	; 0x3c
 800802c:	4616      	mov	r6, r2
 800802e:	e7ac      	b.n	8007f8a <d_expr_primary+0x36>
 8008030:	2400      	movs	r4, #0
 8008032:	e7b8      	b.n	8007fa6 <d_expr_primary+0x52>

08008034 <d_demangle_callback.constprop.15>:
 8008034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008038:	b0e5      	sub	sp, #404	; 0x194
 800803a:	f890 9000 	ldrb.w	r9, [r0]
 800803e:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 8008042:	af00      	add	r7, sp, #0
 8008044:	4605      	mov	r5, r0
 8008046:	460e      	mov	r6, r1
 8008048:	4690      	mov	r8, r2
 800804a:	f000 80e6 	beq.w	800821a <d_demangle_callback.constprop.15+0x1e6>
 800804e:	2208      	movs	r2, #8
 8008050:	49c0      	ldr	r1, [pc, #768]	; (8008354 <d_demangle_callback.constprop.15+0x320>)
 8008052:	4628      	mov	r0, r5
 8008054:	f007 fb40 	bl	800f6d8 <strncmp>
 8008058:	b978      	cbnz	r0, 800807a <d_demangle_callback.constprop.15+0x46>
 800805a:	7a2b      	ldrb	r3, [r5, #8]
 800805c:	2b2e      	cmp	r3, #46	; 0x2e
 800805e:	d005      	beq.n	800806c <d_demangle_callback.constprop.15+0x38>
 8008060:	2b5f      	cmp	r3, #95	; 0x5f
 8008062:	d003      	beq.n	800806c <d_demangle_callback.constprop.15+0x38>
 8008064:	2b24      	cmp	r3, #36	; 0x24
 8008066:	d001      	beq.n	800806c <d_demangle_callback.constprop.15+0x38>
 8008068:	4682      	mov	sl, r0
 800806a:	e008      	b.n	800807e <d_demangle_callback.constprop.15+0x4a>
 800806c:	7a6b      	ldrb	r3, [r5, #9]
 800806e:	2b44      	cmp	r3, #68	; 0x44
 8008070:	f000 80e3 	beq.w	800823a <d_demangle_callback.constprop.15+0x206>
 8008074:	2b49      	cmp	r3, #73	; 0x49
 8008076:	f000 80e0 	beq.w	800823a <d_demangle_callback.constprop.15+0x206>
 800807a:	f04f 0a00 	mov.w	sl, #0
 800807e:	4628      	mov	r0, r5
 8008080:	f000 fa38 	bl	80084f4 <strlen>
 8008084:	ea4f 0b40 	mov.w	fp, r0, lsl #1
 8008088:	0083      	lsls	r3, r0, #2
 800808a:	eb03 020b 	add.w	r2, r3, fp
 800808e:	0092      	lsls	r2, r2, #2
 8008090:	3208      	adds	r2, #8
 8008092:	330a      	adds	r3, #10
 8008094:	ebad 0d02 	sub.w	sp, sp, r2
 8008098:	f023 0307 	bic.w	r3, r3, #7
 800809c:	2400      	movs	r4, #0
 800809e:	466a      	mov	r2, sp
 80080a0:	1829      	adds	r1, r5, r0
 80080a2:	ebad 0d03 	sub.w	sp, sp, r3
 80080a6:	f1ba 0f01 	cmp.w	sl, #1
 80080aa:	f04f 0311 	mov.w	r3, #17
 80080ae:	623a      	str	r2, [r7, #32]
 80080b0:	f8c7 d02c 	str.w	sp, [r7, #44]	; 0x2c
 80080b4:	f8c7 b028 	str.w	fp, [r7, #40]	; 0x28
 80080b8:	613d      	str	r5, [r7, #16]
 80080ba:	61fd      	str	r5, [r7, #28]
 80080bc:	6378      	str	r0, [r7, #52]	; 0x34
 80080be:	6179      	str	r1, [r7, #20]
 80080c0:	61bb      	str	r3, [r7, #24]
 80080c2:	627c      	str	r4, [r7, #36]	; 0x24
 80080c4:	633c      	str	r4, [r7, #48]	; 0x30
 80080c6:	63bc      	str	r4, [r7, #56]	; 0x38
 80080c8:	63fc      	str	r4, [r7, #60]	; 0x3c
 80080ca:	643c      	str	r4, [r7, #64]	; 0x40
 80080cc:	647c      	str	r4, [r7, #68]	; 0x44
 80080ce:	64bc      	str	r4, [r7, #72]	; 0x48
 80080d0:	f000 80aa 	beq.w	8008228 <d_demangle_callback.constprop.15+0x1f4>
 80080d4:	f0c0 80c9 	bcc.w	800826a <d_demangle_callback.constprop.15+0x236>
 80080d8:	f1ba 0f03 	cmp.w	sl, #3
 80080dc:	f200 80c5 	bhi.w	800826a <d_demangle_callback.constprop.15+0x236>
 80080e0:	7aeb      	ldrb	r3, [r5, #11]
 80080e2:	f1ba 0f02 	cmp.w	sl, #2
 80080e6:	bf18      	it	ne
 80080e8:	f04f 0943 	movne.w	r9, #67	; 0x43
 80080ec:	f105 0a0b 	add.w	sl, r5, #11
 80080f0:	bf08      	it	eq
 80080f2:	f04f 0942 	moveq.w	r9, #66	; 0x42
 80080f6:	2b5f      	cmp	r3, #95	; 0x5f
 80080f8:	f8c7 a01c 	str.w	sl, [r7, #28]
 80080fc:	f000 80a8 	beq.w	8008250 <d_demangle_callback.constprop.15+0x21c>
 8008100:	4650      	mov	r0, sl
 8008102:	607a      	str	r2, [r7, #4]
 8008104:	f000 f9f6 	bl	80084f4 <strlen>
 8008108:	f1bb 0f00 	cmp.w	fp, #0
 800810c:	f340 80b6 	ble.w	800827c <d_demangle_callback.constprop.15+0x248>
 8008110:	2301      	movs	r3, #1
 8008112:	627b      	str	r3, [r7, #36]	; 0x24
 8008114:	2800      	cmp	r0, #0
 8008116:	f000 80b1 	beq.w	800827c <d_demangle_callback.constprop.15+0x248>
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	2300      	movs	r3, #0
 800811e:	f8c2 a004 	str.w	sl, [r2, #4]
 8008122:	6090      	str	r0, [r2, #8]
 8008124:	7013      	strb	r3, [r2, #0]
 8008126:	4649      	mov	r1, r9
 8008128:	2300      	movs	r3, #0
 800812a:	f107 0010 	add.w	r0, r7, #16
 800812e:	f7f8 f84f 	bl	80001d0 <d_make_comp>
 8008132:	69fc      	ldr	r4, [r7, #28]
 8008134:	4605      	mov	r5, r0
 8008136:	4620      	mov	r0, r4
 8008138:	f000 f9dc 	bl	80084f4 <strlen>
 800813c:	1823      	adds	r3, r4, r0
 800813e:	61fb      	str	r3, [r7, #28]
 8008140:	f814 9000 	ldrb.w	r9, [r4, r0]
 8008144:	f1b9 0f00 	cmp.w	r9, #0
 8008148:	d171      	bne.n	800822e <d_demangle_callback.constprop.15+0x1fa>
 800814a:	2d00      	cmp	r5, #0
 800814c:	d06f      	beq.n	800822e <d_demangle_callback.constprop.15+0x1fa>
 800814e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8008152:	462a      	mov	r2, r5
 8008154:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 8008158:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 800815c:	f8c4 6108 	str.w	r6, [r4, #264]	; 0x108
 8008160:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
 8008164:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8008168:	f8c4 9110 	str.w	r9, [r4, #272]	; 0x110
 800816c:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8008170:	f8c4 911c 	str.w	r9, [r4, #284]	; 0x11c
 8008174:	f8c4 9120 	str.w	r9, [r4, #288]	; 0x120
 8008178:	f8c4 810c 	str.w	r8, [r4, #268]	; 0x10c
 800817c:	f8c4 9118 	str.w	r9, [r4, #280]	; 0x118
 8008180:	f8c4 9124 	str.w	r9, [r4, #292]	; 0x124
 8008184:	f8c4 9128 	str.w	r9, [r4, #296]	; 0x128
 8008188:	f8c4 912c 	str.w	r9, [r4, #300]	; 0x12c
 800818c:	f8c4 9130 	str.w	r9, [r4, #304]	; 0x130
 8008190:	f8c4 9134 	str.w	r9, [r4, #308]	; 0x134
 8008194:	f8c4 9138 	str.w	r9, [r4, #312]	; 0x138
 8008198:	f8c4 913c 	str.w	r9, [r4, #316]	; 0x13c
 800819c:	f7f8 f8dc 	bl	8000358 <d_count_templates_scopes>
 80081a0:	f8d4 1130 	ldr.w	r1, [r4, #304]	; 0x130
 80081a4:	f8d4 213c 	ldr.w	r2, [r4, #316]	; 0x13c
 80081a8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80081ac:	60fb      	str	r3, [r7, #12]
 80081ae:	00c8      	lsls	r0, r1, #3
 80081b0:	3008      	adds	r0, #8
 80081b2:	fb02 f101 	mul.w	r1, r2, r1
 80081b6:	466e      	mov	r6, sp
 80081b8:	00ca      	lsls	r2, r1, #3
 80081ba:	ebad 0d00 	sub.w	sp, sp, r0
 80081be:	4668      	mov	r0, sp
 80081c0:	3208      	adds	r2, #8
 80081c2:	ebad 0d02 	sub.w	sp, sp, r2
 80081c6:	f107 0308 	add.w	r3, r7, #8
 80081ca:	462a      	mov	r2, r5
 80081cc:	f8c4 0128 	str.w	r0, [r4, #296]	; 0x128
 80081d0:	f8c4 113c 	str.w	r1, [r4, #316]	; 0x13c
 80081d4:	4620      	mov	r0, r4
 80081d6:	2111      	movs	r1, #17
 80081d8:	f8c4 d134 	str.w	sp, [r4, #308]	; 0x134
 80081dc:	60bd      	str	r5, [r7, #8]
 80081de:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80081e2:	f8c4 9140 	str.w	r9, [r4, #320]	; 0x140
 80081e6:	f7f8 fbc5 	bl	8000974 <d_print_comp_inner>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 80081f0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80081f4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80081f8:	f804 9001 	strb.w	r9, [r4, r1]
 80081fc:	4620      	mov	r0, r4
 80081fe:	46b5      	mov	sp, r6
 8008200:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8008204:	4798      	blx	r3
 8008206:	f8d4 0118 	ldr.w	r0, [r4, #280]	; 0x118
 800820a:	fab0 f080 	clz	r0, r0
 800820e:	0940      	lsrs	r0, r0, #5
 8008210:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8008214:	46bd      	mov	sp, r7
 8008216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800821a:	7843      	ldrb	r3, [r0, #1]
 800821c:	2b5a      	cmp	r3, #90	; 0x5a
 800821e:	f47f af16 	bne.w	800804e <d_demangle_callback.constprop.15+0x1a>
 8008222:	f04f 0a01 	mov.w	sl, #1
 8008226:	e72a      	b.n	800807e <d_demangle_callback.constprop.15+0x4a>
 8008228:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 800822c:	d028      	beq.n	8008280 <d_demangle_callback.constprop.15+0x24c>
 800822e:	2000      	movs	r0, #0
 8008230:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8008234:	46bd      	mov	sp, r7
 8008236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800823a:	7aaa      	ldrb	r2, [r5, #10]
 800823c:	2a5f      	cmp	r2, #95	; 0x5f
 800823e:	f47f af1c 	bne.w	800807a <d_demangle_callback.constprop.15+0x46>
 8008242:	2b49      	cmp	r3, #73	; 0x49
 8008244:	bf14      	ite	ne
 8008246:	f04f 0a03 	movne.w	sl, #3
 800824a:	f04f 0a02 	moveq.w	sl, #2
 800824e:	e716      	b.n	800807e <d_demangle_callback.constprop.15+0x4a>
 8008250:	7b2b      	ldrb	r3, [r5, #12]
 8008252:	2b5a      	cmp	r3, #90	; 0x5a
 8008254:	f47f af54 	bne.w	8008100 <d_demangle_callback.constprop.15+0xcc>
 8008258:	350d      	adds	r5, #13
 800825a:	4621      	mov	r1, r4
 800825c:	f107 0010 	add.w	r0, r7, #16
 8008260:	61fd      	str	r5, [r7, #28]
 8008262:	f7ff fb3b 	bl	80078dc <d_encoding>
 8008266:	4602      	mov	r2, r0
 8008268:	e75d      	b.n	8008126 <d_demangle_callback.constprop.15+0xf2>
 800826a:	f107 0010 	add.w	r0, r7, #16
 800826e:	f7fe fb87 	bl	8006980 <d_type>
 8008272:	69fb      	ldr	r3, [r7, #28]
 8008274:	4605      	mov	r5, r0
 8008276:	f893 9000 	ldrb.w	r9, [r3]
 800827a:	e763      	b.n	8008144 <d_demangle_callback.constprop.15+0x110>
 800827c:	2200      	movs	r2, #0
 800827e:	e752      	b.n	8008126 <d_demangle_callback.constprop.15+0xf2>
 8008280:	786b      	ldrb	r3, [r5, #1]
 8008282:	2b5a      	cmp	r3, #90	; 0x5a
 8008284:	d1d3      	bne.n	800822e <d_demangle_callback.constprop.15+0x1fa>
 8008286:	3502      	adds	r5, #2
 8008288:	4651      	mov	r1, sl
 800828a:	f107 0010 	add.w	r0, r7, #16
 800828e:	61fd      	str	r5, [r7, #28]
 8008290:	f7ff fb24 	bl	80078dc <d_encoding>
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	07db      	lsls	r3, r3, #31
 8008298:	4605      	mov	r5, r0
 800829a:	d557      	bpl.n	800834c <d_demangle_callback.constprop.15+0x318>
 800829c:	69f8      	ldr	r0, [r7, #28]
 800829e:	f890 9000 	ldrb.w	r9, [r0]
 80082a2:	f1b9 0f2e 	cmp.w	r9, #46	; 0x2e
 80082a6:	f47f af4d 	bne.w	8008144 <d_demangle_callback.constprop.15+0x110>
 80082aa:	7843      	ldrb	r3, [r0, #1]
 80082ac:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80082b0:	2a19      	cmp	r2, #25
 80082b2:	d93e      	bls.n	8008332 <d_demangle_callback.constprop.15+0x2fe>
 80082b4:	2b5f      	cmp	r3, #95	; 0x5f
 80082b6:	d03c      	beq.n	8008332 <d_demangle_callback.constprop.15+0x2fe>
 80082b8:	3b30      	subs	r3, #48	; 0x30
 80082ba:	2b09      	cmp	r3, #9
 80082bc:	d846      	bhi.n	800834c <d_demangle_callback.constprop.15+0x318>
 80082be:	7802      	ldrb	r2, [r0, #0]
 80082c0:	4603      	mov	r3, r0
 80082c2:	2a2e      	cmp	r2, #46	; 0x2e
 80082c4:	d112      	bne.n	80082ec <d_demangle_callback.constprop.15+0x2b8>
 80082c6:	785a      	ldrb	r2, [r3, #1]
 80082c8:	3a30      	subs	r2, #48	; 0x30
 80082ca:	2a09      	cmp	r2, #9
 80082cc:	d80e      	bhi.n	80082ec <d_demangle_callback.constprop.15+0x2b8>
 80082ce:	789a      	ldrb	r2, [r3, #2]
 80082d0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80082d4:	2909      	cmp	r1, #9
 80082d6:	f103 0302 	add.w	r3, r3, #2
 80082da:	d8f2      	bhi.n	80082c2 <d_demangle_callback.constprop.15+0x28e>
 80082dc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80082e0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80082e4:	2909      	cmp	r1, #9
 80082e6:	d9f9      	bls.n	80082dc <d_demangle_callback.constprop.15+0x2a8>
 80082e8:	2a2e      	cmp	r2, #46	; 0x2e
 80082ea:	d0ec      	beq.n	80082c6 <d_demangle_callback.constprop.15+0x292>
 80082ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80082f0:	61fb      	str	r3, [r7, #28]
 80082f2:	428a      	cmp	r2, r1
 80082f4:	da1b      	bge.n	800832e <d_demangle_callback.constprop.15+0x2fa>
 80082f6:	6a39      	ldr	r1, [r7, #32]
 80082f8:	f102 0e01 	add.w	lr, r2, #1
 80082fc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8008300:	f8c7 e024 	str.w	lr, [r7, #36]	; 0x24
 8008304:	eb11 0e82 	adds.w	lr, r1, r2, lsl #2
 8008308:	d011      	beq.n	800832e <d_demangle_callback.constprop.15+0x2fa>
 800830a:	ebb3 0c00 	subs.w	ip, r3, r0
 800830e:	d00e      	beq.n	800832e <d_demangle_callback.constprop.15+0x2fa>
 8008310:	f801 4022 	strb.w	r4, [r1, r2, lsl #2]
 8008314:	4673      	mov	r3, lr
 8008316:	f8ce 0004 	str.w	r0, [lr, #4]
 800831a:	f8ce c008 	str.w	ip, [lr, #8]
 800831e:	462a      	mov	r2, r5
 8008320:	214b      	movs	r1, #75	; 0x4b
 8008322:	f107 0010 	add.w	r0, r7, #16
 8008326:	f7f7 ff53 	bl	80001d0 <d_make_comp>
 800832a:	4605      	mov	r5, r0
 800832c:	e7b6      	b.n	800829c <d_demangle_callback.constprop.15+0x268>
 800832e:	2300      	movs	r3, #0
 8008330:	e7f5      	b.n	800831e <d_demangle_callback.constprop.15+0x2ea>
 8008332:	1c81      	adds	r1, r0, #2
 8008334:	780a      	ldrb	r2, [r1, #0]
 8008336:	f1a2 0e61 	sub.w	lr, r2, #97	; 0x61
 800833a:	f1be 0f19 	cmp.w	lr, #25
 800833e:	460b      	mov	r3, r1
 8008340:	f101 0101 	add.w	r1, r1, #1
 8008344:	d9f6      	bls.n	8008334 <d_demangle_callback.constprop.15+0x300>
 8008346:	2a5f      	cmp	r2, #95	; 0x5f
 8008348:	d0f4      	beq.n	8008334 <d_demangle_callback.constprop.15+0x300>
 800834a:	e7ba      	b.n	80082c2 <d_demangle_callback.constprop.15+0x28e>
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	f893 9000 	ldrb.w	r9, [r3]
 8008352:	e6f7      	b.n	8008144 <d_demangle_callback.constprop.15+0x110>
 8008354:	08012df4 	.word	0x08012df4

08008358 <__cxa_demangle>:
 8008358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	b370      	cbz	r0, 80083be <__cxa_demangle+0x66>
 8008360:	b101      	cbz	r1, 8008364 <__cxa_demangle+0xc>
 8008362:	b362      	cbz	r2, 80083be <__cxa_demangle+0x66>
 8008364:	2400      	movs	r4, #0
 8008366:	4617      	mov	r7, r2
 8008368:	460d      	mov	r5, r1
 800836a:	466a      	mov	r2, sp
 800836c:	4928      	ldr	r1, [pc, #160]	; (8008410 <__cxa_demangle+0xb8>)
 800836e:	9400      	str	r4, [sp, #0]
 8008370:	461e      	mov	r6, r3
 8008372:	9401      	str	r4, [sp, #4]
 8008374:	9402      	str	r4, [sp, #8]
 8008376:	9403      	str	r4, [sp, #12]
 8008378:	f7ff fe5c 	bl	8008034 <d_demangle_callback.constprop.15>
 800837c:	b368      	cbz	r0, 80083da <__cxa_demangle+0x82>
 800837e:	9b03      	ldr	r3, [sp, #12]
 8008380:	b1d3      	cbz	r3, 80083b8 <__cxa_demangle+0x60>
 8008382:	f04f 0801 	mov.w	r8, #1
 8008386:	9c00      	ldr	r4, [sp, #0]
 8008388:	b3ac      	cbz	r4, 80083f6 <__cxa_demangle+0x9e>
 800838a:	b38d      	cbz	r5, 80083f0 <__cxa_demangle+0x98>
 800838c:	4620      	mov	r0, r4
 800838e:	f000 f8b1 	bl	80084f4 <strlen>
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	4298      	cmp	r0, r3
 8008396:	d21a      	bcs.n	80083ce <__cxa_demangle+0x76>
 8008398:	1c42      	adds	r2, r0, #1
 800839a:	4621      	mov	r1, r4
 800839c:	4628      	mov	r0, r5
 800839e:	f006 ff0a 	bl	800f1b6 <memcpy>
 80083a2:	4620      	mov	r0, r4
 80083a4:	f006 fcd0 	bl	800ed48 <free>
 80083a8:	462c      	mov	r4, r5
 80083aa:	b376      	cbz	r6, 800840a <__cxa_demangle+0xb2>
 80083ac:	2300      	movs	r3, #0
 80083ae:	4620      	mov	r0, r4
 80083b0:	6033      	str	r3, [r6, #0]
 80083b2:	b004      	add	sp, #16
 80083b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083b8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80083bc:	e7e3      	b.n	8008386 <__cxa_demangle+0x2e>
 80083be:	b19b      	cbz	r3, 80083e8 <__cxa_demangle+0x90>
 80083c0:	f06f 0202 	mvn.w	r2, #2
 80083c4:	2000      	movs	r0, #0
 80083c6:	601a      	str	r2, [r3, #0]
 80083c8:	b004      	add	sp, #16
 80083ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083ce:	4628      	mov	r0, r5
 80083d0:	f006 fcba 	bl	800ed48 <free>
 80083d4:	f8c7 8000 	str.w	r8, [r7]
 80083d8:	e7e7      	b.n	80083aa <__cxa_demangle+0x52>
 80083da:	9800      	ldr	r0, [sp, #0]
 80083dc:	f006 fcb4 	bl	800ed48 <free>
 80083e0:	b116      	cbz	r6, 80083e8 <__cxa_demangle+0x90>
 80083e2:	f06f 0301 	mvn.w	r3, #1
 80083e6:	6033      	str	r3, [r6, #0]
 80083e8:	2000      	movs	r0, #0
 80083ea:	b004      	add	sp, #16
 80083ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083f0:	2f00      	cmp	r7, #0
 80083f2:	d1ef      	bne.n	80083d4 <__cxa_demangle+0x7c>
 80083f4:	e7d9      	b.n	80083aa <__cxa_demangle+0x52>
 80083f6:	2e00      	cmp	r6, #0
 80083f8:	d0f6      	beq.n	80083e8 <__cxa_demangle+0x90>
 80083fa:	f1b8 0f01 	cmp.w	r8, #1
 80083fe:	d1f0      	bne.n	80083e2 <__cxa_demangle+0x8a>
 8008400:	f04f 33ff 	mov.w	r3, #4294967295
 8008404:	4620      	mov	r0, r4
 8008406:	6033      	str	r3, [r6, #0]
 8008408:	e7d3      	b.n	80083b2 <__cxa_demangle+0x5a>
 800840a:	4620      	mov	r0, r4
 800840c:	e7d1      	b.n	80083b2 <__cxa_demangle+0x5a>
 800840e:	bf00      	nop
 8008410:	080008f9 	.word	0x080008f9

08008414 <__gcclibcxx_demangle_callback>:
 8008414:	b160      	cbz	r0, 8008430 <__gcclibcxx_demangle_callback+0x1c>
 8008416:	b508      	push	{r3, lr}
 8008418:	b139      	cbz	r1, 800842a <__gcclibcxx_demangle_callback+0x16>
 800841a:	f7ff fe0b 	bl	8008034 <d_demangle_callback.constprop.15>
 800841e:	2800      	cmp	r0, #0
 8008420:	bf0c      	ite	eq
 8008422:	f06f 0001 	mvneq.w	r0, #1
 8008426:	2000      	movne	r0, #0
 8008428:	bd08      	pop	{r3, pc}
 800842a:	f06f 0002 	mvn.w	r0, #2
 800842e:	bd08      	pop	{r3, pc}
 8008430:	f06f 0002 	mvn.w	r0, #2
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
	...

08008440 <memchr>:
 8008440:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008444:	2a10      	cmp	r2, #16
 8008446:	db2b      	blt.n	80084a0 <memchr+0x60>
 8008448:	f010 0f07 	tst.w	r0, #7
 800844c:	d008      	beq.n	8008460 <memchr+0x20>
 800844e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008452:	3a01      	subs	r2, #1
 8008454:	428b      	cmp	r3, r1
 8008456:	d02d      	beq.n	80084b4 <memchr+0x74>
 8008458:	f010 0f07 	tst.w	r0, #7
 800845c:	b342      	cbz	r2, 80084b0 <memchr+0x70>
 800845e:	d1f6      	bne.n	800844e <memchr+0xe>
 8008460:	b4f0      	push	{r4, r5, r6, r7}
 8008462:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008466:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800846a:	f022 0407 	bic.w	r4, r2, #7
 800846e:	f07f 0700 	mvns.w	r7, #0
 8008472:	2300      	movs	r3, #0
 8008474:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008478:	3c08      	subs	r4, #8
 800847a:	ea85 0501 	eor.w	r5, r5, r1
 800847e:	ea86 0601 	eor.w	r6, r6, r1
 8008482:	fa85 f547 	uadd8	r5, r5, r7
 8008486:	faa3 f587 	sel	r5, r3, r7
 800848a:	fa86 f647 	uadd8	r6, r6, r7
 800848e:	faa5 f687 	sel	r6, r5, r7
 8008492:	b98e      	cbnz	r6, 80084b8 <memchr+0x78>
 8008494:	d1ee      	bne.n	8008474 <memchr+0x34>
 8008496:	bcf0      	pop	{r4, r5, r6, r7}
 8008498:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800849c:	f002 0207 	and.w	r2, r2, #7
 80084a0:	b132      	cbz	r2, 80084b0 <memchr+0x70>
 80084a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80084a6:	3a01      	subs	r2, #1
 80084a8:	ea83 0301 	eor.w	r3, r3, r1
 80084ac:	b113      	cbz	r3, 80084b4 <memchr+0x74>
 80084ae:	d1f8      	bne.n	80084a2 <memchr+0x62>
 80084b0:	2000      	movs	r0, #0
 80084b2:	4770      	bx	lr
 80084b4:	3801      	subs	r0, #1
 80084b6:	4770      	bx	lr
 80084b8:	2d00      	cmp	r5, #0
 80084ba:	bf06      	itte	eq
 80084bc:	4635      	moveq	r5, r6
 80084be:	3803      	subeq	r0, #3
 80084c0:	3807      	subne	r0, #7
 80084c2:	f015 0f01 	tst.w	r5, #1
 80084c6:	d107      	bne.n	80084d8 <memchr+0x98>
 80084c8:	3001      	adds	r0, #1
 80084ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80084ce:	bf02      	ittt	eq
 80084d0:	3001      	addeq	r0, #1
 80084d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80084d6:	3001      	addeq	r0, #1
 80084d8:	bcf0      	pop	{r4, r5, r6, r7}
 80084da:	3801      	subs	r0, #1
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop

080084e0 <strcmp>:
 80084e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084e8:	2a01      	cmp	r2, #1
 80084ea:	bf28      	it	cs
 80084ec:	429a      	cmpcs	r2, r3
 80084ee:	d0f7      	beq.n	80084e0 <strcmp>
 80084f0:	1ad0      	subs	r0, r2, r3
 80084f2:	4770      	bx	lr

080084f4 <strlen>:
 80084f4:	4603      	mov	r3, r0
 80084f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084fa:	2a00      	cmp	r2, #0
 80084fc:	d1fb      	bne.n	80084f6 <strlen+0x2>
 80084fe:	1a18      	subs	r0, r3, r0
 8008500:	3801      	subs	r0, #1
 8008502:	4770      	bx	lr

08008504 <__aeabi_drsub>:
 8008504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8008508:	e002      	b.n	8008510 <__adddf3>
 800850a:	bf00      	nop

0800850c <__aeabi_dsub>:
 800850c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08008510 <__adddf3>:
 8008510:	b530      	push	{r4, r5, lr}
 8008512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800851a:	ea94 0f05 	teq	r4, r5
 800851e:	bf08      	it	eq
 8008520:	ea90 0f02 	teqeq	r0, r2
 8008524:	bf1f      	itttt	ne
 8008526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800852a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800852e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8008532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008536:	f000 80e2 	beq.w	80086fe <__adddf3+0x1ee>
 800853a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800853e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8008542:	bfb8      	it	lt
 8008544:	426d      	neglt	r5, r5
 8008546:	dd0c      	ble.n	8008562 <__adddf3+0x52>
 8008548:	442c      	add	r4, r5
 800854a:	ea80 0202 	eor.w	r2, r0, r2
 800854e:	ea81 0303 	eor.w	r3, r1, r3
 8008552:	ea82 0000 	eor.w	r0, r2, r0
 8008556:	ea83 0101 	eor.w	r1, r3, r1
 800855a:	ea80 0202 	eor.w	r2, r0, r2
 800855e:	ea81 0303 	eor.w	r3, r1, r3
 8008562:	2d36      	cmp	r5, #54	; 0x36
 8008564:	bf88      	it	hi
 8008566:	bd30      	pophi	{r4, r5, pc}
 8008568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800856c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008578:	d002      	beq.n	8008580 <__adddf3+0x70>
 800857a:	4240      	negs	r0, r0
 800857c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800858c:	d002      	beq.n	8008594 <__adddf3+0x84>
 800858e:	4252      	negs	r2, r2
 8008590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008594:	ea94 0f05 	teq	r4, r5
 8008598:	f000 80a7 	beq.w	80086ea <__adddf3+0x1da>
 800859c:	f1a4 0401 	sub.w	r4, r4, #1
 80085a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80085a4:	db0d      	blt.n	80085c2 <__adddf3+0xb2>
 80085a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80085aa:	fa22 f205 	lsr.w	r2, r2, r5
 80085ae:	1880      	adds	r0, r0, r2
 80085b0:	f141 0100 	adc.w	r1, r1, #0
 80085b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80085b8:	1880      	adds	r0, r0, r2
 80085ba:	fa43 f305 	asr.w	r3, r3, r5
 80085be:	4159      	adcs	r1, r3
 80085c0:	e00e      	b.n	80085e0 <__adddf3+0xd0>
 80085c2:	f1a5 0520 	sub.w	r5, r5, #32
 80085c6:	f10e 0e20 	add.w	lr, lr, #32
 80085ca:	2a01      	cmp	r2, #1
 80085cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80085d0:	bf28      	it	cs
 80085d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80085d6:	fa43 f305 	asr.w	r3, r3, r5
 80085da:	18c0      	adds	r0, r0, r3
 80085dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80085e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80085e4:	d507      	bpl.n	80085f6 <__adddf3+0xe6>
 80085e6:	f04f 0e00 	mov.w	lr, #0
 80085ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80085ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80085f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80085f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80085fa:	d31b      	bcc.n	8008634 <__adddf3+0x124>
 80085fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008600:	d30c      	bcc.n	800861c <__adddf3+0x10c>
 8008602:	0849      	lsrs	r1, r1, #1
 8008604:	ea5f 0030 	movs.w	r0, r0, rrx
 8008608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800860c:	f104 0401 	add.w	r4, r4, #1
 8008610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008618:	f080 809a 	bcs.w	8008750 <__adddf3+0x240>
 800861c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8008620:	bf08      	it	eq
 8008622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008626:	f150 0000 	adcs.w	r0, r0, #0
 800862a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800862e:	ea41 0105 	orr.w	r1, r1, r5
 8008632:	bd30      	pop	{r4, r5, pc}
 8008634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008638:	4140      	adcs	r0, r0
 800863a:	eb41 0101 	adc.w	r1, r1, r1
 800863e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008642:	f1a4 0401 	sub.w	r4, r4, #1
 8008646:	d1e9      	bne.n	800861c <__adddf3+0x10c>
 8008648:	f091 0f00 	teq	r1, #0
 800864c:	bf04      	itt	eq
 800864e:	4601      	moveq	r1, r0
 8008650:	2000      	moveq	r0, #0
 8008652:	fab1 f381 	clz	r3, r1
 8008656:	bf08      	it	eq
 8008658:	3320      	addeq	r3, #32
 800865a:	f1a3 030b 	sub.w	r3, r3, #11
 800865e:	f1b3 0220 	subs.w	r2, r3, #32
 8008662:	da0c      	bge.n	800867e <__adddf3+0x16e>
 8008664:	320c      	adds	r2, #12
 8008666:	dd08      	ble.n	800867a <__adddf3+0x16a>
 8008668:	f102 0c14 	add.w	ip, r2, #20
 800866c:	f1c2 020c 	rsb	r2, r2, #12
 8008670:	fa01 f00c 	lsl.w	r0, r1, ip
 8008674:	fa21 f102 	lsr.w	r1, r1, r2
 8008678:	e00c      	b.n	8008694 <__adddf3+0x184>
 800867a:	f102 0214 	add.w	r2, r2, #20
 800867e:	bfd8      	it	le
 8008680:	f1c2 0c20 	rsble	ip, r2, #32
 8008684:	fa01 f102 	lsl.w	r1, r1, r2
 8008688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800868c:	bfdc      	itt	le
 800868e:	ea41 010c 	orrle.w	r1, r1, ip
 8008692:	4090      	lslle	r0, r2
 8008694:	1ae4      	subs	r4, r4, r3
 8008696:	bfa2      	ittt	ge
 8008698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800869c:	4329      	orrge	r1, r5
 800869e:	bd30      	popge	{r4, r5, pc}
 80086a0:	ea6f 0404 	mvn.w	r4, r4
 80086a4:	3c1f      	subs	r4, #31
 80086a6:	da1c      	bge.n	80086e2 <__adddf3+0x1d2>
 80086a8:	340c      	adds	r4, #12
 80086aa:	dc0e      	bgt.n	80086ca <__adddf3+0x1ba>
 80086ac:	f104 0414 	add.w	r4, r4, #20
 80086b0:	f1c4 0220 	rsb	r2, r4, #32
 80086b4:	fa20 f004 	lsr.w	r0, r0, r4
 80086b8:	fa01 f302 	lsl.w	r3, r1, r2
 80086bc:	ea40 0003 	orr.w	r0, r0, r3
 80086c0:	fa21 f304 	lsr.w	r3, r1, r4
 80086c4:	ea45 0103 	orr.w	r1, r5, r3
 80086c8:	bd30      	pop	{r4, r5, pc}
 80086ca:	f1c4 040c 	rsb	r4, r4, #12
 80086ce:	f1c4 0220 	rsb	r2, r4, #32
 80086d2:	fa20 f002 	lsr.w	r0, r0, r2
 80086d6:	fa01 f304 	lsl.w	r3, r1, r4
 80086da:	ea40 0003 	orr.w	r0, r0, r3
 80086de:	4629      	mov	r1, r5
 80086e0:	bd30      	pop	{r4, r5, pc}
 80086e2:	fa21 f004 	lsr.w	r0, r1, r4
 80086e6:	4629      	mov	r1, r5
 80086e8:	bd30      	pop	{r4, r5, pc}
 80086ea:	f094 0f00 	teq	r4, #0
 80086ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80086f2:	bf06      	itte	eq
 80086f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80086f8:	3401      	addeq	r4, #1
 80086fa:	3d01      	subne	r5, #1
 80086fc:	e74e      	b.n	800859c <__adddf3+0x8c>
 80086fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008702:	bf18      	it	ne
 8008704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008708:	d029      	beq.n	800875e <__adddf3+0x24e>
 800870a:	ea94 0f05 	teq	r4, r5
 800870e:	bf08      	it	eq
 8008710:	ea90 0f02 	teqeq	r0, r2
 8008714:	d005      	beq.n	8008722 <__adddf3+0x212>
 8008716:	ea54 0c00 	orrs.w	ip, r4, r0
 800871a:	bf04      	itt	eq
 800871c:	4619      	moveq	r1, r3
 800871e:	4610      	moveq	r0, r2
 8008720:	bd30      	pop	{r4, r5, pc}
 8008722:	ea91 0f03 	teq	r1, r3
 8008726:	bf1e      	ittt	ne
 8008728:	2100      	movne	r1, #0
 800872a:	2000      	movne	r0, #0
 800872c:	bd30      	popne	{r4, r5, pc}
 800872e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8008732:	d105      	bne.n	8008740 <__adddf3+0x230>
 8008734:	0040      	lsls	r0, r0, #1
 8008736:	4149      	adcs	r1, r1
 8008738:	bf28      	it	cs
 800873a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800873e:	bd30      	pop	{r4, r5, pc}
 8008740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008744:	bf3c      	itt	cc
 8008746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800874a:	bd30      	popcc	{r4, r5, pc}
 800874c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008758:	f04f 0000 	mov.w	r0, #0
 800875c:	bd30      	pop	{r4, r5, pc}
 800875e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008762:	bf1a      	itte	ne
 8008764:	4619      	movne	r1, r3
 8008766:	4610      	movne	r0, r2
 8008768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800876c:	bf1c      	itt	ne
 800876e:	460b      	movne	r3, r1
 8008770:	4602      	movne	r2, r0
 8008772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008776:	bf06      	itte	eq
 8008778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800877c:	ea91 0f03 	teqeq	r1, r3
 8008780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008784:	bd30      	pop	{r4, r5, pc}
 8008786:	bf00      	nop

08008788 <__aeabi_ui2d>:
 8008788:	f090 0f00 	teq	r0, #0
 800878c:	bf04      	itt	eq
 800878e:	2100      	moveq	r1, #0
 8008790:	4770      	bxeq	lr
 8008792:	b530      	push	{r4, r5, lr}
 8008794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800879c:	f04f 0500 	mov.w	r5, #0
 80087a0:	f04f 0100 	mov.w	r1, #0
 80087a4:	e750      	b.n	8008648 <__adddf3+0x138>
 80087a6:	bf00      	nop

080087a8 <__aeabi_i2d>:
 80087a8:	f090 0f00 	teq	r0, #0
 80087ac:	bf04      	itt	eq
 80087ae:	2100      	moveq	r1, #0
 80087b0:	4770      	bxeq	lr
 80087b2:	b530      	push	{r4, r5, lr}
 80087b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80087b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80087bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80087c0:	bf48      	it	mi
 80087c2:	4240      	negmi	r0, r0
 80087c4:	f04f 0100 	mov.w	r1, #0
 80087c8:	e73e      	b.n	8008648 <__adddf3+0x138>
 80087ca:	bf00      	nop

080087cc <__aeabi_f2d>:
 80087cc:	0042      	lsls	r2, r0, #1
 80087ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80087d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80087d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80087da:	bf1f      	itttt	ne
 80087dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80087e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80087e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80087e8:	4770      	bxne	lr
 80087ea:	f092 0f00 	teq	r2, #0
 80087ee:	bf14      	ite	ne
 80087f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80087f4:	4770      	bxeq	lr
 80087f6:	b530      	push	{r4, r5, lr}
 80087f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80087fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008804:	e720      	b.n	8008648 <__adddf3+0x138>
 8008806:	bf00      	nop

08008808 <__aeabi_ul2d>:
 8008808:	ea50 0201 	orrs.w	r2, r0, r1
 800880c:	bf08      	it	eq
 800880e:	4770      	bxeq	lr
 8008810:	b530      	push	{r4, r5, lr}
 8008812:	f04f 0500 	mov.w	r5, #0
 8008816:	e00a      	b.n	800882e <__aeabi_l2d+0x16>

08008818 <__aeabi_l2d>:
 8008818:	ea50 0201 	orrs.w	r2, r0, r1
 800881c:	bf08      	it	eq
 800881e:	4770      	bxeq	lr
 8008820:	b530      	push	{r4, r5, lr}
 8008822:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8008826:	d502      	bpl.n	800882e <__aeabi_l2d+0x16>
 8008828:	4240      	negs	r0, r0
 800882a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800882e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008832:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008836:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800883a:	f43f aedc 	beq.w	80085f6 <__adddf3+0xe6>
 800883e:	f04f 0203 	mov.w	r2, #3
 8008842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008846:	bf18      	it	ne
 8008848:	3203      	addne	r2, #3
 800884a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800884e:	bf18      	it	ne
 8008850:	3203      	addne	r2, #3
 8008852:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8008856:	f1c2 0320 	rsb	r3, r2, #32
 800885a:	fa00 fc03 	lsl.w	ip, r0, r3
 800885e:	fa20 f002 	lsr.w	r0, r0, r2
 8008862:	fa01 fe03 	lsl.w	lr, r1, r3
 8008866:	ea40 000e 	orr.w	r0, r0, lr
 800886a:	fa21 f102 	lsr.w	r1, r1, r2
 800886e:	4414      	add	r4, r2
 8008870:	e6c1      	b.n	80085f6 <__adddf3+0xe6>
 8008872:	bf00      	nop

08008874 <__aeabi_dmul>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800887a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800887e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008882:	bf1d      	ittte	ne
 8008884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008888:	ea94 0f0c 	teqne	r4, ip
 800888c:	ea95 0f0c 	teqne	r5, ip
 8008890:	f000 f8de 	bleq	8008a50 <__aeabi_dmul+0x1dc>
 8008894:	442c      	add	r4, r5
 8008896:	ea81 0603 	eor.w	r6, r1, r3
 800889a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800889e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80088a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80088a6:	bf18      	it	ne
 80088a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80088ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80088b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088b4:	d038      	beq.n	8008928 <__aeabi_dmul+0xb4>
 80088b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80088ba:	f04f 0500 	mov.w	r5, #0
 80088be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80088c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80088c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80088ca:	f04f 0600 	mov.w	r6, #0
 80088ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80088d2:	f09c 0f00 	teq	ip, #0
 80088d6:	bf18      	it	ne
 80088d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80088dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80088e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80088e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80088e8:	d204      	bcs.n	80088f4 <__aeabi_dmul+0x80>
 80088ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80088ee:	416d      	adcs	r5, r5
 80088f0:	eb46 0606 	adc.w	r6, r6, r6
 80088f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80088f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80088fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8008900:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008904:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8008908:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800890c:	bf88      	it	hi
 800890e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008912:	d81e      	bhi.n	8008952 <__aeabi_dmul+0xde>
 8008914:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8008918:	bf08      	it	eq
 800891a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800891e:	f150 0000 	adcs.w	r0, r0, #0
 8008922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008926:	bd70      	pop	{r4, r5, r6, pc}
 8008928:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800892c:	ea46 0101 	orr.w	r1, r6, r1
 8008930:	ea40 0002 	orr.w	r0, r0, r2
 8008934:	ea81 0103 	eor.w	r1, r1, r3
 8008938:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800893c:	bfc2      	ittt	gt
 800893e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008946:	bd70      	popgt	{r4, r5, r6, pc}
 8008948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800894c:	f04f 0e00 	mov.w	lr, #0
 8008950:	3c01      	subs	r4, #1
 8008952:	f300 80ab 	bgt.w	8008aac <__aeabi_dmul+0x238>
 8008956:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800895a:	bfde      	ittt	le
 800895c:	2000      	movle	r0, #0
 800895e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008962:	bd70      	pople	{r4, r5, r6, pc}
 8008964:	f1c4 0400 	rsb	r4, r4, #0
 8008968:	3c20      	subs	r4, #32
 800896a:	da35      	bge.n	80089d8 <__aeabi_dmul+0x164>
 800896c:	340c      	adds	r4, #12
 800896e:	dc1b      	bgt.n	80089a8 <__aeabi_dmul+0x134>
 8008970:	f104 0414 	add.w	r4, r4, #20
 8008974:	f1c4 0520 	rsb	r5, r4, #32
 8008978:	fa00 f305 	lsl.w	r3, r0, r5
 800897c:	fa20 f004 	lsr.w	r0, r0, r4
 8008980:	fa01 f205 	lsl.w	r2, r1, r5
 8008984:	ea40 0002 	orr.w	r0, r0, r2
 8008988:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800898c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008990:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008994:	fa21 f604 	lsr.w	r6, r1, r4
 8008998:	eb42 0106 	adc.w	r1, r2, r6
 800899c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80089a0:	bf08      	it	eq
 80089a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80089a6:	bd70      	pop	{r4, r5, r6, pc}
 80089a8:	f1c4 040c 	rsb	r4, r4, #12
 80089ac:	f1c4 0520 	rsb	r5, r4, #32
 80089b0:	fa00 f304 	lsl.w	r3, r0, r4
 80089b4:	fa20 f005 	lsr.w	r0, r0, r5
 80089b8:	fa01 f204 	lsl.w	r2, r1, r4
 80089bc:	ea40 0002 	orr.w	r0, r0, r2
 80089c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80089c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80089c8:	f141 0100 	adc.w	r1, r1, #0
 80089cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80089d0:	bf08      	it	eq
 80089d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80089d6:	bd70      	pop	{r4, r5, r6, pc}
 80089d8:	f1c4 0520 	rsb	r5, r4, #32
 80089dc:	fa00 f205 	lsl.w	r2, r0, r5
 80089e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80089e4:	fa20 f304 	lsr.w	r3, r0, r4
 80089e8:	fa01 f205 	lsl.w	r2, r1, r5
 80089ec:	ea43 0302 	orr.w	r3, r3, r2
 80089f0:	fa21 f004 	lsr.w	r0, r1, r4
 80089f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80089f8:	fa21 f204 	lsr.w	r2, r1, r4
 80089fc:	ea20 0002 	bic.w	r0, r0, r2
 8008a00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008a04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008a08:	bf08      	it	eq
 8008a0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008a0e:	bd70      	pop	{r4, r5, r6, pc}
 8008a10:	f094 0f00 	teq	r4, #0
 8008a14:	d10f      	bne.n	8008a36 <__aeabi_dmul+0x1c2>
 8008a16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8008a1a:	0040      	lsls	r0, r0, #1
 8008a1c:	eb41 0101 	adc.w	r1, r1, r1
 8008a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008a24:	bf08      	it	eq
 8008a26:	3c01      	subeq	r4, #1
 8008a28:	d0f7      	beq.n	8008a1a <__aeabi_dmul+0x1a6>
 8008a2a:	ea41 0106 	orr.w	r1, r1, r6
 8008a2e:	f095 0f00 	teq	r5, #0
 8008a32:	bf18      	it	ne
 8008a34:	4770      	bxne	lr
 8008a36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8008a3a:	0052      	lsls	r2, r2, #1
 8008a3c:	eb43 0303 	adc.w	r3, r3, r3
 8008a40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008a44:	bf08      	it	eq
 8008a46:	3d01      	subeq	r5, #1
 8008a48:	d0f7      	beq.n	8008a3a <__aeabi_dmul+0x1c6>
 8008a4a:	ea43 0306 	orr.w	r3, r3, r6
 8008a4e:	4770      	bx	lr
 8008a50:	ea94 0f0c 	teq	r4, ip
 8008a54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008a58:	bf18      	it	ne
 8008a5a:	ea95 0f0c 	teqne	r5, ip
 8008a5e:	d00c      	beq.n	8008a7a <__aeabi_dmul+0x206>
 8008a60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008a64:	bf18      	it	ne
 8008a66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008a6a:	d1d1      	bne.n	8008a10 <__aeabi_dmul+0x19c>
 8008a6c:	ea81 0103 	eor.w	r1, r1, r3
 8008a70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008a74:	f04f 0000 	mov.w	r0, #0
 8008a78:	bd70      	pop	{r4, r5, r6, pc}
 8008a7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008a7e:	bf06      	itte	eq
 8008a80:	4610      	moveq	r0, r2
 8008a82:	4619      	moveq	r1, r3
 8008a84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008a88:	d019      	beq.n	8008abe <__aeabi_dmul+0x24a>
 8008a8a:	ea94 0f0c 	teq	r4, ip
 8008a8e:	d102      	bne.n	8008a96 <__aeabi_dmul+0x222>
 8008a90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008a94:	d113      	bne.n	8008abe <__aeabi_dmul+0x24a>
 8008a96:	ea95 0f0c 	teq	r5, ip
 8008a9a:	d105      	bne.n	8008aa8 <__aeabi_dmul+0x234>
 8008a9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008aa0:	bf1c      	itt	ne
 8008aa2:	4610      	movne	r0, r2
 8008aa4:	4619      	movne	r1, r3
 8008aa6:	d10a      	bne.n	8008abe <__aeabi_dmul+0x24a>
 8008aa8:	ea81 0103 	eor.w	r1, r1, r3
 8008aac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008ab0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008ab4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008ab8:	f04f 0000 	mov.w	r0, #0
 8008abc:	bd70      	pop	{r4, r5, r6, pc}
 8008abe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008ac2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8008ac6:	bd70      	pop	{r4, r5, r6, pc}

08008ac8 <__aeabi_ddiv>:
 8008ac8:	b570      	push	{r4, r5, r6, lr}
 8008aca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8008ace:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008ad2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008ad6:	bf1d      	ittte	ne
 8008ad8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008adc:	ea94 0f0c 	teqne	r4, ip
 8008ae0:	ea95 0f0c 	teqne	r5, ip
 8008ae4:	f000 f8a7 	bleq	8008c36 <__aeabi_ddiv+0x16e>
 8008ae8:	eba4 0405 	sub.w	r4, r4, r5
 8008aec:	ea81 0e03 	eor.w	lr, r1, r3
 8008af0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008af4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008af8:	f000 8088 	beq.w	8008c0c <__aeabi_ddiv+0x144>
 8008afc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008b00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8008b04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8008b08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008b0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008b10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008b14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8008b18:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008b1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008b20:	429d      	cmp	r5, r3
 8008b22:	bf08      	it	eq
 8008b24:	4296      	cmpeq	r6, r2
 8008b26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8008b2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008b2e:	d202      	bcs.n	8008b36 <__aeabi_ddiv+0x6e>
 8008b30:	085b      	lsrs	r3, r3, #1
 8008b32:	ea4f 0232 	mov.w	r2, r2, rrx
 8008b36:	1ab6      	subs	r6, r6, r2
 8008b38:	eb65 0503 	sbc.w	r5, r5, r3
 8008b3c:	085b      	lsrs	r3, r3, #1
 8008b3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008b42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008b46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8008b4a:	ebb6 0e02 	subs.w	lr, r6, r2
 8008b4e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008b52:	bf22      	ittt	cs
 8008b54:	1ab6      	subcs	r6, r6, r2
 8008b56:	4675      	movcs	r5, lr
 8008b58:	ea40 000c 	orrcs.w	r0, r0, ip
 8008b5c:	085b      	lsrs	r3, r3, #1
 8008b5e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008b62:	ebb6 0e02 	subs.w	lr, r6, r2
 8008b66:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008b6a:	bf22      	ittt	cs
 8008b6c:	1ab6      	subcs	r6, r6, r2
 8008b6e:	4675      	movcs	r5, lr
 8008b70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008b74:	085b      	lsrs	r3, r3, #1
 8008b76:	ea4f 0232 	mov.w	r2, r2, rrx
 8008b7a:	ebb6 0e02 	subs.w	lr, r6, r2
 8008b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008b82:	bf22      	ittt	cs
 8008b84:	1ab6      	subcs	r6, r6, r2
 8008b86:	4675      	movcs	r5, lr
 8008b88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008b8c:	085b      	lsrs	r3, r3, #1
 8008b8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008b92:	ebb6 0e02 	subs.w	lr, r6, r2
 8008b96:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008b9a:	bf22      	ittt	cs
 8008b9c:	1ab6      	subcs	r6, r6, r2
 8008b9e:	4675      	movcs	r5, lr
 8008ba0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008ba4:	ea55 0e06 	orrs.w	lr, r5, r6
 8008ba8:	d018      	beq.n	8008bdc <__aeabi_ddiv+0x114>
 8008baa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8008bae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8008bb2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8008bb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008bba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8008bbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008bc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8008bc6:	d1c0      	bne.n	8008b4a <__aeabi_ddiv+0x82>
 8008bc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008bcc:	d10b      	bne.n	8008be6 <__aeabi_ddiv+0x11e>
 8008bce:	ea41 0100 	orr.w	r1, r1, r0
 8008bd2:	f04f 0000 	mov.w	r0, #0
 8008bd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8008bda:	e7b6      	b.n	8008b4a <__aeabi_ddiv+0x82>
 8008bdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008be0:	bf04      	itt	eq
 8008be2:	4301      	orreq	r1, r0
 8008be4:	2000      	moveq	r0, #0
 8008be6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008bea:	bf88      	it	hi
 8008bec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008bf0:	f63f aeaf 	bhi.w	8008952 <__aeabi_dmul+0xde>
 8008bf4:	ebb5 0c03 	subs.w	ip, r5, r3
 8008bf8:	bf04      	itt	eq
 8008bfa:	ebb6 0c02 	subseq.w	ip, r6, r2
 8008bfe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008c02:	f150 0000 	adcs.w	r0, r0, #0
 8008c06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008c0a:	bd70      	pop	{r4, r5, r6, pc}
 8008c0c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008c10:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008c14:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008c18:	bfc2      	ittt	gt
 8008c1a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008c1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008c22:	bd70      	popgt	{r4, r5, r6, pc}
 8008c24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008c28:	f04f 0e00 	mov.w	lr, #0
 8008c2c:	3c01      	subs	r4, #1
 8008c2e:	e690      	b.n	8008952 <__aeabi_dmul+0xde>
 8008c30:	ea45 0e06 	orr.w	lr, r5, r6
 8008c34:	e68d      	b.n	8008952 <__aeabi_dmul+0xde>
 8008c36:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008c3a:	ea94 0f0c 	teq	r4, ip
 8008c3e:	bf08      	it	eq
 8008c40:	ea95 0f0c 	teqeq	r5, ip
 8008c44:	f43f af3b 	beq.w	8008abe <__aeabi_dmul+0x24a>
 8008c48:	ea94 0f0c 	teq	r4, ip
 8008c4c:	d10a      	bne.n	8008c64 <__aeabi_ddiv+0x19c>
 8008c4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008c52:	f47f af34 	bne.w	8008abe <__aeabi_dmul+0x24a>
 8008c56:	ea95 0f0c 	teq	r5, ip
 8008c5a:	f47f af25 	bne.w	8008aa8 <__aeabi_dmul+0x234>
 8008c5e:	4610      	mov	r0, r2
 8008c60:	4619      	mov	r1, r3
 8008c62:	e72c      	b.n	8008abe <__aeabi_dmul+0x24a>
 8008c64:	ea95 0f0c 	teq	r5, ip
 8008c68:	d106      	bne.n	8008c78 <__aeabi_ddiv+0x1b0>
 8008c6a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008c6e:	f43f aefd 	beq.w	8008a6c <__aeabi_dmul+0x1f8>
 8008c72:	4610      	mov	r0, r2
 8008c74:	4619      	mov	r1, r3
 8008c76:	e722      	b.n	8008abe <__aeabi_dmul+0x24a>
 8008c78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008c7c:	bf18      	it	ne
 8008c7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008c82:	f47f aec5 	bne.w	8008a10 <__aeabi_dmul+0x19c>
 8008c86:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008c8a:	f47f af0d 	bne.w	8008aa8 <__aeabi_dmul+0x234>
 8008c8e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008c92:	f47f aeeb 	bne.w	8008a6c <__aeabi_dmul+0x1f8>
 8008c96:	e712      	b.n	8008abe <__aeabi_dmul+0x24a>

08008c98 <__gedf2>:
 8008c98:	f04f 3cff 	mov.w	ip, #4294967295
 8008c9c:	e006      	b.n	8008cac <__cmpdf2+0x4>
 8008c9e:	bf00      	nop

08008ca0 <__ledf2>:
 8008ca0:	f04f 0c01 	mov.w	ip, #1
 8008ca4:	e002      	b.n	8008cac <__cmpdf2+0x4>
 8008ca6:	bf00      	nop

08008ca8 <__cmpdf2>:
 8008ca8:	f04f 0c01 	mov.w	ip, #1
 8008cac:	f84d cd04 	str.w	ip, [sp, #-4]!
 8008cb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008cb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008cb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008cbc:	bf18      	it	ne
 8008cbe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8008cc2:	d01b      	beq.n	8008cfc <__cmpdf2+0x54>
 8008cc4:	b001      	add	sp, #4
 8008cc6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008cca:	bf0c      	ite	eq
 8008ccc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8008cd0:	ea91 0f03 	teqne	r1, r3
 8008cd4:	bf02      	ittt	eq
 8008cd6:	ea90 0f02 	teqeq	r0, r2
 8008cda:	2000      	moveq	r0, #0
 8008cdc:	4770      	bxeq	lr
 8008cde:	f110 0f00 	cmn.w	r0, #0
 8008ce2:	ea91 0f03 	teq	r1, r3
 8008ce6:	bf58      	it	pl
 8008ce8:	4299      	cmppl	r1, r3
 8008cea:	bf08      	it	eq
 8008cec:	4290      	cmpeq	r0, r2
 8008cee:	bf2c      	ite	cs
 8008cf0:	17d8      	asrcs	r0, r3, #31
 8008cf2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008cf6:	f040 0001 	orr.w	r0, r0, #1
 8008cfa:	4770      	bx	lr
 8008cfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008d00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008d04:	d102      	bne.n	8008d0c <__cmpdf2+0x64>
 8008d06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008d0a:	d107      	bne.n	8008d1c <__cmpdf2+0x74>
 8008d0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008d10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008d14:	d1d6      	bne.n	8008cc4 <__cmpdf2+0x1c>
 8008d16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008d1a:	d0d3      	beq.n	8008cc4 <__cmpdf2+0x1c>
 8008d1c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop

08008d24 <__aeabi_cdrcmple>:
 8008d24:	4684      	mov	ip, r0
 8008d26:	4610      	mov	r0, r2
 8008d28:	4662      	mov	r2, ip
 8008d2a:	468c      	mov	ip, r1
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	4663      	mov	r3, ip
 8008d30:	e000      	b.n	8008d34 <__aeabi_cdcmpeq>
 8008d32:	bf00      	nop

08008d34 <__aeabi_cdcmpeq>:
 8008d34:	b501      	push	{r0, lr}
 8008d36:	f7ff ffb7 	bl	8008ca8 <__cmpdf2>
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	bf48      	it	mi
 8008d3e:	f110 0f00 	cmnmi.w	r0, #0
 8008d42:	bd01      	pop	{r0, pc}

08008d44 <__aeabi_dcmpeq>:
 8008d44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008d48:	f7ff fff4 	bl	8008d34 <__aeabi_cdcmpeq>
 8008d4c:	bf0c      	ite	eq
 8008d4e:	2001      	moveq	r0, #1
 8008d50:	2000      	movne	r0, #0
 8008d52:	f85d fb08 	ldr.w	pc, [sp], #8
 8008d56:	bf00      	nop

08008d58 <__aeabi_dcmplt>:
 8008d58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008d5c:	f7ff ffea 	bl	8008d34 <__aeabi_cdcmpeq>
 8008d60:	bf34      	ite	cc
 8008d62:	2001      	movcc	r0, #1
 8008d64:	2000      	movcs	r0, #0
 8008d66:	f85d fb08 	ldr.w	pc, [sp], #8
 8008d6a:	bf00      	nop

08008d6c <__aeabi_dcmple>:
 8008d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008d70:	f7ff ffe0 	bl	8008d34 <__aeabi_cdcmpeq>
 8008d74:	bf94      	ite	ls
 8008d76:	2001      	movls	r0, #1
 8008d78:	2000      	movhi	r0, #0
 8008d7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8008d7e:	bf00      	nop

08008d80 <__aeabi_dcmpge>:
 8008d80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008d84:	f7ff ffce 	bl	8008d24 <__aeabi_cdrcmple>
 8008d88:	bf94      	ite	ls
 8008d8a:	2001      	movls	r0, #1
 8008d8c:	2000      	movhi	r0, #0
 8008d8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008d92:	bf00      	nop

08008d94 <__aeabi_dcmpgt>:
 8008d94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008d98:	f7ff ffc4 	bl	8008d24 <__aeabi_cdrcmple>
 8008d9c:	bf34      	ite	cc
 8008d9e:	2001      	movcc	r0, #1
 8008da0:	2000      	movcs	r0, #0
 8008da2:	f85d fb08 	ldr.w	pc, [sp], #8
 8008da6:	bf00      	nop

08008da8 <__aeabi_dcmpun>:
 8008da8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008dac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008db0:	d102      	bne.n	8008db8 <__aeabi_dcmpun+0x10>
 8008db2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008db6:	d10a      	bne.n	8008dce <__aeabi_dcmpun+0x26>
 8008db8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008dbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008dc0:	d102      	bne.n	8008dc8 <__aeabi_dcmpun+0x20>
 8008dc2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008dc6:	d102      	bne.n	8008dce <__aeabi_dcmpun+0x26>
 8008dc8:	f04f 0000 	mov.w	r0, #0
 8008dcc:	4770      	bx	lr
 8008dce:	f04f 0001 	mov.w	r0, #1
 8008dd2:	4770      	bx	lr

08008dd4 <__aeabi_d2iz>:
 8008dd4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008dd8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008ddc:	d215      	bcs.n	8008e0a <__aeabi_d2iz+0x36>
 8008dde:	d511      	bpl.n	8008e04 <__aeabi_d2iz+0x30>
 8008de0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008de4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008de8:	d912      	bls.n	8008e10 <__aeabi_d2iz+0x3c>
 8008dea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008dee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008df2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008dfa:	fa23 f002 	lsr.w	r0, r3, r2
 8008dfe:	bf18      	it	ne
 8008e00:	4240      	negne	r0, r0
 8008e02:	4770      	bx	lr
 8008e04:	f04f 0000 	mov.w	r0, #0
 8008e08:	4770      	bx	lr
 8008e0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008e0e:	d105      	bne.n	8008e1c <__aeabi_d2iz+0x48>
 8008e10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008e14:	bf08      	it	eq
 8008e16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008e1a:	4770      	bx	lr
 8008e1c:	f04f 0000 	mov.w	r0, #0
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop

08008e24 <__aeabi_d2f>:
 8008e24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008e28:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008e2c:	bf24      	itt	cs
 8008e2e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008e32:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008e36:	d90d      	bls.n	8008e54 <__aeabi_d2f+0x30>
 8008e38:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008e3c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008e40:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008e44:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008e48:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008e4c:	bf08      	it	eq
 8008e4e:	f020 0001 	biceq.w	r0, r0, #1
 8008e52:	4770      	bx	lr
 8008e54:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008e58:	d121      	bne.n	8008e9e <__aeabi_d2f+0x7a>
 8008e5a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008e5e:	bfbc      	itt	lt
 8008e60:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008e64:	4770      	bxlt	lr
 8008e66:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008e6a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008e6e:	f1c2 0218 	rsb	r2, r2, #24
 8008e72:	f1c2 0c20 	rsb	ip, r2, #32
 8008e76:	fa10 f30c 	lsls.w	r3, r0, ip
 8008e7a:	fa20 f002 	lsr.w	r0, r0, r2
 8008e7e:	bf18      	it	ne
 8008e80:	f040 0001 	orrne.w	r0, r0, #1
 8008e84:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008e88:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008e8c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008e90:	ea40 000c 	orr.w	r0, r0, ip
 8008e94:	fa23 f302 	lsr.w	r3, r3, r2
 8008e98:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008e9c:	e7cc      	b.n	8008e38 <__aeabi_d2f+0x14>
 8008e9e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ea2:	d107      	bne.n	8008eb4 <__aeabi_d2f+0x90>
 8008ea4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008ea8:	bf1e      	ittt	ne
 8008eaa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008eae:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008eb2:	4770      	bxne	lr
 8008eb4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008eb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008ebc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008ec0:	4770      	bx	lr
 8008ec2:	bf00      	nop

08008ec4 <__aeabi_uldivmod>:
 8008ec4:	b953      	cbnz	r3, 8008edc <__aeabi_uldivmod+0x18>
 8008ec6:	b94a      	cbnz	r2, 8008edc <__aeabi_uldivmod+0x18>
 8008ec8:	2900      	cmp	r1, #0
 8008eca:	bf08      	it	eq
 8008ecc:	2800      	cmpeq	r0, #0
 8008ece:	bf1c      	itt	ne
 8008ed0:	f04f 31ff 	movne.w	r1, #4294967295
 8008ed4:	f04f 30ff 	movne.w	r0, #4294967295
 8008ed8:	f001 b8ec 	b.w	800a0b4 <__aeabi_idiv0>
 8008edc:	f1ad 0c08 	sub.w	ip, sp, #8
 8008ee0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ee4:	f000 f806 	bl	8008ef4 <__udivmoddi4>
 8008ee8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ef0:	b004      	add	sp, #16
 8008ef2:	4770      	bx	lr

08008ef4 <__udivmoddi4>:
 8008ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef8:	468c      	mov	ip, r1
 8008efa:	460e      	mov	r6, r1
 8008efc:	4604      	mov	r4, r0
 8008efe:	9d08      	ldr	r5, [sp, #32]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d150      	bne.n	8008fa6 <__udivmoddi4+0xb2>
 8008f04:	428a      	cmp	r2, r1
 8008f06:	4617      	mov	r7, r2
 8008f08:	d96c      	bls.n	8008fe4 <__udivmoddi4+0xf0>
 8008f0a:	fab2 fe82 	clz	lr, r2
 8008f0e:	f1be 0f00 	cmp.w	lr, #0
 8008f12:	d00b      	beq.n	8008f2c <__udivmoddi4+0x38>
 8008f14:	f1ce 0420 	rsb	r4, lr, #32
 8008f18:	fa20 f404 	lsr.w	r4, r0, r4
 8008f1c:	fa01 f60e 	lsl.w	r6, r1, lr
 8008f20:	ea44 0c06 	orr.w	ip, r4, r6
 8008f24:	fa02 f70e 	lsl.w	r7, r2, lr
 8008f28:	fa00 f40e 	lsl.w	r4, r0, lr
 8008f2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8008f30:	0c22      	lsrs	r2, r4, #16
 8008f32:	fbbc f0f9 	udiv	r0, ip, r9
 8008f36:	fa1f f887 	uxth.w	r8, r7
 8008f3a:	fb09 c610 	mls	r6, r9, r0, ip
 8008f3e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8008f42:	fb00 f308 	mul.w	r3, r0, r8
 8008f46:	42b3      	cmp	r3, r6
 8008f48:	d909      	bls.n	8008f5e <__udivmoddi4+0x6a>
 8008f4a:	19f6      	adds	r6, r6, r7
 8008f4c:	f100 32ff 	add.w	r2, r0, #4294967295
 8008f50:	f080 8122 	bcs.w	8009198 <__udivmoddi4+0x2a4>
 8008f54:	42b3      	cmp	r3, r6
 8008f56:	f240 811f 	bls.w	8009198 <__udivmoddi4+0x2a4>
 8008f5a:	3802      	subs	r0, #2
 8008f5c:	443e      	add	r6, r7
 8008f5e:	1af6      	subs	r6, r6, r3
 8008f60:	b2a2      	uxth	r2, r4
 8008f62:	fbb6 f3f9 	udiv	r3, r6, r9
 8008f66:	fb09 6613 	mls	r6, r9, r3, r6
 8008f6a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8008f6e:	fb03 f808 	mul.w	r8, r3, r8
 8008f72:	45a0      	cmp	r8, r4
 8008f74:	d909      	bls.n	8008f8a <__udivmoddi4+0x96>
 8008f76:	19e4      	adds	r4, r4, r7
 8008f78:	f103 32ff 	add.w	r2, r3, #4294967295
 8008f7c:	f080 810a 	bcs.w	8009194 <__udivmoddi4+0x2a0>
 8008f80:	45a0      	cmp	r8, r4
 8008f82:	f240 8107 	bls.w	8009194 <__udivmoddi4+0x2a0>
 8008f86:	3b02      	subs	r3, #2
 8008f88:	443c      	add	r4, r7
 8008f8a:	ebc8 0404 	rsb	r4, r8, r4
 8008f8e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008f92:	2100      	movs	r1, #0
 8008f94:	2d00      	cmp	r5, #0
 8008f96:	d062      	beq.n	800905e <__udivmoddi4+0x16a>
 8008f98:	fa24 f40e 	lsr.w	r4, r4, lr
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	602c      	str	r4, [r5, #0]
 8008fa0:	606b      	str	r3, [r5, #4]
 8008fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fa6:	428b      	cmp	r3, r1
 8008fa8:	d907      	bls.n	8008fba <__udivmoddi4+0xc6>
 8008faa:	2d00      	cmp	r5, #0
 8008fac:	d055      	beq.n	800905a <__udivmoddi4+0x166>
 8008fae:	2100      	movs	r1, #0
 8008fb0:	e885 0041 	stmia.w	r5, {r0, r6}
 8008fb4:	4608      	mov	r0, r1
 8008fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fba:	fab3 f183 	clz	r1, r3
 8008fbe:	2900      	cmp	r1, #0
 8008fc0:	f040 8090 	bne.w	80090e4 <__udivmoddi4+0x1f0>
 8008fc4:	42b3      	cmp	r3, r6
 8008fc6:	d302      	bcc.n	8008fce <__udivmoddi4+0xda>
 8008fc8:	4282      	cmp	r2, r0
 8008fca:	f200 80f8 	bhi.w	80091be <__udivmoddi4+0x2ca>
 8008fce:	1a84      	subs	r4, r0, r2
 8008fd0:	eb66 0603 	sbc.w	r6, r6, r3
 8008fd4:	2001      	movs	r0, #1
 8008fd6:	46b4      	mov	ip, r6
 8008fd8:	2d00      	cmp	r5, #0
 8008fda:	d040      	beq.n	800905e <__udivmoddi4+0x16a>
 8008fdc:	e885 1010 	stmia.w	r5, {r4, ip}
 8008fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fe4:	b912      	cbnz	r2, 8008fec <__udivmoddi4+0xf8>
 8008fe6:	2701      	movs	r7, #1
 8008fe8:	fbb7 f7f2 	udiv	r7, r7, r2
 8008fec:	fab7 fe87 	clz	lr, r7
 8008ff0:	f1be 0f00 	cmp.w	lr, #0
 8008ff4:	d135      	bne.n	8009062 <__udivmoddi4+0x16e>
 8008ff6:	1bf3      	subs	r3, r6, r7
 8008ff8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8008ffc:	fa1f fc87 	uxth.w	ip, r7
 8009000:	2101      	movs	r1, #1
 8009002:	fbb3 f0f8 	udiv	r0, r3, r8
 8009006:	0c22      	lsrs	r2, r4, #16
 8009008:	fb08 3610 	mls	r6, r8, r0, r3
 800900c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8009010:	fb0c f300 	mul.w	r3, ip, r0
 8009014:	42b3      	cmp	r3, r6
 8009016:	d907      	bls.n	8009028 <__udivmoddi4+0x134>
 8009018:	19f6      	adds	r6, r6, r7
 800901a:	f100 32ff 	add.w	r2, r0, #4294967295
 800901e:	d202      	bcs.n	8009026 <__udivmoddi4+0x132>
 8009020:	42b3      	cmp	r3, r6
 8009022:	f200 80ce 	bhi.w	80091c2 <__udivmoddi4+0x2ce>
 8009026:	4610      	mov	r0, r2
 8009028:	1af6      	subs	r6, r6, r3
 800902a:	b2a2      	uxth	r2, r4
 800902c:	fbb6 f3f8 	udiv	r3, r6, r8
 8009030:	fb08 6613 	mls	r6, r8, r3, r6
 8009034:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8009038:	fb0c fc03 	mul.w	ip, ip, r3
 800903c:	45a4      	cmp	ip, r4
 800903e:	d907      	bls.n	8009050 <__udivmoddi4+0x15c>
 8009040:	19e4      	adds	r4, r4, r7
 8009042:	f103 32ff 	add.w	r2, r3, #4294967295
 8009046:	d202      	bcs.n	800904e <__udivmoddi4+0x15a>
 8009048:	45a4      	cmp	ip, r4
 800904a:	f200 80b5 	bhi.w	80091b8 <__udivmoddi4+0x2c4>
 800904e:	4613      	mov	r3, r2
 8009050:	ebcc 0404 	rsb	r4, ip, r4
 8009054:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8009058:	e79c      	b.n	8008f94 <__udivmoddi4+0xa0>
 800905a:	4629      	mov	r1, r5
 800905c:	4628      	mov	r0, r5
 800905e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009062:	f1ce 0120 	rsb	r1, lr, #32
 8009066:	fa06 f30e 	lsl.w	r3, r6, lr
 800906a:	fa07 f70e 	lsl.w	r7, r7, lr
 800906e:	fa20 f901 	lsr.w	r9, r0, r1
 8009072:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8009076:	40ce      	lsrs	r6, r1
 8009078:	ea49 0903 	orr.w	r9, r9, r3
 800907c:	fbb6 faf8 	udiv	sl, r6, r8
 8009080:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8009084:	fb08 661a 	mls	r6, r8, sl, r6
 8009088:	fa1f fc87 	uxth.w	ip, r7
 800908c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8009090:	fb0a f20c 	mul.w	r2, sl, ip
 8009094:	429a      	cmp	r2, r3
 8009096:	fa00 f40e 	lsl.w	r4, r0, lr
 800909a:	d90a      	bls.n	80090b2 <__udivmoddi4+0x1be>
 800909c:	19db      	adds	r3, r3, r7
 800909e:	f10a 31ff 	add.w	r1, sl, #4294967295
 80090a2:	f080 8087 	bcs.w	80091b4 <__udivmoddi4+0x2c0>
 80090a6:	429a      	cmp	r2, r3
 80090a8:	f240 8084 	bls.w	80091b4 <__udivmoddi4+0x2c0>
 80090ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80090b0:	443b      	add	r3, r7
 80090b2:	1a9b      	subs	r3, r3, r2
 80090b4:	fa1f f989 	uxth.w	r9, r9
 80090b8:	fbb3 f1f8 	udiv	r1, r3, r8
 80090bc:	fb08 3311 	mls	r3, r8, r1, r3
 80090c0:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 80090c4:	fb01 f60c 	mul.w	r6, r1, ip
 80090c8:	429e      	cmp	r6, r3
 80090ca:	d907      	bls.n	80090dc <__udivmoddi4+0x1e8>
 80090cc:	19db      	adds	r3, r3, r7
 80090ce:	f101 32ff 	add.w	r2, r1, #4294967295
 80090d2:	d26b      	bcs.n	80091ac <__udivmoddi4+0x2b8>
 80090d4:	429e      	cmp	r6, r3
 80090d6:	d969      	bls.n	80091ac <__udivmoddi4+0x2b8>
 80090d8:	3902      	subs	r1, #2
 80090da:	443b      	add	r3, r7
 80090dc:	1b9b      	subs	r3, r3, r6
 80090de:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80090e2:	e78e      	b.n	8009002 <__udivmoddi4+0x10e>
 80090e4:	f1c1 0e20 	rsb	lr, r1, #32
 80090e8:	fa22 f40e 	lsr.w	r4, r2, lr
 80090ec:	408b      	lsls	r3, r1
 80090ee:	4323      	orrs	r3, r4
 80090f0:	fa20 f70e 	lsr.w	r7, r0, lr
 80090f4:	fa06 f401 	lsl.w	r4, r6, r1
 80090f8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80090fc:	fa26 f60e 	lsr.w	r6, r6, lr
 8009100:	433c      	orrs	r4, r7
 8009102:	fbb6 f9fc 	udiv	r9, r6, ip
 8009106:	0c27      	lsrs	r7, r4, #16
 8009108:	fb0c 6619 	mls	r6, ip, r9, r6
 800910c:	fa1f f883 	uxth.w	r8, r3
 8009110:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8009114:	fb09 f708 	mul.w	r7, r9, r8
 8009118:	42b7      	cmp	r7, r6
 800911a:	fa02 f201 	lsl.w	r2, r2, r1
 800911e:	fa00 fa01 	lsl.w	sl, r0, r1
 8009122:	d908      	bls.n	8009136 <__udivmoddi4+0x242>
 8009124:	18f6      	adds	r6, r6, r3
 8009126:	f109 30ff 	add.w	r0, r9, #4294967295
 800912a:	d241      	bcs.n	80091b0 <__udivmoddi4+0x2bc>
 800912c:	42b7      	cmp	r7, r6
 800912e:	d93f      	bls.n	80091b0 <__udivmoddi4+0x2bc>
 8009130:	f1a9 0902 	sub.w	r9, r9, #2
 8009134:	441e      	add	r6, r3
 8009136:	1bf6      	subs	r6, r6, r7
 8009138:	b2a0      	uxth	r0, r4
 800913a:	fbb6 f4fc 	udiv	r4, r6, ip
 800913e:	fb0c 6614 	mls	r6, ip, r4, r6
 8009142:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8009146:	fb04 f808 	mul.w	r8, r4, r8
 800914a:	45b8      	cmp	r8, r7
 800914c:	d907      	bls.n	800915e <__udivmoddi4+0x26a>
 800914e:	18ff      	adds	r7, r7, r3
 8009150:	f104 30ff 	add.w	r0, r4, #4294967295
 8009154:	d228      	bcs.n	80091a8 <__udivmoddi4+0x2b4>
 8009156:	45b8      	cmp	r8, r7
 8009158:	d926      	bls.n	80091a8 <__udivmoddi4+0x2b4>
 800915a:	3c02      	subs	r4, #2
 800915c:	441f      	add	r7, r3
 800915e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8009162:	ebc8 0707 	rsb	r7, r8, r7
 8009166:	fba0 8902 	umull	r8, r9, r0, r2
 800916a:	454f      	cmp	r7, r9
 800916c:	4644      	mov	r4, r8
 800916e:	464e      	mov	r6, r9
 8009170:	d314      	bcc.n	800919c <__udivmoddi4+0x2a8>
 8009172:	d029      	beq.n	80091c8 <__udivmoddi4+0x2d4>
 8009174:	b365      	cbz	r5, 80091d0 <__udivmoddi4+0x2dc>
 8009176:	ebba 0304 	subs.w	r3, sl, r4
 800917a:	eb67 0706 	sbc.w	r7, r7, r6
 800917e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8009182:	40cb      	lsrs	r3, r1
 8009184:	40cf      	lsrs	r7, r1
 8009186:	ea4e 0303 	orr.w	r3, lr, r3
 800918a:	e885 0088 	stmia.w	r5, {r3, r7}
 800918e:	2100      	movs	r1, #0
 8009190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009194:	4613      	mov	r3, r2
 8009196:	e6f8      	b.n	8008f8a <__udivmoddi4+0x96>
 8009198:	4610      	mov	r0, r2
 800919a:	e6e0      	b.n	8008f5e <__udivmoddi4+0x6a>
 800919c:	ebb8 0402 	subs.w	r4, r8, r2
 80091a0:	eb69 0603 	sbc.w	r6, r9, r3
 80091a4:	3801      	subs	r0, #1
 80091a6:	e7e5      	b.n	8009174 <__udivmoddi4+0x280>
 80091a8:	4604      	mov	r4, r0
 80091aa:	e7d8      	b.n	800915e <__udivmoddi4+0x26a>
 80091ac:	4611      	mov	r1, r2
 80091ae:	e795      	b.n	80090dc <__udivmoddi4+0x1e8>
 80091b0:	4681      	mov	r9, r0
 80091b2:	e7c0      	b.n	8009136 <__udivmoddi4+0x242>
 80091b4:	468a      	mov	sl, r1
 80091b6:	e77c      	b.n	80090b2 <__udivmoddi4+0x1be>
 80091b8:	3b02      	subs	r3, #2
 80091ba:	443c      	add	r4, r7
 80091bc:	e748      	b.n	8009050 <__udivmoddi4+0x15c>
 80091be:	4608      	mov	r0, r1
 80091c0:	e70a      	b.n	8008fd8 <__udivmoddi4+0xe4>
 80091c2:	3802      	subs	r0, #2
 80091c4:	443e      	add	r6, r7
 80091c6:	e72f      	b.n	8009028 <__udivmoddi4+0x134>
 80091c8:	45c2      	cmp	sl, r8
 80091ca:	d3e7      	bcc.n	800919c <__udivmoddi4+0x2a8>
 80091cc:	463e      	mov	r6, r7
 80091ce:	e7d1      	b.n	8009174 <__udivmoddi4+0x280>
 80091d0:	4629      	mov	r1, r5
 80091d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d6:	bf00      	nop

080091d8 <selfrel_offset31>:
 80091d8:	6803      	ldr	r3, [r0, #0]
 80091da:	005a      	lsls	r2, r3, #1
 80091dc:	bf4c      	ite	mi
 80091de:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80091e2:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80091e6:	4418      	add	r0, r3
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop

080091ec <search_EIT_table>:
 80091ec:	b361      	cbz	r1, 8009248 <search_EIT_table+0x5c>
 80091ee:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f2:	f101 3aff 	add.w	sl, r1, #4294967295
 80091f6:	4690      	mov	r8, r2
 80091f8:	4606      	mov	r6, r0
 80091fa:	46d1      	mov	r9, sl
 80091fc:	2700      	movs	r7, #0
 80091fe:	eb07 0409 	add.w	r4, r7, r9
 8009202:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8009206:	1064      	asrs	r4, r4, #1
 8009208:	00e5      	lsls	r5, r4, #3
 800920a:	1971      	adds	r1, r6, r5
 800920c:	4608      	mov	r0, r1
 800920e:	f7ff ffe3 	bl	80091d8 <selfrel_offset31>
 8009212:	45a2      	cmp	sl, r4
 8009214:	4683      	mov	fp, r0
 8009216:	f105 0008 	add.w	r0, r5, #8
 800921a:	4430      	add	r0, r6
 800921c:	d009      	beq.n	8009232 <search_EIT_table+0x46>
 800921e:	f7ff ffdb 	bl	80091d8 <selfrel_offset31>
 8009222:	45c3      	cmp	fp, r8
 8009224:	f100 30ff 	add.w	r0, r0, #4294967295
 8009228:	d805      	bhi.n	8009236 <search_EIT_table+0x4a>
 800922a:	4540      	cmp	r0, r8
 800922c:	d209      	bcs.n	8009242 <search_EIT_table+0x56>
 800922e:	1c67      	adds	r7, r4, #1
 8009230:	e7e5      	b.n	80091fe <search_EIT_table+0x12>
 8009232:	45c3      	cmp	fp, r8
 8009234:	d905      	bls.n	8009242 <search_EIT_table+0x56>
 8009236:	42a7      	cmp	r7, r4
 8009238:	d002      	beq.n	8009240 <search_EIT_table+0x54>
 800923a:	f104 39ff 	add.w	r9, r4, #4294967295
 800923e:	e7de      	b.n	80091fe <search_EIT_table+0x12>
 8009240:	2100      	movs	r1, #0
 8009242:	4608      	mov	r0, r1
 8009244:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009248:	4608      	mov	r0, r1
 800924a:	4770      	bx	lr

0800924c <__gnu_unwind_get_pr_addr>:
 800924c:	2801      	cmp	r0, #1
 800924e:	d007      	beq.n	8009260 <__gnu_unwind_get_pr_addr+0x14>
 8009250:	2802      	cmp	r0, #2
 8009252:	d007      	beq.n	8009264 <__gnu_unwind_get_pr_addr+0x18>
 8009254:	4b04      	ldr	r3, [pc, #16]	; (8009268 <__gnu_unwind_get_pr_addr+0x1c>)
 8009256:	2800      	cmp	r0, #0
 8009258:	bf0c      	ite	eq
 800925a:	4618      	moveq	r0, r3
 800925c:	2000      	movne	r0, #0
 800925e:	4770      	bx	lr
 8009260:	4802      	ldr	r0, [pc, #8]	; (800926c <__gnu_unwind_get_pr_addr+0x20>)
 8009262:	4770      	bx	lr
 8009264:	4802      	ldr	r0, [pc, #8]	; (8009270 <__gnu_unwind_get_pr_addr+0x24>)
 8009266:	4770      	bx	lr
 8009268:	08009959 	.word	0x08009959
 800926c:	0800995d 	.word	0x0800995d
 8009270:	08009961 	.word	0x08009961

08009274 <get_eit_entry>:
 8009274:	b530      	push	{r4, r5, lr}
 8009276:	4b24      	ldr	r3, [pc, #144]	; (8009308 <get_eit_entry+0x94>)
 8009278:	b083      	sub	sp, #12
 800927a:	4604      	mov	r4, r0
 800927c:	1e8d      	subs	r5, r1, #2
 800927e:	b37b      	cbz	r3, 80092e0 <get_eit_entry+0x6c>
 8009280:	a901      	add	r1, sp, #4
 8009282:	4628      	mov	r0, r5
 8009284:	f3af 8000 	nop.w
 8009288:	b320      	cbz	r0, 80092d4 <get_eit_entry+0x60>
 800928a:	9901      	ldr	r1, [sp, #4]
 800928c:	462a      	mov	r2, r5
 800928e:	f7ff ffad 	bl	80091ec <search_EIT_table>
 8009292:	4601      	mov	r1, r0
 8009294:	b1f0      	cbz	r0, 80092d4 <get_eit_entry+0x60>
 8009296:	f7ff ff9f 	bl	80091d8 <selfrel_offset31>
 800929a:	684b      	ldr	r3, [r1, #4]
 800929c:	64a0      	str	r0, [r4, #72]	; 0x48
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d012      	beq.n	80092c8 <get_eit_entry+0x54>
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f101 0004 	add.w	r0, r1, #4
 80092a8:	db20      	blt.n	80092ec <get_eit_entry+0x78>
 80092aa:	f7ff ff95 	bl	80091d8 <selfrel_offset31>
 80092ae:	2300      	movs	r3, #0
 80092b0:	64e0      	str	r0, [r4, #76]	; 0x4c
 80092b2:	6523      	str	r3, [r4, #80]	; 0x50
 80092b4:	6803      	ldr	r3, [r0, #0]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	db1c      	blt.n	80092f4 <get_eit_entry+0x80>
 80092ba:	f7ff ff8d 	bl	80091d8 <selfrel_offset31>
 80092be:	2300      	movs	r3, #0
 80092c0:	6120      	str	r0, [r4, #16]
 80092c2:	4618      	mov	r0, r3
 80092c4:	b003      	add	sp, #12
 80092c6:	bd30      	pop	{r4, r5, pc}
 80092c8:	2300      	movs	r3, #0
 80092ca:	6123      	str	r3, [r4, #16]
 80092cc:	2305      	movs	r3, #5
 80092ce:	4618      	mov	r0, r3
 80092d0:	b003      	add	sp, #12
 80092d2:	bd30      	pop	{r4, r5, pc}
 80092d4:	2300      	movs	r3, #0
 80092d6:	6123      	str	r3, [r4, #16]
 80092d8:	2309      	movs	r3, #9
 80092da:	4618      	mov	r0, r3
 80092dc:	b003      	add	sp, #12
 80092de:	bd30      	pop	{r4, r5, pc}
 80092e0:	490a      	ldr	r1, [pc, #40]	; (800930c <get_eit_entry+0x98>)
 80092e2:	480b      	ldr	r0, [pc, #44]	; (8009310 <get_eit_entry+0x9c>)
 80092e4:	1a09      	subs	r1, r1, r0
 80092e6:	10c9      	asrs	r1, r1, #3
 80092e8:	9101      	str	r1, [sp, #4]
 80092ea:	e7cf      	b.n	800928c <get_eit_entry+0x18>
 80092ec:	2301      	movs	r3, #1
 80092ee:	64e0      	str	r0, [r4, #76]	; 0x4c
 80092f0:	6523      	str	r3, [r4, #80]	; 0x50
 80092f2:	e7df      	b.n	80092b4 <get_eit_entry+0x40>
 80092f4:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80092f8:	f7ff ffa8 	bl	800924c <__gnu_unwind_get_pr_addr>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	6120      	str	r0, [r4, #16]
 8009300:	bf14      	ite	ne
 8009302:	2300      	movne	r3, #0
 8009304:	2309      	moveq	r3, #9
 8009306:	e7dc      	b.n	80092c2 <get_eit_entry+0x4e>
 8009308:	00000000 	.word	0x00000000
 800930c:	08013a84 	.word	0x08013a84
 8009310:	080138c4 	.word	0x080138c4

08009314 <restore_non_core_regs>:
 8009314:	6803      	ldr	r3, [r0, #0]
 8009316:	07da      	lsls	r2, r3, #31
 8009318:	b510      	push	{r4, lr}
 800931a:	4604      	mov	r4, r0
 800931c:	d406      	bmi.n	800932c <restore_non_core_regs+0x18>
 800931e:	079b      	lsls	r3, r3, #30
 8009320:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8009324:	d509      	bpl.n	800933a <restore_non_core_regs+0x26>
 8009326:	f000 fc59 	bl	8009bdc <__gnu_Unwind_Restore_VFP_D>
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	0759      	lsls	r1, r3, #29
 800932e:	d509      	bpl.n	8009344 <restore_non_core_regs+0x30>
 8009330:	071a      	lsls	r2, r3, #28
 8009332:	d50e      	bpl.n	8009352 <restore_non_core_regs+0x3e>
 8009334:	06db      	lsls	r3, r3, #27
 8009336:	d513      	bpl.n	8009360 <restore_non_core_regs+0x4c>
 8009338:	bd10      	pop	{r4, pc}
 800933a:	f000 fc47 	bl	8009bcc <__gnu_Unwind_Restore_VFP>
 800933e:	6823      	ldr	r3, [r4, #0]
 8009340:	0759      	lsls	r1, r3, #29
 8009342:	d4f5      	bmi.n	8009330 <restore_non_core_regs+0x1c>
 8009344:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009348:	f000 fc50 	bl	8009bec <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	071a      	lsls	r2, r3, #28
 8009350:	d4f0      	bmi.n	8009334 <restore_non_core_regs+0x20>
 8009352:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8009356:	f000 fc51 	bl	8009bfc <__gnu_Unwind_Restore_WMMXD>
 800935a:	6823      	ldr	r3, [r4, #0]
 800935c:	06db      	lsls	r3, r3, #27
 800935e:	d4eb      	bmi.n	8009338 <restore_non_core_regs+0x24>
 8009360:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8009364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009368:	f000 bc8c 	b.w	8009c84 <__gnu_Unwind_Restore_WMMXC>

0800936c <_Unwind_decode_typeinfo_ptr.isra.0>:
 800936c:	6803      	ldr	r3, [r0, #0]
 800936e:	b10b      	cbz	r3, 8009374 <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 8009370:	4418      	add	r0, r3
 8009372:	4770      	bx	lr
 8009374:	4618      	mov	r0, r3
 8009376:	4770      	bx	lr

08009378 <__gnu_unwind_24bit.isra.1>:
 8009378:	2009      	movs	r0, #9
 800937a:	4770      	bx	lr

0800937c <_Unwind_DebugHook>:
 800937c:	4770      	bx	lr
 800937e:	bf00      	nop

08009380 <unwind_phase2>:
 8009380:	b570      	push	{r4, r5, r6, lr}
 8009382:	4604      	mov	r4, r0
 8009384:	460d      	mov	r5, r1
 8009386:	e008      	b.n	800939a <unwind_phase2+0x1a>
 8009388:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800938a:	6163      	str	r3, [r4, #20]
 800938c:	462a      	mov	r2, r5
 800938e:	6923      	ldr	r3, [r4, #16]
 8009390:	4621      	mov	r1, r4
 8009392:	2001      	movs	r0, #1
 8009394:	4798      	blx	r3
 8009396:	2808      	cmp	r0, #8
 8009398:	d108      	bne.n	80093ac <unwind_phase2+0x2c>
 800939a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800939c:	4620      	mov	r0, r4
 800939e:	f7ff ff69 	bl	8009274 <get_eit_entry>
 80093a2:	4606      	mov	r6, r0
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d0ef      	beq.n	8009388 <unwind_phase2+0x8>
 80093a8:	f005 fa8e 	bl	800e8c8 <abort>
 80093ac:	2807      	cmp	r0, #7
 80093ae:	d1fb      	bne.n	80093a8 <unwind_phase2+0x28>
 80093b0:	4630      	mov	r0, r6
 80093b2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80093b4:	f7ff ffe2 	bl	800937c <_Unwind_DebugHook>
 80093b8:	1d28      	adds	r0, r5, #4
 80093ba:	f000 fbfb 	bl	8009bb4 <__restore_core_regs>
 80093be:	bf00      	nop

080093c0 <unwind_phase2_forced>:
 80093c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093c4:	1d0c      	adds	r4, r1, #4
 80093c6:	4606      	mov	r6, r0
 80093c8:	4617      	mov	r7, r2
 80093ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80093cc:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80093d0:	ad03      	add	r5, sp, #12
 80093d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80093d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80093d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80093d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80093da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80093dc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80093e0:	ac02      	add	r4, sp, #8
 80093e2:	f8d6 800c 	ldr.w	r8, [r6, #12]
 80093e6:	f8d6 9018 	ldr.w	r9, [r6, #24]
 80093ea:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80093ee:	2300      	movs	r3, #0
 80093f0:	4630      	mov	r0, r6
 80093f2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80093f4:	6023      	str	r3, [r4, #0]
 80093f6:	f7ff ff3d 	bl	8009274 <get_eit_entry>
 80093fa:	2f00      	cmp	r7, #0
 80093fc:	4605      	mov	r5, r0
 80093fe:	bf14      	ite	ne
 8009400:	270a      	movne	r7, #10
 8009402:	2709      	moveq	r7, #9
 8009404:	b17d      	cbz	r5, 8009426 <unwind_phase2_forced+0x66>
 8009406:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009408:	f047 0110 	orr.w	r1, r7, #16
 800940c:	e88d 0210 	stmia.w	sp, {r4, r9}
 8009410:	4632      	mov	r2, r6
 8009412:	6463      	str	r3, [r4, #68]	; 0x44
 8009414:	2001      	movs	r0, #1
 8009416:	4633      	mov	r3, r6
 8009418:	47c0      	blx	r8
 800941a:	bb78      	cbnz	r0, 800947c <unwind_phase2_forced+0xbc>
 800941c:	4628      	mov	r0, r5
 800941e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8009422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009426:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009428:	6173      	str	r3, [r6, #20]
 800942a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800942e:	4621      	mov	r1, r4
 8009430:	a87a      	add	r0, sp, #488	; 0x1e8
 8009432:	f005 fec0 	bl	800f1b6 <memcpy>
 8009436:	6933      	ldr	r3, [r6, #16]
 8009438:	aa7a      	add	r2, sp, #488	; 0x1e8
 800943a:	4631      	mov	r1, r6
 800943c:	4638      	mov	r0, r7
 800943e:	4798      	blx	r3
 8009440:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8009442:	4682      	mov	sl, r0
 8009444:	e88d 0210 	stmia.w	sp, {r4, r9}
 8009448:	4639      	mov	r1, r7
 800944a:	6463      	str	r3, [r4, #68]	; 0x44
 800944c:	4632      	mov	r2, r6
 800944e:	4633      	mov	r3, r6
 8009450:	2001      	movs	r0, #1
 8009452:	47c0      	blx	r8
 8009454:	b990      	cbnz	r0, 800947c <unwind_phase2_forced+0xbc>
 8009456:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800945a:	a97a      	add	r1, sp, #488	; 0x1e8
 800945c:	4620      	mov	r0, r4
 800945e:	f005 feaa 	bl	800f1b6 <memcpy>
 8009462:	f1ba 0f08 	cmp.w	sl, #8
 8009466:	d106      	bne.n	8009476 <unwind_phase2_forced+0xb6>
 8009468:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800946a:	4630      	mov	r0, r6
 800946c:	f7ff ff02 	bl	8009274 <get_eit_entry>
 8009470:	2709      	movs	r7, #9
 8009472:	4605      	mov	r5, r0
 8009474:	e7c6      	b.n	8009404 <unwind_phase2_forced+0x44>
 8009476:	f1ba 0f07 	cmp.w	sl, #7
 800947a:	d004      	beq.n	8009486 <unwind_phase2_forced+0xc6>
 800947c:	2009      	movs	r0, #9
 800947e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8009482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009486:	4628      	mov	r0, r5
 8009488:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800948a:	f7ff ff77 	bl	800937c <_Unwind_DebugHook>
 800948e:	a803      	add	r0, sp, #12
 8009490:	f000 fb90 	bl	8009bb4 <__restore_core_regs>

08009494 <_Unwind_GetCFA>:
 8009494:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8009496:	4770      	bx	lr

08009498 <__gnu_Unwind_RaiseException>:
 8009498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800949a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800949c:	640b      	str	r3, [r1, #64]	; 0x40
 800949e:	1d0e      	adds	r6, r1, #4
 80094a0:	460f      	mov	r7, r1
 80094a2:	4604      	mov	r4, r0
 80094a4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80094a6:	b0f9      	sub	sp, #484	; 0x1e4
 80094a8:	ad01      	add	r5, sp, #4
 80094aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094ac:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80094ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094b0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80094b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094b4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80094b8:	f04f 36ff 	mov.w	r6, #4294967295
 80094bc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80094c0:	9600      	str	r6, [sp, #0]
 80094c2:	e006      	b.n	80094d2 <__gnu_Unwind_RaiseException+0x3a>
 80094c4:	6923      	ldr	r3, [r4, #16]
 80094c6:	466a      	mov	r2, sp
 80094c8:	4621      	mov	r1, r4
 80094ca:	4798      	blx	r3
 80094cc:	2808      	cmp	r0, #8
 80094ce:	4605      	mov	r5, r0
 80094d0:	d108      	bne.n	80094e4 <__gnu_Unwind_RaiseException+0x4c>
 80094d2:	9910      	ldr	r1, [sp, #64]	; 0x40
 80094d4:	4620      	mov	r0, r4
 80094d6:	f7ff fecd 	bl	8009274 <get_eit_entry>
 80094da:	2800      	cmp	r0, #0
 80094dc:	d0f2      	beq.n	80094c4 <__gnu_Unwind_RaiseException+0x2c>
 80094de:	2009      	movs	r0, #9
 80094e0:	b079      	add	sp, #484	; 0x1e4
 80094e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094e4:	4668      	mov	r0, sp
 80094e6:	f7ff ff15 	bl	8009314 <restore_non_core_regs>
 80094ea:	2d06      	cmp	r5, #6
 80094ec:	d1f7      	bne.n	80094de <__gnu_Unwind_RaiseException+0x46>
 80094ee:	4639      	mov	r1, r7
 80094f0:	4620      	mov	r0, r4
 80094f2:	f7ff ff45 	bl	8009380 <unwind_phase2>
 80094f6:	bf00      	nop

080094f8 <__gnu_Unwind_ForcedUnwind>:
 80094f8:	b430      	push	{r4, r5}
 80094fa:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80094fc:	60c1      	str	r1, [r0, #12]
 80094fe:	6182      	str	r2, [r0, #24]
 8009500:	4619      	mov	r1, r3
 8009502:	641d      	str	r5, [r3, #64]	; 0x40
 8009504:	2200      	movs	r2, #0
 8009506:	bc30      	pop	{r4, r5}
 8009508:	e75a      	b.n	80093c0 <unwind_phase2_forced>
 800950a:	bf00      	nop

0800950c <__gnu_Unwind_Resume>:
 800950c:	b570      	push	{r4, r5, r6, lr}
 800950e:	68c6      	ldr	r6, [r0, #12]
 8009510:	6943      	ldr	r3, [r0, #20]
 8009512:	640b      	str	r3, [r1, #64]	; 0x40
 8009514:	b126      	cbz	r6, 8009520 <__gnu_Unwind_Resume+0x14>
 8009516:	2201      	movs	r2, #1
 8009518:	f7ff ff52 	bl	80093c0 <unwind_phase2_forced>
 800951c:	f005 f9d4 	bl	800e8c8 <abort>
 8009520:	6903      	ldr	r3, [r0, #16]
 8009522:	460a      	mov	r2, r1
 8009524:	4604      	mov	r4, r0
 8009526:	460d      	mov	r5, r1
 8009528:	4601      	mov	r1, r0
 800952a:	2002      	movs	r0, #2
 800952c:	4798      	blx	r3
 800952e:	2807      	cmp	r0, #7
 8009530:	d007      	beq.n	8009542 <__gnu_Unwind_Resume+0x36>
 8009532:	2808      	cmp	r0, #8
 8009534:	d103      	bne.n	800953e <__gnu_Unwind_Resume+0x32>
 8009536:	4629      	mov	r1, r5
 8009538:	4620      	mov	r0, r4
 800953a:	f7ff ff21 	bl	8009380 <unwind_phase2>
 800953e:	f005 f9c3 	bl	800e8c8 <abort>
 8009542:	4630      	mov	r0, r6
 8009544:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8009546:	f7ff ff19 	bl	800937c <_Unwind_DebugHook>
 800954a:	1d28      	adds	r0, r5, #4
 800954c:	f000 fb32 	bl	8009bb4 <__restore_core_regs>

08009550 <__gnu_Unwind_Resume_or_Rethrow>:
 8009550:	68c2      	ldr	r2, [r0, #12]
 8009552:	b11a      	cbz	r2, 800955c <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8009554:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8009556:	640a      	str	r2, [r1, #64]	; 0x40
 8009558:	2200      	movs	r2, #0
 800955a:	e731      	b.n	80093c0 <unwind_phase2_forced>
 800955c:	e79c      	b.n	8009498 <__gnu_Unwind_RaiseException>
 800955e:	bf00      	nop

08009560 <_Unwind_Complete>:
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop

08009564 <_Unwind_DeleteException>:
 8009564:	6883      	ldr	r3, [r0, #8]
 8009566:	b113      	cbz	r3, 800956e <_Unwind_DeleteException+0xa>
 8009568:	4601      	mov	r1, r0
 800956a:	2001      	movs	r0, #1
 800956c:	4718      	bx	r3
 800956e:	4770      	bx	lr

08009570 <_Unwind_VRS_Get>:
 8009570:	b500      	push	{lr}
 8009572:	2904      	cmp	r1, #4
 8009574:	d807      	bhi.n	8009586 <_Unwind_VRS_Get+0x16>
 8009576:	e8df f001 	tbb	[pc, r1]
 800957a:	0903      	.short	0x0903
 800957c:	0906      	.short	0x0906
 800957e:	09          	.byte	0x09
 800957f:	00          	.byte	0x00
 8009580:	b90b      	cbnz	r3, 8009586 <_Unwind_VRS_Get+0x16>
 8009582:	2a0f      	cmp	r2, #15
 8009584:	d905      	bls.n	8009592 <_Unwind_VRS_Get+0x22>
 8009586:	2002      	movs	r0, #2
 8009588:	f85d fb04 	ldr.w	pc, [sp], #4
 800958c:	2001      	movs	r0, #1
 800958e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009592:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009596:	4618      	mov	r0, r3
 8009598:	6853      	ldr	r3, [r2, #4]
 800959a:	9a01      	ldr	r2, [sp, #4]
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	f85d fb04 	ldr.w	pc, [sp], #4
 80095a2:	bf00      	nop

080095a4 <_Unwind_GetGR>:
 80095a4:	b510      	push	{r4, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	2300      	movs	r3, #0
 80095aa:	ac03      	add	r4, sp, #12
 80095ac:	460a      	mov	r2, r1
 80095ae:	9400      	str	r4, [sp, #0]
 80095b0:	4619      	mov	r1, r3
 80095b2:	f7ff ffdd 	bl	8009570 <_Unwind_VRS_Get>
 80095b6:	9803      	ldr	r0, [sp, #12]
 80095b8:	b004      	add	sp, #16
 80095ba:	bd10      	pop	{r4, pc}

080095bc <_Unwind_VRS_Set>:
 80095bc:	b500      	push	{lr}
 80095be:	2904      	cmp	r1, #4
 80095c0:	d807      	bhi.n	80095d2 <_Unwind_VRS_Set+0x16>
 80095c2:	e8df f001 	tbb	[pc, r1]
 80095c6:	0903      	.short	0x0903
 80095c8:	0906      	.short	0x0906
 80095ca:	09          	.byte	0x09
 80095cb:	00          	.byte	0x00
 80095cc:	b90b      	cbnz	r3, 80095d2 <_Unwind_VRS_Set+0x16>
 80095ce:	2a0f      	cmp	r2, #15
 80095d0:	d905      	bls.n	80095de <_Unwind_VRS_Set+0x22>
 80095d2:	2002      	movs	r0, #2
 80095d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80095d8:	2001      	movs	r0, #1
 80095da:	f85d fb04 	ldr.w	pc, [sp], #4
 80095de:	9901      	ldr	r1, [sp, #4]
 80095e0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80095e4:	6809      	ldr	r1, [r1, #0]
 80095e6:	6051      	str	r1, [r2, #4]
 80095e8:	4618      	mov	r0, r3
 80095ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80095ee:	bf00      	nop

080095f0 <_Unwind_SetGR>:
 80095f0:	b510      	push	{r4, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	ac04      	add	r4, sp, #16
 80095f6:	2300      	movs	r3, #0
 80095f8:	f844 2d04 	str.w	r2, [r4, #-4]!
 80095fc:	460a      	mov	r2, r1
 80095fe:	9400      	str	r4, [sp, #0]
 8009600:	4619      	mov	r1, r3
 8009602:	f7ff ffdb 	bl	80095bc <_Unwind_VRS_Set>
 8009606:	b004      	add	sp, #16
 8009608:	bd10      	pop	{r4, pc}
 800960a:	bf00      	nop

0800960c <__gnu_Unwind_Backtrace>:
 800960c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800960e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8009610:	6413      	str	r3, [r2, #64]	; 0x40
 8009612:	1d15      	adds	r5, r2, #4
 8009614:	4607      	mov	r7, r0
 8009616:	460e      	mov	r6, r1
 8009618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800961a:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800961e:	ac17      	add	r4, sp, #92	; 0x5c
 8009620:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800962a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800962e:	f04f 35ff 	mov.w	r5, #4294967295
 8009632:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009636:	9516      	str	r5, [sp, #88]	; 0x58
 8009638:	e010      	b.n	800965c <__gnu_Unwind_Backtrace+0x50>
 800963a:	a816      	add	r0, sp, #88	; 0x58
 800963c:	f7ff ffd8 	bl	80095f0 <_Unwind_SetGR>
 8009640:	4631      	mov	r1, r6
 8009642:	a816      	add	r0, sp, #88	; 0x58
 8009644:	47b8      	blx	r7
 8009646:	aa16      	add	r2, sp, #88	; 0x58
 8009648:	4669      	mov	r1, sp
 800964a:	b978      	cbnz	r0, 800966c <__gnu_Unwind_Backtrace+0x60>
 800964c:	9b04      	ldr	r3, [sp, #16]
 800964e:	2008      	movs	r0, #8
 8009650:	4798      	blx	r3
 8009652:	2805      	cmp	r0, #5
 8009654:	4604      	mov	r4, r0
 8009656:	d00a      	beq.n	800966e <__gnu_Unwind_Backtrace+0x62>
 8009658:	2809      	cmp	r0, #9
 800965a:	d007      	beq.n	800966c <__gnu_Unwind_Backtrace+0x60>
 800965c:	9926      	ldr	r1, [sp, #152]	; 0x98
 800965e:	4668      	mov	r0, sp
 8009660:	f7ff fe08 	bl	8009274 <get_eit_entry>
 8009664:	466a      	mov	r2, sp
 8009666:	210c      	movs	r1, #12
 8009668:	2800      	cmp	r0, #0
 800966a:	d0e6      	beq.n	800963a <__gnu_Unwind_Backtrace+0x2e>
 800966c:	2409      	movs	r4, #9
 800966e:	a816      	add	r0, sp, #88	; 0x58
 8009670:	f7ff fe50 	bl	8009314 <restore_non_core_regs>
 8009674:	4620      	mov	r0, r4
 8009676:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800967a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800967c <__gnu_unwind_pr_common>:
 800967c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009680:	460d      	mov	r5, r1
 8009682:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8009684:	b08b      	sub	sp, #44	; 0x2c
 8009686:	1d0c      	adds	r4, r1, #4
 8009688:	6809      	ldr	r1, [r1, #0]
 800968a:	9107      	str	r1, [sp, #28]
 800968c:	4691      	mov	r9, r2
 800968e:	9408      	str	r4, [sp, #32]
 8009690:	f000 0b03 	and.w	fp, r0, #3
 8009694:	461e      	mov	r6, r3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d164      	bne.n	8009764 <__gnu_unwind_pr_common+0xe8>
 800969a:	0209      	lsls	r1, r1, #8
 800969c:	2303      	movs	r3, #3
 800969e:	9107      	str	r1, [sp, #28]
 80096a0:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80096a4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80096a8:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80096aa:	f1bb 0f02 	cmp.w	fp, #2
 80096ae:	bf08      	it	eq
 80096b0:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80096b2:	f013 0301 	ands.w	r3, r3, #1
 80096b6:	d143      	bne.n	8009740 <__gnu_unwind_pr_common+0xc4>
 80096b8:	f000 0008 	and.w	r0, r0, #8
 80096bc:	b2c2      	uxtb	r2, r0
 80096be:	9203      	str	r2, [sp, #12]
 80096c0:	9301      	str	r3, [sp, #4]
 80096c2:	6827      	ldr	r7, [r4, #0]
 80096c4:	2f00      	cmp	r7, #0
 80096c6:	d03d      	beq.n	8009744 <__gnu_unwind_pr_common+0xc8>
 80096c8:	2e02      	cmp	r6, #2
 80096ca:	d047      	beq.n	800975c <__gnu_unwind_pr_common+0xe0>
 80096cc:	8827      	ldrh	r7, [r4, #0]
 80096ce:	f8b4 8002 	ldrh.w	r8, [r4, #2]
 80096d2:	3404      	adds	r4, #4
 80096d4:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80096d6:	f028 0a01 	bic.w	sl, r8, #1
 80096da:	210f      	movs	r1, #15
 80096dc:	4648      	mov	r0, r9
 80096de:	449a      	add	sl, r3
 80096e0:	f7ff ff60 	bl	80095a4 <_Unwind_GetGR>
 80096e4:	4582      	cmp	sl, r0
 80096e6:	d837      	bhi.n	8009758 <__gnu_unwind_pr_common+0xdc>
 80096e8:	f027 0301 	bic.w	r3, r7, #1
 80096ec:	449a      	add	sl, r3
 80096ee:	4550      	cmp	r0, sl
 80096f0:	bf2c      	ite	cs
 80096f2:	2000      	movcs	r0, #0
 80096f4:	2001      	movcc	r0, #1
 80096f6:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80096fa:	f008 0802 	and.w	r8, r8, #2
 80096fe:	f007 0701 	and.w	r7, r7, #1
 8009702:	ea48 0807 	orr.w	r8, r8, r7
 8009706:	f1b8 0f01 	cmp.w	r8, #1
 800970a:	d041      	beq.n	8009790 <__gnu_unwind_pr_common+0x114>
 800970c:	d338      	bcc.n	8009780 <__gnu_unwind_pr_common+0x104>
 800970e:	f1b8 0f02 	cmp.w	r8, #2
 8009712:	d11d      	bne.n	8009750 <__gnu_unwind_pr_common+0xd4>
 8009714:	6823      	ldr	r3, [r4, #0]
 8009716:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800971a:	9202      	str	r2, [sp, #8]
 800971c:	f1bb 0f00 	cmp.w	fp, #0
 8009720:	d179      	bne.n	8009816 <__gnu_unwind_pr_common+0x19a>
 8009722:	b130      	cbz	r0, 8009732 <__gnu_unwind_pr_common+0xb6>
 8009724:	9903      	ldr	r1, [sp, #12]
 8009726:	2900      	cmp	r1, #0
 8009728:	f000 8081 	beq.w	800982e <__gnu_unwind_pr_common+0x1b2>
 800972c:	2a00      	cmp	r2, #0
 800972e:	f000 80a8 	beq.w	8009882 <__gnu_unwind_pr_common+0x206>
 8009732:	2b00      	cmp	r3, #0
 8009734:	db79      	blt.n	800982a <__gnu_unwind_pr_common+0x1ae>
 8009736:	9b02      	ldr	r3, [sp, #8]
 8009738:	3301      	adds	r3, #1
 800973a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800973e:	e7c0      	b.n	80096c2 <__gnu_unwind_pr_common+0x46>
 8009740:	2300      	movs	r3, #0
 8009742:	9301      	str	r3, [sp, #4]
 8009744:	2e02      	cmp	r6, #2
 8009746:	dd40      	ble.n	80097ca <__gnu_unwind_pr_common+0x14e>
 8009748:	f7ff fe16 	bl	8009378 <__gnu_unwind_24bit.isra.1>
 800974c:	2800      	cmp	r0, #0
 800974e:	d042      	beq.n	80097d6 <__gnu_unwind_pr_common+0x15a>
 8009750:	2009      	movs	r0, #9
 8009752:	b00b      	add	sp, #44	; 0x2c
 8009754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009758:	2000      	movs	r0, #0
 800975a:	e7cc      	b.n	80096f6 <__gnu_unwind_pr_common+0x7a>
 800975c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8009760:	3408      	adds	r4, #8
 8009762:	e7b7      	b.n	80096d4 <__gnu_unwind_pr_common+0x58>
 8009764:	2b02      	cmp	r3, #2
 8009766:	dc9f      	bgt.n	80096a8 <__gnu_unwind_pr_common+0x2c>
 8009768:	0c0b      	lsrs	r3, r1, #16
 800976a:	b2da      	uxtb	r2, r3
 800976c:	0409      	lsls	r1, r1, #16
 800976e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8009772:	2302      	movs	r3, #2
 8009774:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8009778:	9107      	str	r1, [sp, #28]
 800977a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800977e:	e793      	b.n	80096a8 <__gnu_unwind_pr_common+0x2c>
 8009780:	f1bb 0f00 	cmp.w	fp, #0
 8009784:	d002      	beq.n	800978c <__gnu_unwind_pr_common+0x110>
 8009786:	2800      	cmp	r0, #0
 8009788:	f040 80b0 	bne.w	80098ec <__gnu_unwind_pr_common+0x270>
 800978c:	3404      	adds	r4, #4
 800978e:	e798      	b.n	80096c2 <__gnu_unwind_pr_common+0x46>
 8009790:	f1bb 0f00 	cmp.w	fp, #0
 8009794:	d126      	bne.n	80097e4 <__gnu_unwind_pr_common+0x168>
 8009796:	b1b0      	cbz	r0, 80097c6 <__gnu_unwind_pr_common+0x14a>
 8009798:	e894 000c 	ldmia.w	r4, {r2, r3}
 800979c:	1c99      	adds	r1, r3, #2
 800979e:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80097a2:	d0d5      	beq.n	8009750 <__gnu_unwind_pr_common+0xd4>
 80097a4:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80097a8:	3301      	adds	r3, #1
 80097aa:	9106      	str	r1, [sp, #24]
 80097ac:	f000 8094 	beq.w	80098d8 <__gnu_unwind_pr_common+0x25c>
 80097b0:	1d20      	adds	r0, r4, #4
 80097b2:	f7ff fddb 	bl	800936c <_Unwind_decode_typeinfo_ptr.isra.0>
 80097b6:	ab06      	add	r3, sp, #24
 80097b8:	4601      	mov	r1, r0
 80097ba:	4628      	mov	r0, r5
 80097bc:	f004 fac6 	bl	800dd4c <__cxa_type_match>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	f040 80b8 	bne.w	8009936 <__gnu_unwind_pr_common+0x2ba>
 80097c6:	3408      	adds	r4, #8
 80097c8:	e77b      	b.n	80096c2 <__gnu_unwind_pr_common+0x46>
 80097ca:	a907      	add	r1, sp, #28
 80097cc:	4648      	mov	r0, r9
 80097ce:	f000 faf3 	bl	8009db8 <__gnu_unwind_execute>
 80097d2:	2800      	cmp	r0, #0
 80097d4:	d1bc      	bne.n	8009750 <__gnu_unwind_pr_common+0xd4>
 80097d6:	9b01      	ldr	r3, [sp, #4]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d15c      	bne.n	8009896 <__gnu_unwind_pr_common+0x21a>
 80097dc:	2008      	movs	r0, #8
 80097de:	b00b      	add	sp, #44	; 0x2c
 80097e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e4:	210d      	movs	r1, #13
 80097e6:	4648      	mov	r0, r9
 80097e8:	6a2f      	ldr	r7, [r5, #32]
 80097ea:	f7ff fedb 	bl	80095a4 <_Unwind_GetGR>
 80097ee:	4287      	cmp	r7, r0
 80097f0:	d1e9      	bne.n	80097c6 <__gnu_unwind_pr_common+0x14a>
 80097f2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80097f4:	429c      	cmp	r4, r3
 80097f6:	d1e6      	bne.n	80097c6 <__gnu_unwind_pr_common+0x14a>
 80097f8:	4620      	mov	r0, r4
 80097fa:	f7ff fced 	bl	80091d8 <selfrel_offset31>
 80097fe:	210f      	movs	r1, #15
 8009800:	4602      	mov	r2, r0
 8009802:	4648      	mov	r0, r9
 8009804:	f7ff fef4 	bl	80095f0 <_Unwind_SetGR>
 8009808:	4648      	mov	r0, r9
 800980a:	462a      	mov	r2, r5
 800980c:	2100      	movs	r1, #0
 800980e:	f7ff feef 	bl	80095f0 <_Unwind_SetGR>
 8009812:	2007      	movs	r0, #7
 8009814:	e79d      	b.n	8009752 <__gnu_unwind_pr_common+0xd6>
 8009816:	210d      	movs	r1, #13
 8009818:	4648      	mov	r0, r9
 800981a:	6a2f      	ldr	r7, [r5, #32]
 800981c:	f7ff fec2 	bl	80095a4 <_Unwind_GetGR>
 8009820:	4287      	cmp	r7, r0
 8009822:	d048      	beq.n	80098b6 <__gnu_unwind_pr_common+0x23a>
 8009824:	6823      	ldr	r3, [r4, #0]
 8009826:	2b00      	cmp	r3, #0
 8009828:	da85      	bge.n	8009736 <__gnu_unwind_pr_common+0xba>
 800982a:	3404      	adds	r4, #4
 800982c:	e783      	b.n	8009736 <__gnu_unwind_pr_common+0xba>
 800982e:	9b02      	ldr	r3, [sp, #8]
 8009830:	b33b      	cbz	r3, 8009882 <__gnu_unwind_pr_common+0x206>
 8009832:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8009836:	1d27      	adds	r7, r4, #4
 8009838:	f8cd b010 	str.w	fp, [sp, #16]
 800983c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009840:	f8dd a008 	ldr.w	sl, [sp, #8]
 8009844:	9605      	str	r6, [sp, #20]
 8009846:	46a3      	mov	fp, r4
 8009848:	461c      	mov	r4, r3
 800984a:	e002      	b.n	8009852 <__gnu_unwind_pr_common+0x1d6>
 800984c:	45b2      	cmp	sl, r6
 800984e:	46b0      	mov	r8, r6
 8009850:	d016      	beq.n	8009880 <__gnu_unwind_pr_common+0x204>
 8009852:	4638      	mov	r0, r7
 8009854:	9406      	str	r4, [sp, #24]
 8009856:	f7ff fd89 	bl	800936c <_Unwind_decode_typeinfo_ptr.isra.0>
 800985a:	ab06      	add	r3, sp, #24
 800985c:	4601      	mov	r1, r0
 800985e:	2200      	movs	r2, #0
 8009860:	4628      	mov	r0, r5
 8009862:	f004 fa73 	bl	800dd4c <__cxa_type_match>
 8009866:	f108 0601 	add.w	r6, r8, #1
 800986a:	3704      	adds	r7, #4
 800986c:	2800      	cmp	r0, #0
 800986e:	d0ed      	beq.n	800984c <__gnu_unwind_pr_common+0x1d0>
 8009870:	9b02      	ldr	r3, [sp, #8]
 8009872:	9e05      	ldr	r6, [sp, #20]
 8009874:	4543      	cmp	r3, r8
 8009876:	465c      	mov	r4, fp
 8009878:	f8dd b010 	ldr.w	fp, [sp, #16]
 800987c:	d1d2      	bne.n	8009824 <__gnu_unwind_pr_common+0x1a8>
 800987e:	e000      	b.n	8009882 <__gnu_unwind_pr_common+0x206>
 8009880:	465c      	mov	r4, fp
 8009882:	4648      	mov	r0, r9
 8009884:	210d      	movs	r1, #13
 8009886:	f7ff fe8d 	bl	80095a4 <_Unwind_GetGR>
 800988a:	9b06      	ldr	r3, [sp, #24]
 800988c:	6228      	str	r0, [r5, #32]
 800988e:	62ac      	str	r4, [r5, #40]	; 0x28
 8009890:	626b      	str	r3, [r5, #36]	; 0x24
 8009892:	2006      	movs	r0, #6
 8009894:	e75d      	b.n	8009752 <__gnu_unwind_pr_common+0xd6>
 8009896:	210f      	movs	r1, #15
 8009898:	4648      	mov	r0, r9
 800989a:	f7ff fe83 	bl	80095a4 <_Unwind_GetGR>
 800989e:	210e      	movs	r1, #14
 80098a0:	4602      	mov	r2, r0
 80098a2:	4648      	mov	r0, r9
 80098a4:	f7ff fea4 	bl	80095f0 <_Unwind_SetGR>
 80098a8:	4648      	mov	r0, r9
 80098aa:	4a2a      	ldr	r2, [pc, #168]	; (8009954 <__gnu_unwind_pr_common+0x2d8>)
 80098ac:	210f      	movs	r1, #15
 80098ae:	f7ff fe9f 	bl	80095f0 <_Unwind_SetGR>
 80098b2:	2007      	movs	r0, #7
 80098b4:	e74d      	b.n	8009752 <__gnu_unwind_pr_common+0xd6>
 80098b6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80098b8:	429c      	cmp	r4, r3
 80098ba:	d1b3      	bne.n	8009824 <__gnu_unwind_pr_common+0x1a8>
 80098bc:	2204      	movs	r2, #4
 80098be:	2700      	movs	r7, #0
 80098c0:	18a3      	adds	r3, r4, r2
 80098c2:	9902      	ldr	r1, [sp, #8]
 80098c4:	62a9      	str	r1, [r5, #40]	; 0x28
 80098c6:	62ef      	str	r7, [r5, #44]	; 0x2c
 80098c8:	632a      	str	r2, [r5, #48]	; 0x30
 80098ca:	636b      	str	r3, [r5, #52]	; 0x34
 80098cc:	6823      	ldr	r3, [r4, #0]
 80098ce:	42bb      	cmp	r3, r7
 80098d0:	db1f      	blt.n	8009912 <__gnu_unwind_pr_common+0x296>
 80098d2:	2301      	movs	r3, #1
 80098d4:	9301      	str	r3, [sp, #4]
 80098d6:	e72e      	b.n	8009736 <__gnu_unwind_pr_common+0xba>
 80098d8:	4648      	mov	r0, r9
 80098da:	210d      	movs	r1, #13
 80098dc:	f7ff fe62 	bl	80095a4 <_Unwind_GetGR>
 80098e0:	6228      	str	r0, [r5, #32]
 80098e2:	9b06      	ldr	r3, [sp, #24]
 80098e4:	626b      	str	r3, [r5, #36]	; 0x24
 80098e6:	62ac      	str	r4, [r5, #40]	; 0x28
 80098e8:	2006      	movs	r0, #6
 80098ea:	e732      	b.n	8009752 <__gnu_unwind_pr_common+0xd6>
 80098ec:	4620      	mov	r0, r4
 80098ee:	f7ff fc73 	bl	80091d8 <selfrel_offset31>
 80098f2:	3404      	adds	r4, #4
 80098f4:	4606      	mov	r6, r0
 80098f6:	63ac      	str	r4, [r5, #56]	; 0x38
 80098f8:	4628      	mov	r0, r5
 80098fa:	f004 fa7f 	bl	800ddfc <__cxa_begin_cleanup>
 80098fe:	2800      	cmp	r0, #0
 8009900:	f43f af26 	beq.w	8009750 <__gnu_unwind_pr_common+0xd4>
 8009904:	4648      	mov	r0, r9
 8009906:	4632      	mov	r2, r6
 8009908:	210f      	movs	r1, #15
 800990a:	f7ff fe71 	bl	80095f0 <_Unwind_SetGR>
 800990e:	2007      	movs	r0, #7
 8009910:	e71f      	b.n	8009752 <__gnu_unwind_pr_common+0xd6>
 8009912:	4608      	mov	r0, r1
 8009914:	3001      	adds	r0, #1
 8009916:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800991a:	f7ff fc5d 	bl	80091d8 <selfrel_offset31>
 800991e:	210f      	movs	r1, #15
 8009920:	4602      	mov	r2, r0
 8009922:	4648      	mov	r0, r9
 8009924:	f7ff fe64 	bl	80095f0 <_Unwind_SetGR>
 8009928:	4648      	mov	r0, r9
 800992a:	462a      	mov	r2, r5
 800992c:	4639      	mov	r1, r7
 800992e:	f7ff fe5f 	bl	80095f0 <_Unwind_SetGR>
 8009932:	2007      	movs	r0, #7
 8009934:	e70d      	b.n	8009752 <__gnu_unwind_pr_common+0xd6>
 8009936:	4607      	mov	r7, r0
 8009938:	210d      	movs	r1, #13
 800993a:	4648      	mov	r0, r9
 800993c:	f7ff fe32 	bl	80095a4 <_Unwind_GetGR>
 8009940:	2f02      	cmp	r7, #2
 8009942:	6228      	str	r0, [r5, #32]
 8009944:	d1cd      	bne.n	80098e2 <__gnu_unwind_pr_common+0x266>
 8009946:	462b      	mov	r3, r5
 8009948:	9a06      	ldr	r2, [sp, #24]
 800994a:	f843 2f2c 	str.w	r2, [r3, #44]!
 800994e:	626b      	str	r3, [r5, #36]	; 0x24
 8009950:	e7c9      	b.n	80098e6 <__gnu_unwind_pr_common+0x26a>
 8009952:	bf00      	nop
 8009954:	0800df2d 	.word	0x0800df2d

08009958 <__aeabi_unwind_cpp_pr0>:
 8009958:	2300      	movs	r3, #0
 800995a:	e68f      	b.n	800967c <__gnu_unwind_pr_common>

0800995c <__aeabi_unwind_cpp_pr1>:
 800995c:	2301      	movs	r3, #1
 800995e:	e68d      	b.n	800967c <__gnu_unwind_pr_common>

08009960 <__aeabi_unwind_cpp_pr2>:
 8009960:	2302      	movs	r3, #2
 8009962:	e68b      	b.n	800967c <__gnu_unwind_pr_common>

08009964 <_Unwind_VRS_Pop>:
 8009964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009966:	4604      	mov	r4, r0
 8009968:	b0c5      	sub	sp, #276	; 0x114
 800996a:	2904      	cmp	r1, #4
 800996c:	d80d      	bhi.n	800998a <_Unwind_VRS_Pop+0x26>
 800996e:	e8df f001 	tbb	[pc, r1]
 8009972:	0357      	.short	0x0357
 8009974:	310c      	.short	0x310c
 8009976:	0f          	.byte	0x0f
 8009977:	00          	.byte	0x00
 8009978:	2b01      	cmp	r3, #1
 800997a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800997e:	b295      	uxth	r5, r2
 8009980:	d166      	bne.n	8009a50 <_Unwind_VRS_Pop+0xec>
 8009982:	1972      	adds	r2, r6, r5
 8009984:	2a10      	cmp	r2, #16
 8009986:	f240 809f 	bls.w	8009ac8 <_Unwind_VRS_Pop+0x164>
 800998a:	2002      	movs	r0, #2
 800998c:	b045      	add	sp, #276	; 0x114
 800998e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009990:	2b00      	cmp	r3, #0
 8009992:	d1fa      	bne.n	800998a <_Unwind_VRS_Pop+0x26>
 8009994:	2a10      	cmp	r2, #16
 8009996:	d8f8      	bhi.n	800998a <_Unwind_VRS_Pop+0x26>
 8009998:	6823      	ldr	r3, [r4, #0]
 800999a:	06d8      	lsls	r0, r3, #27
 800999c:	f100 80c9 	bmi.w	8009b32 <_Unwind_VRS_Pop+0x1ce>
 80099a0:	ae22      	add	r6, sp, #136	; 0x88
 80099a2:	4630      	mov	r0, r6
 80099a4:	9201      	str	r2, [sp, #4]
 80099a6:	f000 f977 	bl	8009c98 <__gnu_Unwind_Save_WMMXC>
 80099aa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80099ac:	9a01      	ldr	r2, [sp, #4]
 80099ae:	2300      	movs	r3, #0
 80099b0:	2501      	movs	r5, #1
 80099b2:	fa05 f103 	lsl.w	r1, r5, r3
 80099b6:	4211      	tst	r1, r2
 80099b8:	d003      	beq.n	80099c2 <_Unwind_VRS_Pop+0x5e>
 80099ba:	6801      	ldr	r1, [r0, #0]
 80099bc:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 80099c0:	3004      	adds	r0, #4
 80099c2:	3301      	adds	r3, #1
 80099c4:	2b04      	cmp	r3, #4
 80099c6:	d1f4      	bne.n	80099b2 <_Unwind_VRS_Pop+0x4e>
 80099c8:	63a0      	str	r0, [r4, #56]	; 0x38
 80099ca:	4630      	mov	r0, r6
 80099cc:	f000 f95a 	bl	8009c84 <__gnu_Unwind_Restore_WMMXC>
 80099d0:	2000      	movs	r0, #0
 80099d2:	e7db      	b.n	800998c <_Unwind_VRS_Pop+0x28>
 80099d4:	2b03      	cmp	r3, #3
 80099d6:	d1d8      	bne.n	800998a <_Unwind_VRS_Pop+0x26>
 80099d8:	0c15      	lsrs	r5, r2, #16
 80099da:	b297      	uxth	r7, r2
 80099dc:	19eb      	adds	r3, r5, r7
 80099de:	2b10      	cmp	r3, #16
 80099e0:	d8d3      	bhi.n	800998a <_Unwind_VRS_Pop+0x26>
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	071e      	lsls	r6, r3, #28
 80099e6:	f100 80b8 	bmi.w	8009b5a <_Unwind_VRS_Pop+0x1f6>
 80099ea:	ae22      	add	r6, sp, #136	; 0x88
 80099ec:	4630      	mov	r0, r6
 80099ee:	007f      	lsls	r7, r7, #1
 80099f0:	f000 f926 	bl	8009c40 <__gnu_Unwind_Save_WMMXD>
 80099f4:	eb06 02c5 	add.w	r2, r6, r5, lsl #3
 80099f8:	1e7b      	subs	r3, r7, #1
 80099fa:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80099fc:	b157      	cbz	r7, 8009a14 <_Unwind_VRS_Pop+0xb0>
 80099fe:	3a04      	subs	r2, #4
 8009a00:	4629      	mov	r1, r5
 8009a02:	f851 0b04 	ldr.w	r0, [r1], #4
 8009a06:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	1c58      	adds	r0, r3, #1
 8009a0e:	d1f8      	bne.n	8009a02 <_Unwind_VRS_Pop+0x9e>
 8009a10:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8009a14:	4630      	mov	r0, r6
 8009a16:	63a5      	str	r5, [r4, #56]	; 0x38
 8009a18:	f000 f8f0 	bl	8009bfc <__gnu_Unwind_Restore_WMMXD>
 8009a1c:	2000      	movs	r0, #0
 8009a1e:	e7b5      	b.n	800998c <_Unwind_VRS_Pop+0x28>
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d1b2      	bne.n	800998a <_Unwind_VRS_Pop+0x26>
 8009a24:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8009a26:	b297      	uxth	r7, r2
 8009a28:	1d20      	adds	r0, r4, #4
 8009a2a:	2601      	movs	r6, #1
 8009a2c:	fa06 f103 	lsl.w	r1, r6, r3
 8009a30:	4239      	tst	r1, r7
 8009a32:	f103 0301 	add.w	r3, r3, #1
 8009a36:	d002      	beq.n	8009a3e <_Unwind_VRS_Pop+0xda>
 8009a38:	6829      	ldr	r1, [r5, #0]
 8009a3a:	6001      	str	r1, [r0, #0]
 8009a3c:	3504      	adds	r5, #4
 8009a3e:	2b10      	cmp	r3, #16
 8009a40:	f100 0004 	add.w	r0, r0, #4
 8009a44:	d1f2      	bne.n	8009a2c <_Unwind_VRS_Pop+0xc8>
 8009a46:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8009a4a:	d13b      	bne.n	8009ac4 <_Unwind_VRS_Pop+0x160>
 8009a4c:	63a5      	str	r5, [r4, #56]	; 0x38
 8009a4e:	e79d      	b.n	800998c <_Unwind_VRS_Pop+0x28>
 8009a50:	2b05      	cmp	r3, #5
 8009a52:	d19a      	bne.n	800998a <_Unwind_VRS_Pop+0x26>
 8009a54:	1977      	adds	r7, r6, r5
 8009a56:	2f20      	cmp	r7, #32
 8009a58:	d897      	bhi.n	800998a <_Unwind_VRS_Pop+0x26>
 8009a5a:	2e0f      	cmp	r6, #15
 8009a5c:	d965      	bls.n	8009b2a <_Unwind_VRS_Pop+0x1c6>
 8009a5e:	462f      	mov	r7, r5
 8009a60:	2d00      	cmp	r5, #0
 8009a62:	d148      	bne.n	8009af6 <_Unwind_VRS_Pop+0x192>
 8009a64:	462a      	mov	r2, r5
 8009a66:	2700      	movs	r7, #0
 8009a68:	2a00      	cmp	r2, #0
 8009a6a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8009a6c:	dd71      	ble.n	8009b52 <_Unwind_VRS_Pop+0x1ee>
 8009a6e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8009a72:	4601      	mov	r1, r0
 8009a74:	a844      	add	r0, sp, #272	; 0x110
 8009a76:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8009a7a:	388c      	subs	r0, #140	; 0x8c
 8009a7c:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a80:	f840 5f04 	str.w	r5, [r0, #4]!
 8009a84:	4291      	cmp	r1, r2
 8009a86:	d1f9      	bne.n	8009a7c <_Unwind_VRS_Pop+0x118>
 8009a88:	4608      	mov	r0, r1
 8009a8a:	b197      	cbz	r7, 8009ab2 <_Unwind_VRS_Pop+0x14e>
 8009a8c:	2e10      	cmp	r6, #16
 8009a8e:	4632      	mov	r2, r6
 8009a90:	a944      	add	r1, sp, #272	; 0x110
 8009a92:	bf38      	it	cc
 8009a94:	2210      	movcc	r2, #16
 8009a96:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8009a9a:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8009a9e:	0079      	lsls	r1, r7, #1
 8009aa0:	3a04      	subs	r2, #4
 8009aa2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009aa6:	f850 5b04 	ldr.w	r5, [r0], #4
 8009aaa:	f842 5f04 	str.w	r5, [r2, #4]!
 8009aae:	4281      	cmp	r1, r0
 8009ab0:	d1f9      	bne.n	8009aa6 <_Unwind_VRS_Pop+0x142>
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d047      	beq.n	8009b46 <_Unwind_VRS_Pop+0x1e2>
 8009ab6:	2e0f      	cmp	r6, #15
 8009ab8:	63a1      	str	r1, [r4, #56]	; 0x38
 8009aba:	d932      	bls.n	8009b22 <_Unwind_VRS_Pop+0x1be>
 8009abc:	b117      	cbz	r7, 8009ac4 <_Unwind_VRS_Pop+0x160>
 8009abe:	a802      	add	r0, sp, #8
 8009ac0:	f000 f894 	bl	8009bec <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8009ac4:	2000      	movs	r0, #0
 8009ac6:	e761      	b.n	800998c <_Unwind_VRS_Pop+0x28>
 8009ac8:	2e0f      	cmp	r6, #15
 8009aca:	f63f af5e 	bhi.w	800998a <_Unwind_VRS_Pop+0x26>
 8009ace:	2700      	movs	r7, #0
 8009ad0:	6822      	ldr	r2, [r4, #0]
 8009ad2:	07d1      	lsls	r1, r2, #31
 8009ad4:	d50d      	bpl.n	8009af2 <_Unwind_VRS_Pop+0x18e>
 8009ad6:	f022 0101 	bic.w	r1, r2, #1
 8009ada:	2b05      	cmp	r3, #5
 8009adc:	6021      	str	r1, [r4, #0]
 8009ade:	9301      	str	r3, [sp, #4]
 8009ae0:	4620      	mov	r0, r4
 8009ae2:	d052      	beq.n	8009b8a <_Unwind_VRS_Pop+0x226>
 8009ae4:	f022 0203 	bic.w	r2, r2, #3
 8009ae8:	f840 2b48 	str.w	r2, [r0], #72
 8009aec:	f000 f872 	bl	8009bd4 <__gnu_Unwind_Save_VFP>
 8009af0:	9b01      	ldr	r3, [sp, #4]
 8009af2:	2f00      	cmp	r7, #0
 8009af4:	d051      	beq.n	8009b9a <_Unwind_VRS_Pop+0x236>
 8009af6:	6822      	ldr	r2, [r4, #0]
 8009af8:	0751      	lsls	r1, r2, #29
 8009afa:	d436      	bmi.n	8009b6a <_Unwind_VRS_Pop+0x206>
 8009afc:	2b01      	cmp	r3, #1
 8009afe:	d03e      	beq.n	8009b7e <_Unwind_VRS_Pop+0x21a>
 8009b00:	2e0f      	cmp	r6, #15
 8009b02:	d806      	bhi.n	8009b12 <_Unwind_VRS_Pop+0x1ae>
 8009b04:	a822      	add	r0, sp, #136	; 0x88
 8009b06:	9301      	str	r3, [sp, #4]
 8009b08:	f000 f86c 	bl	8009be4 <__gnu_Unwind_Save_VFP_D>
 8009b0c:	9b01      	ldr	r3, [sp, #4]
 8009b0e:	2f00      	cmp	r7, #0
 8009b10:	d0a8      	beq.n	8009a64 <_Unwind_VRS_Pop+0x100>
 8009b12:	a802      	add	r0, sp, #8
 8009b14:	9301      	str	r3, [sp, #4]
 8009b16:	f000 f86d 	bl	8009bf4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8009b1a:	9b01      	ldr	r3, [sp, #4]
 8009b1c:	f1c6 0210 	rsb	r2, r6, #16
 8009b20:	e7a2      	b.n	8009a68 <_Unwind_VRS_Pop+0x104>
 8009b22:	a822      	add	r0, sp, #136	; 0x88
 8009b24:	f000 f85a 	bl	8009bdc <__gnu_Unwind_Restore_VFP_D>
 8009b28:	e7c8      	b.n	8009abc <_Unwind_VRS_Pop+0x158>
 8009b2a:	2f10      	cmp	r7, #16
 8009b2c:	d9cf      	bls.n	8009ace <_Unwind_VRS_Pop+0x16a>
 8009b2e:	3f10      	subs	r7, #16
 8009b30:	e7ce      	b.n	8009ad0 <_Unwind_VRS_Pop+0x16c>
 8009b32:	f023 0310 	bic.w	r3, r3, #16
 8009b36:	6023      	str	r3, [r4, #0]
 8009b38:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8009b3c:	9201      	str	r2, [sp, #4]
 8009b3e:	f000 f8ab 	bl	8009c98 <__gnu_Unwind_Save_WMMXC>
 8009b42:	9a01      	ldr	r2, [sp, #4]
 8009b44:	e72c      	b.n	80099a0 <_Unwind_VRS_Pop+0x3c>
 8009b46:	3104      	adds	r1, #4
 8009b48:	63a1      	str	r1, [r4, #56]	; 0x38
 8009b4a:	a822      	add	r0, sp, #136	; 0x88
 8009b4c:	f000 f83e 	bl	8009bcc <__gnu_Unwind_Restore_VFP>
 8009b50:	e7b8      	b.n	8009ac4 <_Unwind_VRS_Pop+0x160>
 8009b52:	2f00      	cmp	r7, #0
 8009b54:	d19a      	bne.n	8009a8c <_Unwind_VRS_Pop+0x128>
 8009b56:	4601      	mov	r1, r0
 8009b58:	e7ab      	b.n	8009ab2 <_Unwind_VRS_Pop+0x14e>
 8009b5a:	f023 0308 	bic.w	r3, r3, #8
 8009b5e:	6023      	str	r3, [r4, #0]
 8009b60:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8009b64:	f000 f86c 	bl	8009c40 <__gnu_Unwind_Save_WMMXD>
 8009b68:	e73f      	b.n	80099ea <_Unwind_VRS_Pop+0x86>
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f022 0204 	bic.w	r2, r2, #4
 8009b70:	f840 2bd0 	str.w	r2, [r0], #208
 8009b74:	9301      	str	r3, [sp, #4]
 8009b76:	f000 f83d 	bl	8009bf4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8009b7a:	9b01      	ldr	r3, [sp, #4]
 8009b7c:	e7be      	b.n	8009afc <_Unwind_VRS_Pop+0x198>
 8009b7e:	a822      	add	r0, sp, #136	; 0x88
 8009b80:	9301      	str	r3, [sp, #4]
 8009b82:	f000 f827 	bl	8009bd4 <__gnu_Unwind_Save_VFP>
 8009b86:	9b01      	ldr	r3, [sp, #4]
 8009b88:	e7c8      	b.n	8009b1c <_Unwind_VRS_Pop+0x1b8>
 8009b8a:	f041 0102 	orr.w	r1, r1, #2
 8009b8e:	f840 1b48 	str.w	r1, [r0], #72
 8009b92:	f000 f827 	bl	8009be4 <__gnu_Unwind_Save_VFP_D>
 8009b96:	9b01      	ldr	r3, [sp, #4]
 8009b98:	e7ab      	b.n	8009af2 <_Unwind_VRS_Pop+0x18e>
 8009b9a:	2b01      	cmp	r3, #1
 8009b9c:	d003      	beq.n	8009ba6 <_Unwind_VRS_Pop+0x242>
 8009b9e:	2e0f      	cmp	r6, #15
 8009ba0:	f63f af60 	bhi.w	8009a64 <_Unwind_VRS_Pop+0x100>
 8009ba4:	e7ae      	b.n	8009b04 <_Unwind_VRS_Pop+0x1a0>
 8009ba6:	a822      	add	r0, sp, #136	; 0x88
 8009ba8:	9301      	str	r3, [sp, #4]
 8009baa:	f000 f813 	bl	8009bd4 <__gnu_Unwind_Save_VFP>
 8009bae:	9b01      	ldr	r3, [sp, #4]
 8009bb0:	e758      	b.n	8009a64 <_Unwind_VRS_Pop+0x100>
 8009bb2:	bf00      	nop

08009bb4 <__restore_core_regs>:
 8009bb4:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8009bb8:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8009bbc:	469c      	mov	ip, r3
 8009bbe:	46a6      	mov	lr, r4
 8009bc0:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8009bc4:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8009bc8:	46e5      	mov	sp, ip
 8009bca:	bd00      	pop	{pc}

08009bcc <__gnu_Unwind_Restore_VFP>:
 8009bcc:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop

08009bd4 <__gnu_Unwind_Save_VFP>:
 8009bd4:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop

08009bdc <__gnu_Unwind_Restore_VFP_D>:
 8009bdc:	ec90 0b20 	vldmia	r0, {d0-d15}
 8009be0:	4770      	bx	lr
 8009be2:	bf00      	nop

08009be4 <__gnu_Unwind_Save_VFP_D>:
 8009be4:	ec80 0b20 	vstmia	r0, {d0-d15}
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop

08009bec <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8009bec:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop

08009bf4 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8009bf4:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8009bf8:	4770      	bx	lr
 8009bfa:	bf00      	nop

08009bfc <__gnu_Unwind_Restore_WMMXD>:
 8009bfc:	ecf0 0102 	ldfe	f0, [r0], #8
 8009c00:	ecf0 1102 	ldfe	f1, [r0], #8
 8009c04:	ecf0 2102 	ldfe	f2, [r0], #8
 8009c08:	ecf0 3102 	ldfe	f3, [r0], #8
 8009c0c:	ecf0 4102 	ldfe	f4, [r0], #8
 8009c10:	ecf0 5102 	ldfe	f5, [r0], #8
 8009c14:	ecf0 6102 	ldfe	f6, [r0], #8
 8009c18:	ecf0 7102 	ldfe	f7, [r0], #8
 8009c1c:	ecf0 8102 	ldfp	f0, [r0], #8
 8009c20:	ecf0 9102 	ldfp	f1, [r0], #8
 8009c24:	ecf0 a102 	ldfp	f2, [r0], #8
 8009c28:	ecf0 b102 	ldfp	f3, [r0], #8
 8009c2c:	ecf0 c102 	ldfp	f4, [r0], #8
 8009c30:	ecf0 d102 	ldfp	f5, [r0], #8
 8009c34:	ecf0 e102 	ldfp	f6, [r0], #8
 8009c38:	ecf0 f102 	ldfp	f7, [r0], #8
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop

08009c40 <__gnu_Unwind_Save_WMMXD>:
 8009c40:	ece0 0102 	stfe	f0, [r0], #8
 8009c44:	ece0 1102 	stfe	f1, [r0], #8
 8009c48:	ece0 2102 	stfe	f2, [r0], #8
 8009c4c:	ece0 3102 	stfe	f3, [r0], #8
 8009c50:	ece0 4102 	stfe	f4, [r0], #8
 8009c54:	ece0 5102 	stfe	f5, [r0], #8
 8009c58:	ece0 6102 	stfe	f6, [r0], #8
 8009c5c:	ece0 7102 	stfe	f7, [r0], #8
 8009c60:	ece0 8102 	stfp	f0, [r0], #8
 8009c64:	ece0 9102 	stfp	f1, [r0], #8
 8009c68:	ece0 a102 	stfp	f2, [r0], #8
 8009c6c:	ece0 b102 	stfp	f3, [r0], #8
 8009c70:	ece0 c102 	stfp	f4, [r0], #8
 8009c74:	ece0 d102 	stfp	f5, [r0], #8
 8009c78:	ece0 e102 	stfp	f6, [r0], #8
 8009c7c:	ece0 f102 	stfp	f7, [r0], #8
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop

08009c84 <__gnu_Unwind_Restore_WMMXC>:
 8009c84:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8009c88:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8009c8c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8009c90:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8009c94:	4770      	bx	lr
 8009c96:	bf00      	nop

08009c98 <__gnu_Unwind_Save_WMMXC>:
 8009c98:	fca0 8101 	stc2	1, cr8, [r0], #4
 8009c9c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8009ca0:	fca0 a101 	stc2	1, cr10, [r0], #4
 8009ca4:	fca0 b101 	stc2	1, cr11, [r0], #4
 8009ca8:	4770      	bx	lr
 8009caa:	bf00      	nop

08009cac <_Unwind_RaiseException>:
 8009cac:	46ec      	mov	ip, sp
 8009cae:	b500      	push	{lr}
 8009cb0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009cb4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8009cb8:	f04f 0300 	mov.w	r3, #0
 8009cbc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8009cc0:	a901      	add	r1, sp, #4
 8009cc2:	f7ff fbe9 	bl	8009498 <__gnu_Unwind_RaiseException>
 8009cc6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8009cca:	b012      	add	sp, #72	; 0x48
 8009ccc:	4770      	bx	lr
 8009cce:	bf00      	nop

08009cd0 <_Unwind_Resume>:
 8009cd0:	46ec      	mov	ip, sp
 8009cd2:	b500      	push	{lr}
 8009cd4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009cd8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8009cdc:	f04f 0300 	mov.w	r3, #0
 8009ce0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8009ce4:	a901      	add	r1, sp, #4
 8009ce6:	f7ff fc11 	bl	800950c <__gnu_Unwind_Resume>
 8009cea:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8009cee:	b012      	add	sp, #72	; 0x48
 8009cf0:	4770      	bx	lr
 8009cf2:	bf00      	nop

08009cf4 <_Unwind_Resume_or_Rethrow>:
 8009cf4:	46ec      	mov	ip, sp
 8009cf6:	b500      	push	{lr}
 8009cf8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009cfc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8009d00:	f04f 0300 	mov.w	r3, #0
 8009d04:	e92d 000c 	stmdb	sp!, {r2, r3}
 8009d08:	a901      	add	r1, sp, #4
 8009d0a:	f7ff fc21 	bl	8009550 <__gnu_Unwind_Resume_or_Rethrow>
 8009d0e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8009d12:	b012      	add	sp, #72	; 0x48
 8009d14:	4770      	bx	lr
 8009d16:	bf00      	nop

08009d18 <_Unwind_ForcedUnwind>:
 8009d18:	46ec      	mov	ip, sp
 8009d1a:	b500      	push	{lr}
 8009d1c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009d20:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8009d24:	f04f 0300 	mov.w	r3, #0
 8009d28:	e92d 000c 	stmdb	sp!, {r2, r3}
 8009d2c:	ab01      	add	r3, sp, #4
 8009d2e:	f7ff fbe3 	bl	80094f8 <__gnu_Unwind_ForcedUnwind>
 8009d32:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8009d36:	b012      	add	sp, #72	; 0x48
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop

08009d3c <_Unwind_Backtrace>:
 8009d3c:	46ec      	mov	ip, sp
 8009d3e:	b500      	push	{lr}
 8009d40:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009d44:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8009d48:	f04f 0300 	mov.w	r3, #0
 8009d4c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8009d50:	aa01      	add	r2, sp, #4
 8009d52:	f7ff fc5b 	bl	800960c <__gnu_Unwind_Backtrace>
 8009d56:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8009d5a:	b012      	add	sp, #72	; 0x48
 8009d5c:	4770      	bx	lr
 8009d5e:	bf00      	nop

08009d60 <next_unwind_byte>:
 8009d60:	7a03      	ldrb	r3, [r0, #8]
 8009d62:	b91b      	cbnz	r3, 8009d6c <next_unwind_byte+0xc>
 8009d64:	7a43      	ldrb	r3, [r0, #9]
 8009d66:	b943      	cbnz	r3, 8009d7a <next_unwind_byte+0x1a>
 8009d68:	20b0      	movs	r0, #176	; 0xb0
 8009d6a:	4770      	bx	lr
 8009d6c:	1e5a      	subs	r2, r3, #1
 8009d6e:	6803      	ldr	r3, [r0, #0]
 8009d70:	7202      	strb	r2, [r0, #8]
 8009d72:	021a      	lsls	r2, r3, #8
 8009d74:	6002      	str	r2, [r0, #0]
 8009d76:	0e18      	lsrs	r0, r3, #24
 8009d78:	4770      	bx	lr
 8009d7a:	6842      	ldr	r2, [r0, #4]
 8009d7c:	3b01      	subs	r3, #1
 8009d7e:	b410      	push	{r4}
 8009d80:	7243      	strb	r3, [r0, #9]
 8009d82:	6813      	ldr	r3, [r2, #0]
 8009d84:	2103      	movs	r1, #3
 8009d86:	1d14      	adds	r4, r2, #4
 8009d88:	7201      	strb	r1, [r0, #8]
 8009d8a:	021a      	lsls	r2, r3, #8
 8009d8c:	6044      	str	r4, [r0, #4]
 8009d8e:	6002      	str	r2, [r0, #0]
 8009d90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d94:	0e18      	lsrs	r0, r3, #24
 8009d96:	4770      	bx	lr

08009d98 <_Unwind_GetGR.constprop.0>:
 8009d98:	b500      	push	{lr}
 8009d9a:	b085      	sub	sp, #20
 8009d9c:	aa03      	add	r2, sp, #12
 8009d9e:	2300      	movs	r3, #0
 8009da0:	9200      	str	r2, [sp, #0]
 8009da2:	4619      	mov	r1, r3
 8009da4:	220c      	movs	r2, #12
 8009da6:	f7ff fbe3 	bl	8009570 <_Unwind_VRS_Get>
 8009daa:	9803      	ldr	r0, [sp, #12]
 8009dac:	b005      	add	sp, #20
 8009dae:	f85d fb04 	ldr.w	pc, [sp], #4
 8009db2:	bf00      	nop

08009db4 <unwind_UCB_from_context>:
 8009db4:	e7f0      	b.n	8009d98 <_Unwind_GetGR.constprop.0>
 8009db6:	bf00      	nop

08009db8 <__gnu_unwind_execute>:
 8009db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009dbc:	4606      	mov	r6, r0
 8009dbe:	b085      	sub	sp, #20
 8009dc0:	460d      	mov	r5, r1
 8009dc2:	f04f 0800 	mov.w	r8, #0
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f7ff ffca 	bl	8009d60 <next_unwind_byte>
 8009dcc:	28b0      	cmp	r0, #176	; 0xb0
 8009dce:	4604      	mov	r4, r0
 8009dd0:	f000 80b4 	beq.w	8009f3c <__gnu_unwind_execute+0x184>
 8009dd4:	f020 037f 	bic.w	r3, r0, #127	; 0x7f
 8009dd8:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8009ddc:	d020      	beq.n	8009e20 <__gnu_unwind_execute+0x68>
 8009dde:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8009de2:	2b80      	cmp	r3, #128	; 0x80
 8009de4:	d07a      	beq.n	8009edc <__gnu_unwind_execute+0x124>
 8009de6:	2b90      	cmp	r3, #144	; 0x90
 8009de8:	d035      	beq.n	8009e56 <__gnu_unwind_execute+0x9e>
 8009dea:	2ba0      	cmp	r3, #160	; 0xa0
 8009dec:	d048      	beq.n	8009e80 <__gnu_unwind_execute+0xc8>
 8009dee:	2bb0      	cmp	r3, #176	; 0xb0
 8009df0:	d05c      	beq.n	8009eac <__gnu_unwind_execute+0xf4>
 8009df2:	2bc0      	cmp	r3, #192	; 0xc0
 8009df4:	f000 8089 	beq.w	8009f0a <__gnu_unwind_execute+0x152>
 8009df8:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8009dfc:	2bd0      	cmp	r3, #208	; 0xd0
 8009dfe:	d10b      	bne.n	8009e18 <__gnu_unwind_execute+0x60>
 8009e00:	f000 0207 	and.w	r2, r0, #7
 8009e04:	3201      	adds	r2, #1
 8009e06:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8009e0a:	2305      	movs	r3, #5
 8009e0c:	2101      	movs	r1, #1
 8009e0e:	4630      	mov	r0, r6
 8009e10:	f7ff fda8 	bl	8009964 <_Unwind_VRS_Pop>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	d0d6      	beq.n	8009dc6 <__gnu_unwind_execute+0xe>
 8009e18:	2009      	movs	r0, #9
 8009e1a:	b005      	add	sp, #20
 8009e1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e20:	f10d 090c 	add.w	r9, sp, #12
 8009e24:	4619      	mov	r1, r3
 8009e26:	0087      	lsls	r7, r0, #2
 8009e28:	f8cd 9000 	str.w	r9, [sp]
 8009e2c:	220d      	movs	r2, #13
 8009e2e:	4630      	mov	r0, r6
 8009e30:	f7ff fb9e 	bl	8009570 <_Unwind_VRS_Get>
 8009e34:	b2ff      	uxtb	r7, r7
 8009e36:	9b03      	ldr	r3, [sp, #12]
 8009e38:	f8cd 9000 	str.w	r9, [sp]
 8009e3c:	3704      	adds	r7, #4
 8009e3e:	0660      	lsls	r0, r4, #25
 8009e40:	bf4c      	ite	mi
 8009e42:	1bdf      	submi	r7, r3, r7
 8009e44:	18ff      	addpl	r7, r7, r3
 8009e46:	2300      	movs	r3, #0
 8009e48:	4619      	mov	r1, r3
 8009e4a:	220d      	movs	r2, #13
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	9703      	str	r7, [sp, #12]
 8009e50:	f7ff fbb4 	bl	80095bc <_Unwind_VRS_Set>
 8009e54:	e7b7      	b.n	8009dc6 <__gnu_unwind_execute+0xe>
 8009e56:	f000 030d 	and.w	r3, r0, #13
 8009e5a:	2b0d      	cmp	r3, #13
 8009e5c:	d0dc      	beq.n	8009e18 <__gnu_unwind_execute+0x60>
 8009e5e:	af03      	add	r7, sp, #12
 8009e60:	2300      	movs	r3, #0
 8009e62:	f000 020f 	and.w	r2, r0, #15
 8009e66:	4619      	mov	r1, r3
 8009e68:	9700      	str	r7, [sp, #0]
 8009e6a:	4630      	mov	r0, r6
 8009e6c:	f7ff fb80 	bl	8009570 <_Unwind_VRS_Get>
 8009e70:	2300      	movs	r3, #0
 8009e72:	9700      	str	r7, [sp, #0]
 8009e74:	4619      	mov	r1, r3
 8009e76:	220d      	movs	r2, #13
 8009e78:	4630      	mov	r0, r6
 8009e7a:	f7ff fb9f 	bl	80095bc <_Unwind_VRS_Set>
 8009e7e:	e7a2      	b.n	8009dc6 <__gnu_unwind_execute+0xe>
 8009e80:	43c2      	mvns	r2, r0
 8009e82:	f44f 637f 	mov.w	r3, #4080	; 0xff0
 8009e86:	f002 0207 	and.w	r2, r2, #7
 8009e8a:	fa43 f202 	asr.w	r2, r3, r2
 8009e8e:	0701      	lsls	r1, r0, #28
 8009e90:	ea02 0203 	and.w	r2, r2, r3
 8009e94:	f04f 0300 	mov.w	r3, #0
 8009e98:	bf48      	it	mi
 8009e9a:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	f7ff fd5f 	bl	8009964 <_Unwind_VRS_Pop>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	d1b6      	bne.n	8009e18 <__gnu_unwind_execute+0x60>
 8009eaa:	e78c      	b.n	8009dc6 <__gnu_unwind_execute+0xe>
 8009eac:	28b1      	cmp	r0, #177	; 0xb1
 8009eae:	d04a      	beq.n	8009f46 <__gnu_unwind_execute+0x18e>
 8009eb0:	28b2      	cmp	r0, #178	; 0xb2
 8009eb2:	d053      	beq.n	8009f5c <__gnu_unwind_execute+0x1a4>
 8009eb4:	28b3      	cmp	r0, #179	; 0xb3
 8009eb6:	f000 8081 	beq.w	8009fbc <__gnu_unwind_execute+0x204>
 8009eba:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8009ebe:	2bb4      	cmp	r3, #180	; 0xb4
 8009ec0:	d0aa      	beq.n	8009e18 <__gnu_unwind_execute+0x60>
 8009ec2:	f000 0207 	and.w	r2, r0, #7
 8009ec6:	3201      	adds	r2, #1
 8009ec8:	2301      	movs	r3, #1
 8009eca:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8009ece:	4619      	mov	r1, r3
 8009ed0:	4630      	mov	r0, r6
 8009ed2:	f7ff fd47 	bl	8009964 <_Unwind_VRS_Pop>
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	d19e      	bne.n	8009e18 <__gnu_unwind_execute+0x60>
 8009eda:	e774      	b.n	8009dc6 <__gnu_unwind_execute+0xe>
 8009edc:	4628      	mov	r0, r5
 8009ede:	f7ff ff3f 	bl	8009d60 <next_unwind_byte>
 8009ee2:	0224      	lsls	r4, r4, #8
 8009ee4:	4320      	orrs	r0, r4
 8009ee6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009eea:	d095      	beq.n	8009e18 <__gnu_unwind_execute+0x60>
 8009eec:	0104      	lsls	r4, r0, #4
 8009eee:	2300      	movs	r3, #0
 8009ef0:	b2a2      	uxth	r2, r4
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	f7ff fd35 	bl	8009964 <_Unwind_VRS_Pop>
 8009efa:	2800      	cmp	r0, #0
 8009efc:	d18c      	bne.n	8009e18 <__gnu_unwind_execute+0x60>
 8009efe:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8009f02:	bf18      	it	ne
 8009f04:	f04f 0801 	movne.w	r8, #1
 8009f08:	e75d      	b.n	8009dc6 <__gnu_unwind_execute+0xe>
 8009f0a:	28c6      	cmp	r0, #198	; 0xc6
 8009f0c:	d062      	beq.n	8009fd4 <__gnu_unwind_execute+0x21c>
 8009f0e:	28c7      	cmp	r0, #199	; 0xc7
 8009f10:	d06c      	beq.n	8009fec <__gnu_unwind_execute+0x234>
 8009f12:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8009f16:	2bc0      	cmp	r3, #192	; 0xc0
 8009f18:	d07b      	beq.n	800a012 <__gnu_unwind_execute+0x25a>
 8009f1a:	28c8      	cmp	r0, #200	; 0xc8
 8009f1c:	f000 8091 	beq.w	800a042 <__gnu_unwind_execute+0x28a>
 8009f20:	28c9      	cmp	r0, #201	; 0xc9
 8009f22:	f47f af79 	bne.w	8009e18 <__gnu_unwind_execute+0x60>
 8009f26:	4628      	mov	r0, r5
 8009f28:	f7ff ff1a 	bl	8009d60 <next_unwind_byte>
 8009f2c:	0302      	lsls	r2, r0, #12
 8009f2e:	f000 000f 	and.w	r0, r0, #15
 8009f32:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8009f36:	3001      	adds	r0, #1
 8009f38:	4302      	orrs	r2, r0
 8009f3a:	e766      	b.n	8009e0a <__gnu_unwind_execute+0x52>
 8009f3c:	f1b8 0f00 	cmp.w	r8, #0
 8009f40:	d06e      	beq.n	800a020 <__gnu_unwind_execute+0x268>
 8009f42:	2000      	movs	r0, #0
 8009f44:	e769      	b.n	8009e1a <__gnu_unwind_execute+0x62>
 8009f46:	4628      	mov	r0, r5
 8009f48:	f7ff ff0a 	bl	8009d60 <next_unwind_byte>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	f43f af62 	beq.w	8009e18 <__gnu_unwind_execute+0x60>
 8009f54:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8009f58:	d0b9      	beq.n	8009ece <__gnu_unwind_execute+0x116>
 8009f5a:	e75d      	b.n	8009e18 <__gnu_unwind_execute+0x60>
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	f10d 090c 	add.w	r9, sp, #12
 8009f62:	220d      	movs	r2, #13
 8009f64:	4619      	mov	r1, r3
 8009f66:	f8cd 9000 	str.w	r9, [sp]
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	f7ff fb00 	bl	8009570 <_Unwind_VRS_Get>
 8009f70:	4628      	mov	r0, r5
 8009f72:	f7ff fef5 	bl	8009d60 <next_unwind_byte>
 8009f76:	0602      	lsls	r2, r0, #24
 8009f78:	f04f 0402 	mov.w	r4, #2
 8009f7c:	d50c      	bpl.n	8009f98 <__gnu_unwind_execute+0x1e0>
 8009f7e:	9b03      	ldr	r3, [sp, #12]
 8009f80:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8009f84:	40a0      	lsls	r0, r4
 8009f86:	4403      	add	r3, r0
 8009f88:	4628      	mov	r0, r5
 8009f8a:	9303      	str	r3, [sp, #12]
 8009f8c:	f7ff fee8 	bl	8009d60 <next_unwind_byte>
 8009f90:	0603      	lsls	r3, r0, #24
 8009f92:	f104 0407 	add.w	r4, r4, #7
 8009f96:	d4f2      	bmi.n	8009f7e <__gnu_unwind_execute+0x1c6>
 8009f98:	9b03      	ldr	r3, [sp, #12]
 8009f9a:	f8cd 9000 	str.w	r9, [sp]
 8009f9e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8009fa2:	fa00 f204 	lsl.w	r2, r0, r4
 8009fa6:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8009faa:	2300      	movs	r3, #0
 8009fac:	4414      	add	r4, r2
 8009fae:	4619      	mov	r1, r3
 8009fb0:	220d      	movs	r2, #13
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	9403      	str	r4, [sp, #12]
 8009fb6:	f7ff fb01 	bl	80095bc <_Unwind_VRS_Set>
 8009fba:	e704      	b.n	8009dc6 <__gnu_unwind_execute+0xe>
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	f7ff fecf 	bl	8009d60 <next_unwind_byte>
 8009fc2:	0301      	lsls	r1, r0, #12
 8009fc4:	f000 000f 	and.w	r0, r0, #15
 8009fc8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8009fcc:	1c42      	adds	r2, r0, #1
 8009fce:	2301      	movs	r3, #1
 8009fd0:	430a      	orrs	r2, r1
 8009fd2:	e77c      	b.n	8009ece <__gnu_unwind_execute+0x116>
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	f7ff fec3 	bl	8009d60 <next_unwind_byte>
 8009fda:	0301      	lsls	r1, r0, #12
 8009fdc:	f000 000f 	and.w	r0, r0, #15
 8009fe0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8009fe4:	1c42      	adds	r2, r0, #1
 8009fe6:	2303      	movs	r3, #3
 8009fe8:	430a      	orrs	r2, r1
 8009fea:	e770      	b.n	8009ece <__gnu_unwind_execute+0x116>
 8009fec:	4628      	mov	r0, r5
 8009fee:	f7ff feb7 	bl	8009d60 <next_unwind_byte>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	f43f af0f 	beq.w	8009e18 <__gnu_unwind_execute+0x60>
 8009ffa:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8009ffe:	f47f af0b 	bne.w	8009e18 <__gnu_unwind_execute+0x60>
 800a002:	2104      	movs	r1, #4
 800a004:	4630      	mov	r0, r6
 800a006:	f7ff fcad 	bl	8009964 <_Unwind_VRS_Pop>
 800a00a:	2800      	cmp	r0, #0
 800a00c:	f47f af04 	bne.w	8009e18 <__gnu_unwind_execute+0x60>
 800a010:	e6d9      	b.n	8009dc6 <__gnu_unwind_execute+0xe>
 800a012:	f000 020f 	and.w	r2, r0, #15
 800a016:	3201      	adds	r2, #1
 800a018:	2303      	movs	r3, #3
 800a01a:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 800a01e:	e756      	b.n	8009ece <__gnu_unwind_execute+0x116>
 800a020:	ac03      	add	r4, sp, #12
 800a022:	4643      	mov	r3, r8
 800a024:	220e      	movs	r2, #14
 800a026:	4641      	mov	r1, r8
 800a028:	9400      	str	r4, [sp, #0]
 800a02a:	4630      	mov	r0, r6
 800a02c:	f7ff faa0 	bl	8009570 <_Unwind_VRS_Get>
 800a030:	9400      	str	r4, [sp, #0]
 800a032:	4630      	mov	r0, r6
 800a034:	4643      	mov	r3, r8
 800a036:	220f      	movs	r2, #15
 800a038:	4641      	mov	r1, r8
 800a03a:	f7ff fabf 	bl	80095bc <_Unwind_VRS_Set>
 800a03e:	4640      	mov	r0, r8
 800a040:	e6eb      	b.n	8009e1a <__gnu_unwind_execute+0x62>
 800a042:	4628      	mov	r0, r5
 800a044:	f7ff fe8c 	bl	8009d60 <next_unwind_byte>
 800a048:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800a04c:	f000 030f 	and.w	r3, r0, #15
 800a050:	3210      	adds	r2, #16
 800a052:	3301      	adds	r3, #1
 800a054:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800a058:	e6d7      	b.n	8009e0a <__gnu_unwind_execute+0x52>
 800a05a:	bf00      	nop

0800a05c <__gnu_unwind_frame>:
 800a05c:	b510      	push	{r4, lr}
 800a05e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a060:	b084      	sub	sp, #16
 800a062:	685a      	ldr	r2, [r3, #4]
 800a064:	2003      	movs	r0, #3
 800a066:	f88d 000c 	strb.w	r0, [sp, #12]
 800a06a:	79dc      	ldrb	r4, [r3, #7]
 800a06c:	f88d 400d 	strb.w	r4, [sp, #13]
 800a070:	0212      	lsls	r2, r2, #8
 800a072:	3308      	adds	r3, #8
 800a074:	4608      	mov	r0, r1
 800a076:	a901      	add	r1, sp, #4
 800a078:	9201      	str	r2, [sp, #4]
 800a07a:	9302      	str	r3, [sp, #8]
 800a07c:	f7ff fe9c 	bl	8009db8 <__gnu_unwind_execute>
 800a080:	b004      	add	sp, #16
 800a082:	bd10      	pop	{r4, pc}

0800a084 <_Unwind_GetRegionStart>:
 800a084:	b508      	push	{r3, lr}
 800a086:	f7ff fe95 	bl	8009db4 <unwind_UCB_from_context>
 800a08a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800a08c:	bd08      	pop	{r3, pc}
 800a08e:	bf00      	nop

0800a090 <_Unwind_GetLanguageSpecificData>:
 800a090:	b508      	push	{r3, lr}
 800a092:	f7ff fe8f 	bl	8009db4 <unwind_UCB_from_context>
 800a096:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a098:	79d8      	ldrb	r0, [r3, #7]
 800a09a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a09e:	3008      	adds	r0, #8
 800a0a0:	bd08      	pop	{r3, pc}
 800a0a2:	bf00      	nop

0800a0a4 <_Unwind_GetTextRelBase>:
 800a0a4:	b508      	push	{r3, lr}
 800a0a6:	f004 fc0f 	bl	800e8c8 <abort>
 800a0aa:	bf00      	nop

0800a0ac <_Unwind_GetDataRelBase>:
 800a0ac:	b508      	push	{r3, lr}
 800a0ae:	f7ff fff9 	bl	800a0a4 <_Unwind_GetTextRelBase>
 800a0b2:	bf00      	nop

0800a0b4 <__aeabi_idiv0>:
 800a0b4:	4770      	bx	lr
 800a0b6:	bf00      	nop

0800a0b8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a0bc:	4a16      	ldr	r2, [pc, #88]	; (800a118 <SystemInit+0x60>)
 800a0be:	4b16      	ldr	r3, [pc, #88]	; (800a118 <SystemInit+0x60>)
 800a0c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a0c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a0cc:	4a13      	ldr	r2, [pc, #76]	; (800a11c <SystemInit+0x64>)
 800a0ce:	4b13      	ldr	r3, [pc, #76]	; (800a11c <SystemInit+0x64>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f043 0301 	orr.w	r3, r3, #1
 800a0d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a0d8:	4b10      	ldr	r3, [pc, #64]	; (800a11c <SystemInit+0x64>)
 800a0da:	2200      	movs	r2, #0
 800a0dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a0de:	4a0f      	ldr	r2, [pc, #60]	; (800a11c <SystemInit+0x64>)
 800a0e0:	4b0e      	ldr	r3, [pc, #56]	; (800a11c <SystemInit+0x64>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a0e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a0ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a0ee:	4b0b      	ldr	r3, [pc, #44]	; (800a11c <SystemInit+0x64>)
 800a0f0:	4a0b      	ldr	r2, [pc, #44]	; (800a120 <SystemInit+0x68>)
 800a0f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a0f4:	4a09      	ldr	r2, [pc, #36]	; (800a11c <SystemInit+0x64>)
 800a0f6:	4b09      	ldr	r3, [pc, #36]	; (800a11c <SystemInit+0x64>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a0fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a100:	4b06      	ldr	r3, [pc, #24]	; (800a11c <SystemInit+0x64>)
 800a102:	2200      	movs	r2, #0
 800a104:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800a106:	f000 f80d 	bl	800a124 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a10a:	4b03      	ldr	r3, [pc, #12]	; (800a118 <SystemInit+0x60>)
 800a10c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a110:	609a      	str	r2, [r3, #8]
#endif
}
 800a112:	bf00      	nop
 800a114:	bd80      	pop	{r7, pc}
 800a116:	bf00      	nop
 800a118:	e000ed00 	.word	0xe000ed00
 800a11c:	40023800 	.word	0x40023800
 800a120:	24003010 	.word	0x24003010

0800a124 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800a12a:	2300      	movs	r3, #0
 800a12c:	607b      	str	r3, [r7, #4]
 800a12e:	2300      	movs	r3, #0
 800a130:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800a132:	4a36      	ldr	r2, [pc, #216]	; (800a20c <SetSysClock+0xe8>)
 800a134:	4b35      	ldr	r3, [pc, #212]	; (800a20c <SetSysClock+0xe8>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a13c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800a13e:	4b33      	ldr	r3, [pc, #204]	; (800a20c <SetSysClock+0xe8>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a146:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	3301      	adds	r3, #1
 800a14c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d103      	bne.n	800a15c <SetSysClock+0x38>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800a15a:	d1f0      	bne.n	800a13e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800a15c:	4b2b      	ldr	r3, [pc, #172]	; (800a20c <SetSysClock+0xe8>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a164:	2b00      	cmp	r3, #0
 800a166:	d002      	beq.n	800a16e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800a168:	2301      	movs	r3, #1
 800a16a:	603b      	str	r3, [r7, #0]
 800a16c:	e001      	b.n	800a172 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800a16e:	2300      	movs	r3, #0
 800a170:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	2b01      	cmp	r3, #1
 800a176:	d142      	bne.n	800a1fe <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800a178:	4a24      	ldr	r2, [pc, #144]	; (800a20c <SetSysClock+0xe8>)
 800a17a:	4b24      	ldr	r3, [pc, #144]	; (800a20c <SetSysClock+0xe8>)
 800a17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a17e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a182:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800a184:	4a22      	ldr	r2, [pc, #136]	; (800a210 <SetSysClock+0xec>)
 800a186:	4b22      	ldr	r3, [pc, #136]	; (800a210 <SetSysClock+0xec>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a18e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800a190:	4a1e      	ldr	r2, [pc, #120]	; (800a20c <SetSysClock+0xe8>)
 800a192:	4b1e      	ldr	r3, [pc, #120]	; (800a20c <SetSysClock+0xe8>)
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800a198:	4a1c      	ldr	r2, [pc, #112]	; (800a20c <SetSysClock+0xe8>)
 800a19a:	4b1c      	ldr	r3, [pc, #112]	; (800a20c <SetSysClock+0xe8>)
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1a2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800a1a4:	4a19      	ldr	r2, [pc, #100]	; (800a20c <SetSysClock+0xe8>)
 800a1a6:	4b19      	ldr	r3, [pc, #100]	; (800a20c <SetSysClock+0xe8>)
 800a1a8:	689b      	ldr	r3, [r3, #8]
 800a1aa:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800a1ae:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800a1b0:	4b16      	ldr	r3, [pc, #88]	; (800a20c <SetSysClock+0xe8>)
 800a1b2:	4a18      	ldr	r2, [pc, #96]	; (800a214 <SetSysClock+0xf0>)
 800a1b4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800a1b6:	4a15      	ldr	r2, [pc, #84]	; (800a20c <SetSysClock+0xe8>)
 800a1b8:	4b14      	ldr	r3, [pc, #80]	; (800a20c <SetSysClock+0xe8>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a1c0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800a1c2:	bf00      	nop
 800a1c4:	4b11      	ldr	r3, [pc, #68]	; (800a20c <SetSysClock+0xe8>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d0f9      	beq.n	800a1c4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800a1d0:	4b11      	ldr	r3, [pc, #68]	; (800a218 <SetSysClock+0xf4>)
 800a1d2:	f240 6205 	movw	r2, #1541	; 0x605
 800a1d6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800a1d8:	4a0c      	ldr	r2, [pc, #48]	; (800a20c <SetSysClock+0xe8>)
 800a1da:	4b0c      	ldr	r3, [pc, #48]	; (800a20c <SetSysClock+0xe8>)
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	f023 0303 	bic.w	r3, r3, #3
 800a1e2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800a1e4:	4a09      	ldr	r2, [pc, #36]	; (800a20c <SetSysClock+0xe8>)
 800a1e6:	4b09      	ldr	r3, [pc, #36]	; (800a20c <SetSysClock+0xe8>)
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	f043 0302 	orr.w	r3, r3, #2
 800a1ee:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800a1f0:	bf00      	nop
 800a1f2:	4b06      	ldr	r3, [pc, #24]	; (800a20c <SetSysClock+0xe8>)
 800a1f4:	689b      	ldr	r3, [r3, #8]
 800a1f6:	f003 030c 	and.w	r3, r3, #12
 800a1fa:	2b08      	cmp	r3, #8
 800a1fc:	d1f9      	bne.n	800a1f2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800a1fe:	bf00      	nop
 800a200:	370c      	adds	r7, #12
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr
 800a20a:	bf00      	nop
 800a20c:	40023800 	.word	0x40023800
 800a210:	40007000 	.word	0x40007000
 800a214:	07405408 	.word	0x07405408
 800a218:	40023c00 	.word	0x40023c00

0800a21c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800a21c:	b480      	push	{r7}
 800a21e:	af00      	add	r7, sp, #0
}
 800a220:	bf00      	nop
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr
 800a22a:	bf00      	nop

0800a22c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800a22c:	b480      	push	{r7}
 800a22e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 800a230:	e7fe      	b.n	800a230 <HardFault_Handler+0x4>
 800a232:	bf00      	nop

0800a234 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800a234:	b480      	push	{r7}
 800a236:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800a238:	e7fe      	b.n	800a238 <MemManage_Handler+0x4>
 800a23a:	bf00      	nop

0800a23c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800a23c:	b480      	push	{r7}
 800a23e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800a240:	e7fe      	b.n	800a240 <BusFault_Handler+0x4>
 800a242:	bf00      	nop

0800a244 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800a244:	b480      	push	{r7}
 800a246:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800a248:	e7fe      	b.n	800a248 <UsageFault_Handler+0x4>
 800a24a:	bf00      	nop

0800a24c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800a24c:	b480      	push	{r7}
 800a24e:	af00      	add	r7, sp, #0
}
 800a250:	bf00      	nop
 800a252:	46bd      	mov	sp, r7
 800a254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a258:	4770      	bx	lr
 800a25a:	bf00      	nop

0800a25c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800a25c:	b480      	push	{r7}
 800a25e:	af00      	add	r7, sp, #0
}
 800a260:	bf00      	nop
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr
 800a26a:	bf00      	nop

0800a26c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800a26c:	b480      	push	{r7}
 800a26e:	af00      	add	r7, sp, #0
}
 800a270:	bf00      	nop
 800a272:	46bd      	mov	sp, r7
 800a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a278:	4770      	bx	lr
 800a27a:	bf00      	nop

0800a27c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800a27c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a2b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800a280:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a282:	e003      	b.n	800a28c <LoopCopyDataInit>

0800a284 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a284:	4b0c      	ldr	r3, [pc, #48]	; (800a2b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800a286:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a288:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a28a:	3104      	adds	r1, #4

0800a28c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a28c:	480b      	ldr	r0, [pc, #44]	; (800a2bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800a28e:	4b0c      	ldr	r3, [pc, #48]	; (800a2c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800a290:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a292:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a294:	d3f6      	bcc.n	800a284 <CopyDataInit>
  ldr  r2, =_sbss
 800a296:	4a0b      	ldr	r2, [pc, #44]	; (800a2c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800a298:	e002      	b.n	800a2a0 <LoopFillZerobss>

0800a29a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800a29a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a29c:	f842 3b04 	str.w	r3, [r2], #4

0800a2a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a2a0:	4b09      	ldr	r3, [pc, #36]	; (800a2c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800a2a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a2a4:	d3f9      	bcc.n	800a29a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a2a6:	f7ff ff07 	bl	800a0b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a2aa:	f004 fd1f 	bl	800ecec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a2ae:	f000 f85b 	bl	800a368 <main>
  bx  lr    
 800a2b2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800a2b4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800a2b8:	08013a94 	.word	0x08013a94
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a2bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800a2c0:	2000067c 	.word	0x2000067c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800a2c4:	2000067c 	.word	0x2000067c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a2c8:	20000830 	.word	0x20000830

0800a2cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a2cc:	e7fe      	b.n	800a2cc <ADC_IRQHandler>
	...

0800a2d0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	6039      	str	r1, [r7, #0]
 800a2da:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800a2dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	da0b      	bge.n	800a2fc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800a2e4:	490d      	ldr	r1, [pc, #52]	; (800a31c <NVIC_SetPriority+0x4c>)
 800a2e6:	79fb      	ldrb	r3, [r7, #7]
 800a2e8:	f003 030f 	and.w	r3, r3, #15
 800a2ec:	3b04      	subs	r3, #4
 800a2ee:	683a      	ldr	r2, [r7, #0]
 800a2f0:	b2d2      	uxtb	r2, r2
 800a2f2:	0112      	lsls	r2, r2, #4
 800a2f4:	b2d2      	uxtb	r2, r2
 800a2f6:	440b      	add	r3, r1
 800a2f8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800a2fa:	e009      	b.n	800a310 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800a2fc:	4908      	ldr	r1, [pc, #32]	; (800a320 <NVIC_SetPriority+0x50>)
 800a2fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a302:	683a      	ldr	r2, [r7, #0]
 800a304:	b2d2      	uxtb	r2, r2
 800a306:	0112      	lsls	r2, r2, #4
 800a308:	b2d2      	uxtb	r2, r2
 800a30a:	440b      	add	r3, r1
 800a30c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a310:	bf00      	nop
 800a312:	370c      	adds	r7, #12
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr
 800a31c:	e000ed00 	.word	0xe000ed00
 800a320:	e000e100 	.word	0xe000e100

0800a324 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a332:	d301      	bcc.n	800a338 <SysTick_Config+0x14>
 800a334:	2301      	movs	r3, #1
 800a336:	e011      	b.n	800a35c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800a338:	4a0a      	ldr	r2, [pc, #40]	; (800a364 <SysTick_Config+0x40>)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a340:	3b01      	subs	r3, #1
 800a342:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800a344:	210f      	movs	r1, #15
 800a346:	f04f 30ff 	mov.w	r0, #4294967295
 800a34a:	f7ff ffc1 	bl	800a2d0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800a34e:	4b05      	ldr	r3, [pc, #20]	; (800a364 <SysTick_Config+0x40>)
 800a350:	2200      	movs	r2, #0
 800a352:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a354:	4b03      	ldr	r3, [pc, #12]	; (800a364 <SysTick_Config+0x40>)
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 800a356:	2207      	movs	r2, #7
 800a358:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3708      	adds	r7, #8
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	e000e010 	.word	0xe000e010

0800a368 <main>:

Robo robo;
Timer_Time robo_irq_timer;

int main(void)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b086      	sub	sp, #24
 800a36c:	af00      	add	r7, sp, #0
  SysTick_Config(SystemCoreClock/1000);
 800a36e:	4b10      	ldr	r3, [pc, #64]	; (800a3b0 <main+0x48>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a10      	ldr	r2, [pc, #64]	; (800a3b4 <main+0x4c>)
 800a374:	fba2 2303 	umull	r2, r3, r2, r3
 800a378:	099b      	lsrs	r3, r3, #6
 800a37a:	4618      	mov	r0, r3
 800a37c:	f7ff ffd2 	bl	800a324 <SysTick_Config>
  NRF24 radio;
 800a380:	1d3b      	adds	r3, r7, #4
 800a382:	4618      	mov	r0, r3
 800a384:	f001 f8d2 	bl	800b52c <_ZN5NRF24C1Ev>
  radio.is_rx=true;
 800a388:	2301      	movs	r3, #1
 800a38a:	723b      	strb	r3, [r7, #8]
  radio.Config();
 800a38c:	1d3b      	adds	r3, r7, #4
 800a38e:	4618      	mov	r0, r3
 800a390:	f001 f8f2 	bl	800b578 <_ZN5NRF246ConfigEv>
  radio.SetId(0);
 800a394:	1d3b      	adds	r3, r7, #4
 800a396:	2100      	movs	r1, #0
 800a398:	4618      	mov	r0, r3
 800a39a:	f001 fb8f 	bl	800babc <_ZN5NRF245SetIdEh>
  radio.NRF_CE->Set();
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f001 fe19 	bl	800bfd8 <_ZN4GPIO3SetEv>
  while (1){
    robo.Receive();
 800a3a6:	4804      	ldr	r0, [pc, #16]	; (800a3b8 <main+0x50>)
 800a3a8:	f000 fcce 	bl	800ad48 <_ZN4Robo7ReceiveEv>
  NRF24 radio;
  radio.is_rx=true;
  radio.Config();
  radio.SetId(0);
  radio.NRF_CE->Set();
  while (1){
 800a3ac:	e7fb      	b.n	800a3a6 <main+0x3e>
 800a3ae:	bf00      	nop
 800a3b0:	20000000 	.word	0x20000000
 800a3b4:	10624dd3 	.word	0x10624dd3
 800a3b8:	2000069c 	.word	0x2000069c

0800a3bc <TIM6_DAC_IRQHandler>:
    robo.Receive();
  }
}

extern "C" {
void TIM6_DAC_IRQHandler(){
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	af00      	add	r7, sp, #0
  if(TIM_GetITStatus(TIM6,TIM_IT_Update)){
 800a3c0:	2101      	movs	r1, #1
 800a3c2:	480a      	ldr	r0, [pc, #40]	; (800a3ec <TIM6_DAC_IRQHandler+0x30>)
 800a3c4:	f002 fc30 	bl	800cc28 <TIM_GetITStatus>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	bf14      	ite	ne
 800a3ce:	2301      	movne	r3, #1
 800a3d0:	2300      	moveq	r3, #0
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d006      	beq.n	800a3e6 <TIM6_DAC_IRQHandler+0x2a>
    TIM_ClearITPendingBit(TIM6,TIM_IT_Update);
 800a3d8:	2101      	movs	r1, #1
 800a3da:	4804      	ldr	r0, [pc, #16]	; (800a3ec <TIM6_DAC_IRQHandler+0x30>)
 800a3dc:	f002 fc4e 	bl	800cc7c <TIM_ClearITPendingBit>
	robo.control_speed();
 800a3e0:	4803      	ldr	r0, [pc, #12]	; (800a3f0 <TIM6_DAC_IRQHandler+0x34>)
 800a3e2:	f000 fdf1 	bl	800afc8 <_ZN4Robo13control_speedEv>
  }
}
 800a3e6:	bf00      	nop
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	40001000 	.word	0x40001000
 800a3f0:	2000069c 	.word	0x2000069c

0800a3f4 <SysTick_Handler>:
}

extern "C"{
  void SysTick_Handler(void){
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	af00      	add	r7, sp, #0
    TimingDelay_Decrement();
 800a3f8:	f000 f802 	bl	800a400 <_Z21TimingDelay_Decrementv>
  }
 800a3fc:	bf00      	nop
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <_Z21TimingDelay_Decrementv>:
}

void TimingDelay_Decrement(void){
 800a400:	b480      	push	{r7}
 800a402:	af00      	add	r7, sp, #0
  if(TimingDelay != 0x00){
 800a404:	4b09      	ldr	r3, [pc, #36]	; (800a42c <_Z21TimingDelay_Decrementv+0x2c>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	bf14      	ite	ne
 800a40c:	2301      	movne	r3, #1
 800a40e:	2300      	moveq	r3, #0
 800a410:	b2db      	uxtb	r3, r3
 800a412:	2b00      	cmp	r3, #0
 800a414:	d004      	beq.n	800a420 <_Z21TimingDelay_Decrementv+0x20>
    TimingDelay--;
 800a416:	4b05      	ldr	r3, [pc, #20]	; (800a42c <_Z21TimingDelay_Decrementv+0x2c>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	3b01      	subs	r3, #1
 800a41c:	4a03      	ldr	r2, [pc, #12]	; (800a42c <_Z21TimingDelay_Decrementv+0x2c>)
 800a41e:	6013      	str	r3, [r2, #0]
  }
}
 800a420:	bf00      	nop
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr
 800a42a:	bf00      	nop
 800a42c:	20000698 	.word	0x20000698

0800a430 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
 800a438:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 800a43a:	bf00      	nop
}
 800a43c:	370c      	adds	r7, #12
 800a43e:	46bd      	mov	sp, r7
 800a440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a444:	4770      	bx	lr
 800a446:	bf00      	nop

0800a448 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 800a448:	b480      	push	{r7}
 800a44a:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 800a44c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a450:	4618      	mov	r0, r3
 800a452:	46bd      	mov	sp, r7
 800a454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a458:	4770      	bx	lr
 800a45a:	bf00      	nop

0800a45c <_Z41__static_initialization_and_destruction_0ii>:
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b082      	sub	sp, #8
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d10a      	bne.n	800a482 <_Z41__static_initialization_and_destruction_0ii+0x26>
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a472:	4293      	cmp	r3, r2
 800a474:	d105      	bne.n	800a482 <_Z41__static_initialization_and_destruction_0ii+0x26>
	void SysTick_Handler(void);
}
void TimingDelay_Decrement(void);
void Delay_ms(uint32_t time_ms);

Robo robo;
 800a476:	4805      	ldr	r0, [pc, #20]	; (800a48c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 800a478:	f000 fac4 	bl	800aa04 <_ZN4RoboC1Ev>
Timer_Time robo_irq_timer;
 800a47c:	4804      	ldr	r0, [pc, #16]	; (800a490 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 800a47e:	f000 fa87 	bl	800a990 <_ZN10Timer_TimeC1Ev>
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
  /* TODO, implement your code here */
  return -1;
}
 800a482:	bf00      	nop
 800a484:	3708      	adds	r7, #8
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	2000069c 	.word	0x2000069c
 800a490:	20000740 	.word	0x20000740

0800a494 <_GLOBAL__sub_I_robo>:
 800a494:	b580      	push	{r7, lr}
 800a496:	af00      	add	r7, sp, #0
 800a498:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a49c:	2001      	movs	r0, #1
 800a49e:	f7ff ffdd 	bl	800a45c <_Z41__static_initialization_and_destruction_0ii>
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <_ZN5MySpiC1Ev>:
 *  Created on: Aug 17, 2016
 *      Author: lenovoi7
 */
#include "my_spi.h"

 MySpi::MySpi(){
 800a4a4:	b590      	push	{r4, r7, lr}
 800a4a6:	b08b      	sub	sp, #44	; 0x2c
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  CS_Gpio = new GPIO(GPIOA, GPIO_Pin_4);
 800a4ac:	2008      	movs	r0, #8
 800a4ae:	f003 f951 	bl	800d754 <_Znwj>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	461c      	mov	r4, r3
 800a4b6:	2210      	movs	r2, #16
 800a4b8:	492d      	ldr	r1, [pc, #180]	; (800a570 <_ZN5MySpiC1Ev+0xcc>)
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	f001 fd1a 	bl	800bef4 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	601c      	str	r4, [r3, #0]
  Spi_TimeOut=0x4000;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a4ca:	605a      	str	r2, [r3, #4]

  //MOSI, MISO, SCK GPIO configuration
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800a4cc:	2101      	movs	r1, #1
 800a4ce:	2001      	movs	r0, #1
 800a4d0:	f002 fcd0 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
  GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
  GPIO_SPI_Pins_initstruct.GPIO_Mode	= GPIO_Mode_AF;
 800a4d4:	2302      	movs	r3, #2
 800a4d6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  GPIO_SPI_Pins_initstruct.GPIO_OType = GPIO_OType_PP;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  GPIO_SPI_Pins_initstruct.GPIO_PuPd	= GPIO_PuPd_NOPULL;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  GPIO_SPI_Pins_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 800a4e6:	2302      	movs	r3, #2
 800a4e8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  GPIO_SPI_Pins_initstruct.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7;
 800a4ec:	23e0      	movs	r3, #224	; 0xe0
 800a4ee:	623b      	str	r3, [r7, #32]
  GPIO_Init(GPIOA, &GPIO_SPI_Pins_initstruct);
 800a4f0:	f107 0320 	add.w	r3, r7, #32
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	481e      	ldr	r0, [pc, #120]	; (800a570 <_ZN5MySpiC1Ev+0xcc>)
 800a4f8:	f002 fd5c 	bl	800cfb4 <GPIO_Init>
  GPIO_PinAFConfig(GPIOA , GPIO_PinSource5 , GPIO_AF_SPI1);
 800a4fc:	2205      	movs	r2, #5
 800a4fe:	2105      	movs	r1, #5
 800a500:	481b      	ldr	r0, [pc, #108]	; (800a570 <_ZN5MySpiC1Ev+0xcc>)
 800a502:	f002 fe1f 	bl	800d144 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 800a506:	2205      	movs	r2, #5
 800a508:	2106      	movs	r1, #6
 800a50a:	4819      	ldr	r0, [pc, #100]	; (800a570 <_ZN5MySpiC1Ev+0xcc>)
 800a50c:	f002 fe1a 	bl	800d144 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 800a510:	2205      	movs	r2, #5
 800a512:	2107      	movs	r1, #7
 800a514:	4816      	ldr	r0, [pc, #88]	; (800a570 <_ZN5MySpiC1Ev+0xcc>)
 800a516:	f002 fe15 	bl	800d144 <GPIO_PinAFConfig>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 800a51a:	2101      	movs	r1, #1
 800a51c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a520:	f002 fce8 	bl	800cef4 <RCC_APB2PeriphClockCmd>
  SPI_InitTypeDef SPI_InitStruct;
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 800a524:	2318      	movs	r3, #24
 800a526:	833b      	strh	r3, [r7, #24]
  SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 800a528:	2300      	movs	r3, #0
 800a52a:	82bb      	strh	r3, [r7, #20]
  SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 800a52c:	2300      	movs	r3, #0
 800a52e:	827b      	strh	r3, [r7, #18]
  SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 800a530:	2300      	movs	r3, #0
 800a532:	823b      	strh	r3, [r7, #16]
  SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800a534:	2300      	movs	r3, #0
 800a536:	81bb      	strh	r3, [r7, #12]
  SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 800a538:	2300      	movs	r3, #0
 800a53a:	837b      	strh	r3, [r7, #26]
  SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 800a53c:	f44f 7382 	mov.w	r3, #260	; 0x104
 800a540:	81fb      	strh	r3, [r7, #14]
  SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 800a542:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a546:	82fb      	strh	r3, [r7, #22]
  SPI_Init(SPI1, &SPI_InitStruct);
 800a548:	f107 030c 	add.w	r3, r7, #12
 800a54c:	4619      	mov	r1, r3
 800a54e:	4809      	ldr	r0, [pc, #36]	; (800a574 <_ZN5MySpiC1Ev+0xd0>)
 800a550:	f002 fbf2 	bl	800cd38 <SPI_Init>
  SPI_Cmd(SPI1,ENABLE);
 800a554:	2101      	movs	r1, #1
 800a556:	4807      	ldr	r0, [pc, #28]	; (800a574 <_ZN5MySpiC1Ev+0xd0>)
 800a558:	f002 fc32 	bl	800cdc0 <SPI_Cmd>

  CS_Gpio->Set();
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4618      	mov	r0, r3
 800a562:	f001 fd39 	bl	800bfd8 <_ZN4GPIO3SetEv>
 }
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	4618      	mov	r0, r3
 800a56a:	372c      	adds	r7, #44	; 0x2c
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd90      	pop	{r4, r7, pc}
 800a570:	40020000 	.word	0x40020000
 800a574:	40013000 	.word	0x40013000

0800a578 <_ZN5MySpi8TransferEPhS0_i>:
int MySpi::Transfer(uint8_t *Data_IN, uint8_t *Data_OUT, int size){
 800a578:	b590      	push	{r4, r7, lr}
 800a57a:	b087      	sub	sp, #28
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
 800a584:	603b      	str	r3, [r7, #0]
  CS_Gpio->Reset();
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4618      	mov	r0, r3
 800a58c:	f001 fd34 	bl	800bff8 <_ZN4GPIO5ResetEv>
  SPI_I2S_ReceiveData(SPI1);
 800a590:	483b      	ldr	r0, [pc, #236]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a592:	f002 fc35 	bl	800ce00 <SPI_I2S_ReceiveData>
  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 800a596:	2102      	movs	r1, #2
 800a598:	4839      	ldr	r0, [pc, #228]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a59a:	f002 fc4f 	bl	800ce3c <SPI_I2S_GetFlagStatus>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	bf0c      	ite	eq
 800a5a4:	2301      	moveq	r3, #1
 800a5a6:	2300      	movne	r3, #0
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d000      	beq.n	800a5b0 <_ZN5MySpi8TransferEPhS0_i+0x38>
 800a5ae:	e7f2      	b.n	800a596 <_ZN5MySpi8TransferEPhS0_i+0x1e>

  for(int i=0; i<size; i++){
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	617b      	str	r3, [r7, #20]
 800a5b4:	697a      	ldr	r2, [r7, #20]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	da3c      	bge.n	800a636 <_ZN5MySpi8TransferEPhS0_i+0xbe>
	SPI_I2S_SendData(SPI1, Data_OUT[i]);
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	482d      	ldr	r0, [pc, #180]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a5ca:	f002 fc27 	bl	800ce1c <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 800a5ce:	2102      	movs	r1, #2
 800a5d0:	482b      	ldr	r0, [pc, #172]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a5d2:	f002 fc33 	bl	800ce3c <SPI_I2S_GetFlagStatus>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	bf0c      	ite	eq
 800a5dc:	2301      	moveq	r3, #1
 800a5de:	2300      	movne	r3, #0
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d000      	beq.n	800a5e8 <_ZN5MySpi8TransferEPhS0_i+0x70>
 800a5e6:	e7f2      	b.n	800a5ce <_ZN5MySpi8TransferEPhS0_i+0x56>

	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 800a5e8:	2180      	movs	r1, #128	; 0x80
 800a5ea:	4825      	ldr	r0, [pc, #148]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a5ec:	f002 fc26 	bl	800ce3c <SPI_I2S_GetFlagStatus>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	bf0c      	ite	eq
 800a5f6:	2301      	moveq	r3, #1
 800a5f8:	2300      	movne	r3, #0
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d000      	beq.n	800a602 <_ZN5MySpi8TransferEPhS0_i+0x8a>
 800a600:	e7f2      	b.n	800a5e8 <_ZN5MySpi8TransferEPhS0_i+0x70>

	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 800a602:	2101      	movs	r1, #1
 800a604:	481e      	ldr	r0, [pc, #120]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a606:	f002 fc19 	bl	800ce3c <SPI_I2S_GetFlagStatus>
 800a60a:	4603      	mov	r3, r0
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	bf0c      	ite	eq
 800a610:	2301      	moveq	r3, #1
 800a612:	2300      	movne	r3, #0
 800a614:	b2db      	uxtb	r3, r3
 800a616:	2b00      	cmp	r3, #0
 800a618:	d000      	beq.n	800a61c <_ZN5MySpi8TransferEPhS0_i+0xa4>
 800a61a:	e7f2      	b.n	800a602 <_ZN5MySpi8TransferEPhS0_i+0x8a>
    Data_IN[i] = SPI_I2S_ReceiveData(SPI1);
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	18d4      	adds	r4, r2, r3
 800a622:	4817      	ldr	r0, [pc, #92]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a624:	f002 fbec 	bl	800ce00 <SPI_I2S_ReceiveData>
 800a628:	4603      	mov	r3, r0
 800a62a:	b2db      	uxtb	r3, r3
 800a62c:	7023      	strb	r3, [r4, #0]
int MySpi::Transfer(uint8_t *Data_IN, uint8_t *Data_OUT, int size){
  CS_Gpio->Reset();
  SPI_I2S_ReceiveData(SPI1);
  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);

  for(int i=0; i<size; i++){
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	3301      	adds	r3, #1
 800a632:	617b      	str	r3, [r7, #20]
 800a634:	e7be      	b.n	800a5b4 <_ZN5MySpi8TransferEPhS0_i+0x3c>

	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
    Data_IN[i] = SPI_I2S_ReceiveData(SPI1);
  }

  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 800a636:	2180      	movs	r1, #128	; 0x80
 800a638:	4811      	ldr	r0, [pc, #68]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a63a:	f002 fbff 	bl	800ce3c <SPI_I2S_GetFlagStatus>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b01      	cmp	r3, #1
 800a642:	bf0c      	ite	eq
 800a644:	2301      	moveq	r3, #1
 800a646:	2300      	movne	r3, #0
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d000      	beq.n	800a650 <_ZN5MySpi8TransferEPhS0_i+0xd8>
 800a64e:	e7f2      	b.n	800a636 <_ZN5MySpi8TransferEPhS0_i+0xbe>
  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 800a650:	2102      	movs	r1, #2
 800a652:	480b      	ldr	r0, [pc, #44]	; (800a680 <_ZN5MySpi8TransferEPhS0_i+0x108>)
 800a654:	f002 fbf2 	bl	800ce3c <SPI_I2S_GetFlagStatus>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	bf0c      	ite	eq
 800a65e:	2301      	moveq	r3, #1
 800a660:	2300      	movne	r3, #0
 800a662:	b2db      	uxtb	r3, r3
 800a664:	2b00      	cmp	r3, #0
 800a666:	d000      	beq.n	800a66a <_ZN5MySpi8TransferEPhS0_i+0xf2>
 800a668:	e7f2      	b.n	800a650 <_ZN5MySpi8TransferEPhS0_i+0xd8>
  CS_Gpio->Set();
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4618      	mov	r0, r3
 800a670:	f001 fcb2 	bl	800bfd8 <_ZN4GPIO3SetEv>

  return 1;
 800a674:	2301      	movs	r3, #1
}
 800a676:	4618      	mov	r0, r3
 800a678:	371c      	adds	r7, #28
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd90      	pop	{r4, r7, pc}
 800a67e:	bf00      	nop
 800a680:	40013000 	.word	0x40013000

0800a684 <_ZN5dibreC1Ev>:
 *  Created on: Aug 24, 2016
 *      Author: OniasC
 */
#include "Pwm.h"
#include "dibre.h"
dibre::dibre()
 800a684:	b590      	push	{r4, r7, lr}
 800a686:	b087      	sub	sp, #28
 800a688:	af04      	add	r7, sp, #16
 800a68a:	6078      	str	r0, [r7, #4]
{
	Drible_Pwm = new Pwm(GPIOB, GPIO_Pin_15, TIM12, GPIO_PinSource15, GPIO_AF_TIM12, 2, false);
 800a68c:	2008      	movs	r0, #8
 800a68e:	f003 f861 	bl	800d754 <_Znwj>
 800a692:	4603      	mov	r3, r0
 800a694:	461c      	mov	r4, r3
 800a696:	2300      	movs	r3, #0
 800a698:	9303      	str	r3, [sp, #12]
 800a69a:	2302      	movs	r3, #2
 800a69c:	9302      	str	r3, [sp, #8]
 800a69e:	2309      	movs	r3, #9
 800a6a0:	9301      	str	r3, [sp, #4]
 800a6a2:	230f      	movs	r3, #15
 800a6a4:	9300      	str	r3, [sp, #0]
 800a6a6:	4b07      	ldr	r3, [pc, #28]	; (800a6c4 <_ZN5dibreC1Ev+0x40>)
 800a6a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a6ac:	4906      	ldr	r1, [pc, #24]	; (800a6c8 <_ZN5dibreC1Ev+0x44>)
 800a6ae:	4620      	mov	r0, r4
 800a6b0:	f000 fe00 	bl	800b2b4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	601c      	str	r4, [r3, #0]
	//Pwm oi;
	//Drible_Pwm = &oi;
	//o new substitui os comandos acima e ainda torna variavel "global"
}
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	370c      	adds	r7, #12
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd90      	pop	{r4, r7, pc}
 800a6c2:	bf00      	nop
 800a6c4:	40001800 	.word	0x40001800
 800a6c8:	40020400 	.word	0x40020400

0800a6cc <_ZN5dibre7Set_VelEt>:
void dibre::Set_Vel(uint16_t value){
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	807b      	strh	r3, [r7, #2]
	Drible_Pwm->set_DutyCycle(value);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	887a      	ldrh	r2, [r7, #2]
 800a6de:	4611      	mov	r1, r2
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f000 fee7 	bl	800b4b4 <_ZN3Pwm13set_DutyCycleEt>
}
 800a6e6:	bf00      	nop
 800a6e8:	3708      	adds	r7, #8
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}
 800a6ee:	bf00      	nop

0800a6f0 <_ZN3adc10ADC_ConfigEv>:
 *      Author: Maj Rocha
 */
#include "adc.h"
__IO uint16_t ADCConvertedValue[4];

void adc::ADC_Config(){
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b09e      	sub	sp, #120	; 0x78
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  ADC_InitTypeDef       ADC_InitStructure;
  ADC_CommonInitTypeDef ADC_CommonInitStructure;
  //DMA_InitTypeDef       DMA_InitStructure;
  GPIO_InitTypeDef      GPIO_InitStructure;
  /* Enable ADCx, DMA and GPIO clocks ****************************************/
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 800a6f8:	2101      	movs	r1, #1
 800a6fa:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800a6fe:	f002 fbb9 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800a702:	2101      	movs	r1, #1
 800a704:	2001      	movs	r0, #1
 800a706:	f002 fbb5 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800a70a:	2101      	movs	r1, #1
 800a70c:	2002      	movs	r0, #2
 800a70e:	f002 fbb1 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800a712:	2101      	movs	r1, #1
 800a714:	2004      	movs	r0, #4
 800a716:	f002 fbad 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800a71a:	2101      	movs	r1, #1
 800a71c:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a720:	f002 fbe8 	bl	800cef4 <RCC_APB2PeriphClockCmd>
  /* Configure ADC3 Channelx pin as analog input ******************************/
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 800a724:	2303      	movs	r3, #3
 800a726:	64bb      	str	r3, [r7, #72]	; 0x48
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 800a728:	2303      	movs	r3, #3
 800a72a:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 800a72e:	2300      	movs	r3, #0
 800a730:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 800a734:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a738:	4619      	mov	r1, r3
 800a73a:	4847      	ldr	r0, [pc, #284]	; (800a858 <_ZN3adc10ADC_ConfigEv+0x168>)
 800a73c:	f002 fc3a 	bl	800cfb4 <GPIO_Init>
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 800a740:	2301      	movs	r3, #1
 800a742:	64bb      	str	r3, [r7, #72]	; 0x48
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800a744:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a748:	4619      	mov	r1, r3
 800a74a:	4844      	ldr	r0, [pc, #272]	; (800a85c <_ZN3adc10ADC_ConfigEv+0x16c>)
 800a74c:	f002 fc32 	bl	800cfb4 <GPIO_Init>
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 800a750:	2304      	movs	r3, #4
 800a752:	64bb      	str	r3, [r7, #72]	; 0x48
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800a754:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a758:	4619      	mov	r1, r3
 800a75a:	4841      	ldr	r0, [pc, #260]	; (800a860 <_ZN3adc10ADC_ConfigEv+0x170>)
 800a75c:	f002 fc2a 	bl	800cfb4 <GPIO_Init>

  /* DMA2 Stream0 channel0 configuration **************************************/
  DMA_InitTypeDef DMA_InitStructure;
  DMA_InitStructure.DMA_Channel = DMA_Channel_0;
 800a760:	2300      	movs	r3, #0
 800a762:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADCConvertedValue;
 800a764:	4b3f      	ldr	r3, [pc, #252]	; (800a864 <_ZN3adc10ADC_ConfigEv+0x174>)
 800a766:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&(ADC1->DR);
 800a768:	4b3f      	ldr	r3, [pc, #252]	; (800a868 <_ZN3adc10ADC_ConfigEv+0x178>)
 800a76a:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 800a76c:	2300      	movs	r3, #0
 800a76e:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_BufferSize = 4;
 800a770:	2304      	movs	r3, #4
 800a772:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800a774:	2300      	movs	r3, #0
 800a776:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800a778:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a77c:	627b      	str	r3, [r7, #36]	; 0x24
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800a77e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a782:	62bb      	str	r3, [r7, #40]	; 0x28
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 800a784:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a788:	62fb      	str	r3, [r7, #44]	; 0x2c
  DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 800a78a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a78e:	633b      	str	r3, [r7, #48]	; 0x30
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800a790:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a794:	637b      	str	r3, [r7, #52]	; 0x34
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 800a796:	2304      	movs	r3, #4
 800a798:	63bb      	str	r3, [r7, #56]	; 0x38
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 800a79a:	2301      	movs	r3, #1
 800a79c:	63fb      	str	r3, [r7, #60]	; 0x3c
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	643b      	str	r3, [r7, #64]	; 0x40
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	647b      	str	r3, [r7, #68]	; 0x44
  DMA_Init(DMA2_Stream0, &DMA_InitStructure);
 800a7a6:	f107 030c 	add.w	r3, r7, #12
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	482f      	ldr	r0, [pc, #188]	; (800a86c <_ZN3adc10ADC_ConfigEv+0x17c>)
 800a7ae:	f002 fd13 	bl	800d1d8 <DMA_Init>
  /* DMA2_Stream0 enable */
  DMA_Cmd(DMA2_Stream0, ENABLE);
 800a7b2:	2101      	movs	r1, #1
 800a7b4:	482d      	ldr	r0, [pc, #180]	; (800a86c <_ZN3adc10ADC_ConfigEv+0x17c>)
 800a7b6:	f002 fd67 	bl	800d288 <DMA_Cmd>

  /* ADC Common Init **********************************************************/
  ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	653b      	str	r3, [r7, #80]	; 0x50
  ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	657b      	str	r3, [r7, #84]	; 0x54
  ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;//ADC_DMAAccessMode_2;//ADC_Direct_memory_access_mode_for_multi_mode
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	65bb      	str	r3, [r7, #88]	; 0x58
  ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CommonInit(&ADC_CommonInitStructure);
 800a7ca:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f002 fe6a 	bl	800d4a8 <ADC_CommonInit>
  /* ADC1 Init ****************************************************************/
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	663b      	str	r3, [r7, #96]	; 0x60
  ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	66bb      	str	r3, [r7, #104]	; 0x68
  ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	66fb      	str	r3, [r7, #108]	; 0x6c
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	673b      	str	r3, [r7, #112]	; 0x70
  ADC_InitStructure.ADC_NbrOfConversion = 4;
 800a7f0:	2304      	movs	r3, #4
 800a7f2:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
  ADC_Init(ADC1, &ADC_InitStructure);
 800a7f6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	481c      	ldr	r0, [pc, #112]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a7fe:	f002 fdfd 	bl	800d3fc <ADC_Init>

  /* ADC1 regular channels 10, 11 configuration */
  ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1, ADC_SampleTime_3Cycles);
 800a802:	2300      	movs	r3, #0
 800a804:	2201      	movs	r2, #1
 800a806:	210a      	movs	r1, #10
 800a808:	4819      	ldr	r0, [pc, #100]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a80a:	f002 fe91 	bl	800d530 <ADC_RegularChannelConfig>
  ADC_RegularChannelConfig(ADC1, ADC_Channel_11, 2, ADC_SampleTime_3Cycles);
 800a80e:	2300      	movs	r3, #0
 800a810:	2202      	movs	r2, #2
 800a812:	210b      	movs	r1, #11
 800a814:	4816      	ldr	r0, [pc, #88]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a816:	f002 fe8b 	bl	800d530 <ADC_RegularChannelConfig>
  ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 3, ADC_SampleTime_3Cycles);
 800a81a:	2300      	movs	r3, #0
 800a81c:	2203      	movs	r2, #3
 800a81e:	2108      	movs	r1, #8
 800a820:	4813      	ldr	r0, [pc, #76]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a822:	f002 fe85 	bl	800d530 <ADC_RegularChannelConfig>
  ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 4, ADC_SampleTime_3Cycles);
 800a826:	2300      	movs	r3, #0
 800a828:	2204      	movs	r2, #4
 800a82a:	2102      	movs	r1, #2
 800a82c:	4810      	ldr	r0, [pc, #64]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a82e:	f002 fe7f 	bl	800d530 <ADC_RegularChannelConfig>
  /* Enable DMA request after last transfer (Single-ADC mode) */
  ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 800a832:	2101      	movs	r1, #1
 800a834:	480e      	ldr	r0, [pc, #56]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a836:	f002 ff71 	bl	800d71c <ADC_DMARequestAfterLastTransferCmd>
  /* Enable ADC1 DMA */
  ADC_DMACmd(ADC1, ENABLE);
 800a83a:	2101      	movs	r1, #1
 800a83c:	480c      	ldr	r0, [pc, #48]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a83e:	f002 ff51 	bl	800d6e4 <ADC_DMACmd>
  /* Enable ADC1 */
  ADC_Cmd(ADC1, ENABLE);
 800a842:	2101      	movs	r1, #1
 800a844:	480a      	ldr	r0, [pc, #40]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a846:	f002 fe57 	bl	800d4f8 <ADC_Cmd>
  ADC_SoftwareStartConv(ADC1);
 800a84a:	4809      	ldr	r0, [pc, #36]	; (800a870 <_ZN3adc10ADC_ConfigEv+0x180>)
 800a84c:	f002 ff3a 	bl	800d6c4 <ADC_SoftwareStartConv>
}
 800a850:	bf00      	nop
 800a852:	3778      	adds	r7, #120	; 0x78
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}
 800a858:	40020800 	.word	0x40020800
 800a85c:	40020400 	.word	0x40020400
 800a860:	40020000 	.word	0x40020000
 800a864:	20000744 	.word	0x20000744
 800a868:	4001204c 	.word	0x4001204c
 800a86c:	40026410 	.word	0x40026410
 800a870:	40012000 	.word	0x40012000

0800a874 <_ZN3adc17adc_getConversionEv>:
float adc::adc_getConversion(){
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  return (float) 3.87*(ADCConvertedValue[0]/(float)4950);
 800a87c:	4b0a      	ldr	r3, [pc, #40]	; (800a8a8 <_ZN3adc17adc_getConversionEv+0x34>)
 800a87e:	881b      	ldrh	r3, [r3, #0]
 800a880:	b29b      	uxth	r3, r3
 800a882:	ee07 3a90 	vmov	s15, r3
 800a886:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a88a:	eddf 6a08 	vldr	s13, [pc, #32]	; 800a8ac <_ZN3adc17adc_getConversionEv+0x38>
 800a88e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a892:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800a8b0 <_ZN3adc17adc_getConversionEv+0x3c>
 800a896:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800a89a:	eeb0 0a67 	vmov.f32	s0, s15
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr
 800a8a8:	20000744 	.word	0x20000744
 800a8ac:	459ab000 	.word	0x459ab000
 800a8b0:	4077ae14 	.word	0x4077ae14

0800a8b4 <_ZN11Timer_Time2C1Ev>:
 */
#include "stm32f4xx.h"
#include "stm32f4_discovery.h"
#include "TimerTime2.h"

Timer_Time2::Timer_Time2(){
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b086      	sub	sp, #24
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 800a8bc:	2101      	movs	r1, #1
 800a8be:	2020      	movs	r0, #32
 800a8c0:	f002 faf8 	bl	800ceb4 <RCC_APB1PeriphClockCmd>
	TIM_DeInit(TIM7);
 800a8c4:	480d      	ldr	r0, [pc, #52]	; (800a8fc <_ZN11Timer_Time2C1Ev+0x48>)
 800a8c6:	f001 fd23 	bl	800c310 <TIM_DeInit>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_ClockDivision=0;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock);
 800a8d2:	4b0b      	ldr	r3, [pc, #44]	; (800a900 <_ZN11Timer_Time2C1Ev+0x4c>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_Period=1000000;
 800a8da:	4b0a      	ldr	r3, [pc, #40]	; (800a904 <_ZN11Timer_Time2C1Ev+0x50>)
 800a8dc:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInit(TIM7,&TIM_TimeBaseStructure);
 800a8de:	f107 030c 	add.w	r3, r7, #12
 800a8e2:	4619      	mov	r1, r3
 800a8e4:	4805      	ldr	r0, [pc, #20]	; (800a8fc <_ZN11Timer_Time2C1Ev+0x48>)
 800a8e6:	f001 fdf3 	bl	800c4d0 <TIM_TimeBaseInit>

	//codigo novo
	TIM_Cmd(TIM7,ENABLE);
 800a8ea:	2101      	movs	r1, #1
 800a8ec:	4803      	ldr	r0, [pc, #12]	; (800a8fc <_ZN11Timer_Time2C1Ev+0x48>)
 800a8ee:	f001 fe95 	bl	800c61c <TIM_Cmd>
};
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3718      	adds	r7, #24
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}
 800a8fc:	40001400 	.word	0x40001400
 800a900:	20000000 	.word	0x20000000
 800a904:	000f4240 	.word	0x000f4240

0800a908 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a908:	b480      	push	{r7}
 800a90a:	b083      	sub	sp, #12
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	4603      	mov	r3, r0
 800a910:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800a912:	4909      	ldr	r1, [pc, #36]	; (800a938 <NVIC_EnableIRQ+0x30>)
 800a914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a918:	095b      	lsrs	r3, r3, #5
 800a91a:	79fa      	ldrb	r2, [r7, #7]
 800a91c:	f002 021f 	and.w	r2, r2, #31
 800a920:	2001      	movs	r0, #1
 800a922:	fa00 f202 	lsl.w	r2, r0, r2
 800a926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a92a:	bf00      	nop
 800a92c:	370c      	adds	r7, #12
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr
 800a936:	bf00      	nop
 800a938:	e000e100 	.word	0xe000e100

0800a93c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b083      	sub	sp, #12
 800a940:	af00      	add	r7, sp, #0
 800a942:	4603      	mov	r3, r0
 800a944:	6039      	str	r1, [r7, #0]
 800a946:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800a948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	da0b      	bge.n	800a968 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800a950:	490d      	ldr	r1, [pc, #52]	; (800a988 <NVIC_SetPriority+0x4c>)
 800a952:	79fb      	ldrb	r3, [r7, #7]
 800a954:	f003 030f 	and.w	r3, r3, #15
 800a958:	3b04      	subs	r3, #4
 800a95a:	683a      	ldr	r2, [r7, #0]
 800a95c:	b2d2      	uxtb	r2, r2
 800a95e:	0112      	lsls	r2, r2, #4
 800a960:	b2d2      	uxtb	r2, r2
 800a962:	440b      	add	r3, r1
 800a964:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800a966:	e009      	b.n	800a97c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800a968:	4908      	ldr	r1, [pc, #32]	; (800a98c <NVIC_SetPriority+0x50>)
 800a96a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a96e:	683a      	ldr	r2, [r7, #0]
 800a970:	b2d2      	uxtb	r2, r2
 800a972:	0112      	lsls	r2, r2, #4
 800a974:	b2d2      	uxtb	r2, r2
 800a976:	440b      	add	r3, r1
 800a978:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a97c:	bf00      	nop
 800a97e:	370c      	adds	r7, #12
 800a980:	46bd      	mov	sp, r7
 800a982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a986:	4770      	bx	lr
 800a988:	e000ed00 	.word	0xe000ed00
 800a98c:	e000e100 	.word	0xe000e100

0800a990 <_ZN10Timer_TimeC1Ev>:
 */
#include "stm32f4xx.h"
#include "stm32f4_discovery.h"
#include "TimerTime.h"

Timer_Time::Timer_Time(){
 800a990:	b580      	push	{r7, lr}
 800a992:	b086      	sub	sp, #24
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 800a998:	2101      	movs	r1, #1
 800a99a:	2010      	movs	r0, #16
 800a99c:	f002 fa8a 	bl	800ceb4 <RCC_APB1PeriphClockCmd>
	TIM_DeInit(TIM6);
 800a9a0:	4815      	ldr	r0, [pc, #84]	; (800a9f8 <_ZN10Timer_TimeC1Ev+0x68>)
 800a9a2:	f001 fcb5 	bl	800c310 <TIM_DeInit>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_ClockDivision=0;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock/2/1000);
 800a9ae:	4b13      	ldr	r3, [pc, #76]	; (800a9fc <_ZN10Timer_TimeC1Ev+0x6c>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	4a13      	ldr	r2, [pc, #76]	; (800aa00 <_ZN10Timer_TimeC1Ev+0x70>)
 800a9b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a9b8:	09db      	lsrs	r3, r3, #7
 800a9ba:	b29b      	uxth	r3, r3
 800a9bc:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_Period=1;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInit(TIM6,&TIM_TimeBaseStructure);
 800a9c2:	f107 030c 	add.w	r3, r7, #12
 800a9c6:	4619      	mov	r1, r3
 800a9c8:	480b      	ldr	r0, [pc, #44]	; (800a9f8 <_ZN10Timer_TimeC1Ev+0x68>)
 800a9ca:	f001 fd81 	bl	800c4d0 <TIM_TimeBaseInit>

	//codigo novo
	TIM_ITConfig(TIM6,TIM_IT_Update,ENABLE);
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	2101      	movs	r1, #1
 800a9d2:	4809      	ldr	r0, [pc, #36]	; (800a9f8 <_ZN10Timer_TimeC1Ev+0x68>)
 800a9d4:	f002 f904 	bl	800cbe0 <TIM_ITConfig>
	TIM_Cmd(TIM6,ENABLE);
 800a9d8:	2101      	movs	r1, #1
 800a9da:	4807      	ldr	r0, [pc, #28]	; (800a9f8 <_ZN10Timer_TimeC1Ev+0x68>)
 800a9dc:	f001 fe1e 	bl	800c61c <TIM_Cmd>

	NVIC_SetPriority(TIM6_DAC_IRQn,1); //Mudado de TIM6_IRQn para TIM6_DAC_IRQn
 800a9e0:	2101      	movs	r1, #1
 800a9e2:	2036      	movs	r0, #54	; 0x36
 800a9e4:	f7ff ffaa 	bl	800a93c <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800a9e8:	2036      	movs	r0, #54	; 0x36
 800a9ea:	f7ff ff8d 	bl	800a908 <NVIC_EnableIRQ>

};
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3718      	adds	r7, #24
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	40001000 	.word	0x40001000
 800a9fc:	20000000 	.word	0x20000000
 800aa00:	10624dd3 	.word	0x10624dd3

0800aa04 <_ZN4RoboC1Ev>:
#define sin_phi 0.8480
#define cos_phi 0.52
#define sin_theta 0.7313
#define cos_theta -0.682

Robo::Robo()
 800aa04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa06:	b08d      	sub	sp, #52	; 0x34
 800aa08:	af06      	add	r7, sp, #24
 800aa0a:	60f8      	str	r0, [r7, #12]
{
	robo_timer = new Timer_Time2(); //valores ja setupados pro timer_time
 800aa0c:	2001      	movs	r0, #1
 800aa0e:	f002 fea1 	bl	800d754 <_Znwj>
 800aa12:	4603      	mov	r3, r0
 800aa14:	461c      	mov	r4, r3
 800aa16:	4620      	mov	r0, r4
 800aa18:	f7ff ff4c 	bl	800a8b4 <_ZN11Timer_Time2C1Ev>
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	62dc      	str	r4, [r3, #44]	; 0x2c

	for(int i=0; i<4; i++){
 800aa20:	2300      	movs	r3, #0
 800aa22:	617b      	str	r3, [r7, #20]
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	2b03      	cmp	r3, #3
 800aa28:	f300 80fc 	bgt.w	800ac24 <_ZN4RoboC1Ev+0x220>
	  ahpwms[i]     = new Pwm(MAH_Port[i], MAH_Pin[i], MAH_Tim[i], MAH_Af_Pin[i], MAH_Af[i], MAH_Ch[i], MAH_nState[i]);
 800aa2c:	2008      	movs	r0, #8
 800aa2e:	f002 fe91 	bl	800d754 <_Znwj>
 800aa32:	4603      	mov	r3, r0
 800aa34:	461d      	mov	r5, r3
 800aa36:	4aa9      	ldr	r2, [pc, #676]	; (800acdc <_ZN4RoboC1Ev+0x2d8>)
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 800aa3e:	4aa8      	ldr	r2, [pc, #672]	; (800ace0 <_ZN4RoboC1Ev+0x2dc>)
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa46:	60bb      	str	r3, [r7, #8]
 800aa48:	4aa6      	ldr	r2, [pc, #664]	; (800ace4 <_ZN4RoboC1Ev+0x2e0>)
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800aa50:	6079      	str	r1, [r7, #4]
 800aa52:	4aa5      	ldr	r2, [pc, #660]	; (800ace8 <_ZN4RoboC1Ev+0x2e4>)
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	4413      	add	r3, r2
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	49a4      	ldr	r1, [pc, #656]	; (800acec <_ZN4RoboC1Ev+0x2e8>)
 800aa5c:	697a      	ldr	r2, [r7, #20]
 800aa5e:	440a      	add	r2, r1
 800aa60:	7812      	ldrb	r2, [r2, #0]
 800aa62:	48a3      	ldr	r0, [pc, #652]	; (800acf0 <_ZN4RoboC1Ev+0x2ec>)
 800aa64:	6979      	ldr	r1, [r7, #20]
 800aa66:	4401      	add	r1, r0
 800aa68:	7809      	ldrb	r1, [r1, #0]
 800aa6a:	4ca2      	ldr	r4, [pc, #648]	; (800acf4 <_ZN4RoboC1Ev+0x2f0>)
 800aa6c:	6978      	ldr	r0, [r7, #20]
 800aa6e:	4420      	add	r0, r4
 800aa70:	7800      	ldrb	r0, [r0, #0]
 800aa72:	9003      	str	r0, [sp, #12]
 800aa74:	9102      	str	r1, [sp, #8]
 800aa76:	9201      	str	r2, [sp, #4]
 800aa78:	9300      	str	r3, [sp, #0]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	68ba      	ldr	r2, [r7, #8]
 800aa7e:	4631      	mov	r1, r6
 800aa80:	4628      	mov	r0, r5
 800aa82:	f000 fc17 	bl	800b2b4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	697a      	ldr	r2, [r7, #20]
 800aa8a:	320c      	adds	r2, #12
 800aa8c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
	  algpios[i]    = new GPIO(MAL_Port[i], MAL_Pin[i]);
 800aa90:	2008      	movs	r0, #8
 800aa92:	f002 fe5f 	bl	800d754 <_Znwj>
 800aa96:	4603      	mov	r3, r0
 800aa98:	461c      	mov	r4, r3
 800aa9a:	4a97      	ldr	r2, [pc, #604]	; (800acf8 <_ZN4RoboC1Ev+0x2f4>)
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800aaa2:	4a96      	ldr	r2, [pc, #600]	; (800acfc <_ZN4RoboC1Ev+0x2f8>)
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	461a      	mov	r2, r3
 800aaae:	4620      	mov	r0, r4
 800aab0:	f001 fa20 	bl	800bef4 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	697a      	ldr	r2, [r7, #20]
 800aab8:	3210      	adds	r2, #16
 800aaba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
	  bhpwms[i]     = new Pwm(MBH_Port[i], MBH_Pin[i], MBH_Tim[i], MBH_Af_Pin[i], MBH_Af[i], MBH_Ch[i], MBH_nState[i]);
 800aabe:	2008      	movs	r0, #8
 800aac0:	f002 fe48 	bl	800d754 <_Znwj>
 800aac4:	4603      	mov	r3, r0
 800aac6:	461d      	mov	r5, r3
 800aac8:	4a8d      	ldr	r2, [pc, #564]	; (800ad00 <_ZN4RoboC1Ev+0x2fc>)
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 800aad0:	4a8c      	ldr	r2, [pc, #560]	; (800ad04 <_ZN4RoboC1Ev+0x300>)
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aad8:	60bb      	str	r3, [r7, #8]
 800aada:	4a8b      	ldr	r2, [pc, #556]	; (800ad08 <_ZN4RoboC1Ev+0x304>)
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800aae2:	6079      	str	r1, [r7, #4]
 800aae4:	4a89      	ldr	r2, [pc, #548]	; (800ad0c <_ZN4RoboC1Ev+0x308>)
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	4413      	add	r3, r2
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	4988      	ldr	r1, [pc, #544]	; (800ad10 <_ZN4RoboC1Ev+0x30c>)
 800aaee:	697a      	ldr	r2, [r7, #20]
 800aaf0:	440a      	add	r2, r1
 800aaf2:	7812      	ldrb	r2, [r2, #0]
 800aaf4:	4887      	ldr	r0, [pc, #540]	; (800ad14 <_ZN4RoboC1Ev+0x310>)
 800aaf6:	6979      	ldr	r1, [r7, #20]
 800aaf8:	4401      	add	r1, r0
 800aafa:	7809      	ldrb	r1, [r1, #0]
 800aafc:	4c86      	ldr	r4, [pc, #536]	; (800ad18 <_ZN4RoboC1Ev+0x314>)
 800aafe:	6978      	ldr	r0, [r7, #20]
 800ab00:	4420      	add	r0, r4
 800ab02:	7800      	ldrb	r0, [r0, #0]
 800ab04:	9003      	str	r0, [sp, #12]
 800ab06:	9102      	str	r1, [sp, #8]
 800ab08:	9201      	str	r2, [sp, #4]
 800ab0a:	9300      	str	r3, [sp, #0]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	68ba      	ldr	r2, [r7, #8]
 800ab10:	4631      	mov	r1, r6
 800ab12:	4628      	mov	r0, r5
 800ab14:	f000 fbce 	bl	800b2b4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	697a      	ldr	r2, [r7, #20]
 800ab1c:	3214      	adds	r2, #20
 800ab1e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
	  blgpios[i]    = new GPIO(MBL_Port[i], MBL_Pin[i]);
 800ab22:	2008      	movs	r0, #8
 800ab24:	f002 fe16 	bl	800d754 <_Znwj>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	461c      	mov	r4, r3
 800ab2c:	4a7b      	ldr	r2, [pc, #492]	; (800ad1c <_ZN4RoboC1Ev+0x318>)
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ab34:	4a7a      	ldr	r2, [pc, #488]	; (800ad20 <_ZN4RoboC1Ev+0x31c>)
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	461a      	mov	r2, r3
 800ab40:	4620      	mov	r0, r4
 800ab42:	f001 f9d7 	bl	800bef4 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	697a      	ldr	r2, [r7, #20]
 800ab4a:	3218      	adds	r2, #24
 800ab4c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
	  encoders[i]   = new Encoder(M_EncA_Port[i], M_EncB_Port[i], M_EncA_Pin[i], M_EncB_Pin[i], M_Enc_Tim[i], M_EncA_Af_Pin[i], M_EncB_Af_Pin[i], M_Enc_Af[i]);
 800ab50:	2004      	movs	r0, #4
 800ab52:	f002 fdff 	bl	800d754 <_Znwj>
 800ab56:	4603      	mov	r3, r0
 800ab58:	461e      	mov	r6, r3
 800ab5a:	4a72      	ldr	r2, [pc, #456]	; (800ad24 <_ZN4RoboC1Ev+0x320>)
 800ab5c:	697b      	ldr	r3, [r7, #20]
 800ab5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab62:	60bb      	str	r3, [r7, #8]
 800ab64:	4a70      	ldr	r2, [pc, #448]	; (800ad28 <_ZN4RoboC1Ev+0x324>)
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ab6c:	607a      	str	r2, [r7, #4]
 800ab6e:	4a6f      	ldr	r2, [pc, #444]	; (800ad2c <_ZN4RoboC1Ev+0x328>)
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800ab76:	6038      	str	r0, [r7, #0]
 800ab78:	4a6d      	ldr	r2, [pc, #436]	; (800ad30 <_ZN4RoboC1Ev+0x32c>)
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab80:	496c      	ldr	r1, [pc, #432]	; (800ad34 <_ZN4RoboC1Ev+0x330>)
 800ab82:	697a      	ldr	r2, [r7, #20]
 800ab84:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ab88:	486b      	ldr	r0, [pc, #428]	; (800ad38 <_ZN4RoboC1Ev+0x334>)
 800ab8a:	6979      	ldr	r1, [r7, #20]
 800ab8c:	4401      	add	r1, r0
 800ab8e:	7809      	ldrb	r1, [r1, #0]
 800ab90:	4c6a      	ldr	r4, [pc, #424]	; (800ad3c <_ZN4RoboC1Ev+0x338>)
 800ab92:	6978      	ldr	r0, [r7, #20]
 800ab94:	4420      	add	r0, r4
 800ab96:	7800      	ldrb	r0, [r0, #0]
 800ab98:	4d69      	ldr	r5, [pc, #420]	; (800ad40 <_ZN4RoboC1Ev+0x33c>)
 800ab9a:	697c      	ldr	r4, [r7, #20]
 800ab9c:	442c      	add	r4, r5
 800ab9e:	7824      	ldrb	r4, [r4, #0]
 800aba0:	9404      	str	r4, [sp, #16]
 800aba2:	9003      	str	r0, [sp, #12]
 800aba4:	9102      	str	r1, [sp, #8]
 800aba6:	9201      	str	r2, [sp, #4]
 800aba8:	9300      	str	r3, [sp, #0]
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	68b9      	ldr	r1, [r7, #8]
 800abb0:	4630      	mov	r0, r6
 800abb2:	f001 fa31 	bl	800c018 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	697a      	ldr	r2, [r7, #20]
 800abba:	321c      	adds	r2, #28
 800abbc:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
	  motors[i]     = new Motor(ahpwms[i], algpios[i], bhpwms[i], blgpios[i], encoders[i], robo_timer);
 800abc0:	2080      	movs	r0, #128	; 0x80
 800abc2:	f002 fdc7 	bl	800d754 <_Znwj>
 800abc6:	4603      	mov	r3, r0
 800abc8:	461c      	mov	r4, r3
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	697a      	ldr	r2, [r7, #20]
 800abce:	320c      	adds	r2, #12
 800abd0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	3210      	adds	r2, #16
 800abda:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	697a      	ldr	r2, [r7, #20]
 800abe2:	3214      	adds	r2, #20
 800abe4:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	697a      	ldr	r2, [r7, #20]
 800abec:	3218      	adds	r2, #24
 800abee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abf2:	68fa      	ldr	r2, [r7, #12]
 800abf4:	6979      	ldr	r1, [r7, #20]
 800abf6:	311c      	adds	r1, #28
 800abf8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800abfc:	68f9      	ldr	r1, [r7, #12]
 800abfe:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800ac00:	9102      	str	r1, [sp, #8]
 800ac02:	9201      	str	r2, [sp, #4]
 800ac04:	9300      	str	r3, [sp, #0]
 800ac06:	4633      	mov	r3, r6
 800ac08:	462a      	mov	r2, r5
 800ac0a:	4601      	mov	r1, r0
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	f000 ffef 	bl	800bbf0 <_ZN5MotorC1EP3PwmP4GPIOS1_S3_P7EncoderP11Timer_Time2>
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	697a      	ldr	r2, [r7, #20]
 800ac16:	3220      	adds	r2, #32
 800ac18:	f843 4022 	str.w	r4, [r3, r2, lsl #2]

Robo::Robo()
{
	robo_timer = new Timer_Time2(); //valores ja setupados pro timer_time

	for(int i=0; i<4; i++){
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	3301      	adds	r3, #1
 800ac20:	617b      	str	r3, [r7, #20]
 800ac22:	e6ff      	b.n	800aa24 <_ZN4RoboC1Ev+0x20>
	  bhpwms[i]     = new Pwm(MBH_Port[i], MBH_Pin[i], MBH_Tim[i], MBH_Af_Pin[i], MBH_Af[i], MBH_Ch[i], MBH_nState[i]);
	  blgpios[i]    = new GPIO(MBL_Port[i], MBL_Pin[i]);
	  encoders[i]   = new Encoder(M_EncA_Port[i], M_EncB_Port[i], M_EncA_Pin[i], M_EncB_Pin[i], M_Enc_Tim[i], M_EncA_Af_Pin[i], M_EncB_Af_Pin[i], M_Enc_Af[i]);
	  motors[i]     = new Motor(ahpwms[i], algpios[i], bhpwms[i], blgpios[i], encoders[i], robo_timer);
	}
	batAdc = new adc();
 800ac24:	2001      	movs	r0, #1
 800ac26:	f002 fd95 	bl	800d754 <_Znwj>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	batAdc->ADC_Config();
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f7ff fd58 	bl	800a6f0 <_ZN3adc10ADC_ConfigEv>

	drible = new dibre();
 800ac40:	2004      	movs	r0, #4
 800ac42:	f002 fd87 	bl	800d754 <_Znwj>
 800ac46:	4603      	mov	r3, r0
 800ac48:	461c      	mov	r4, r3
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	f7ff fd1a 	bl	800a684 <_ZN5dibreC1Ev>
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	609c      	str	r4, [r3, #8]

	high_kick = new GPIO(GPIOD, GPIO_Pin_8);
 800ac54:	2008      	movs	r0, #8
 800ac56:	f002 fd7d 	bl	800d754 <_Znwj>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	461c      	mov	r4, r3
 800ac5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ac62:	4938      	ldr	r1, [pc, #224]	; (800ad44 <_ZN4RoboC1Ev+0x340>)
 800ac64:	4620      	mov	r0, r4
 800ac66:	f001 f945 	bl	800bef4 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	601c      	str	r4, [r3, #0]
	chute_baixo = new GPIO(GPIOD, GPIO_Pin_10);
 800ac6e:	2008      	movs	r0, #8
 800ac70:	f002 fd70 	bl	800d754 <_Znwj>
 800ac74:	4603      	mov	r3, r0
 800ac76:	461c      	mov	r4, r3
 800ac78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ac7c:	4931      	ldr	r1, [pc, #196]	; (800ad44 <_ZN4RoboC1Ev+0x340>)
 800ac7e:	4620      	mov	r0, r4
 800ac80:	f001 f938 	bl	800bef4 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	605c      	str	r4, [r3, #4]
    radio = new NRF24();
 800ac88:	2014      	movs	r0, #20
 800ac8a:	f002 fd63 	bl	800d754 <_Znwj>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	461c      	mov	r4, r3
 800ac92:	4620      	mov	r0, r4
 800ac94:	f000 fc4a 	bl	800b52c <_ZN5NRF24C1Ev>
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
    radio->is_rx=true;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800aca4:	2201      	movs	r2, #1
 800aca6:	711a      	strb	r2, [r3, #4]
    radio->Config();
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800acae:	4618      	mov	r0, r3
 800acb0:	f000 fc62 	bl	800b578 <_ZN5NRF246ConfigEv>
    radio->SetId(0);
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800acba:	2100      	movs	r1, #0
 800acbc:	4618      	mov	r0, r3
 800acbe:	f000 fefd 	bl	800babc <_ZN5NRF245SetIdEh>
    radio->NRF_CE->Set();
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	4618      	mov	r0, r3
 800accc:	f001 f984 	bl	800bfd8 <_ZN4GPIO3SetEv>
}
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	4618      	mov	r0, r3
 800acd4:	371c      	adds	r7, #28
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acda:	bf00      	nop
 800acdc:	20000004 	.word	0x20000004
 800ace0:	20000044 	.word	0x20000044
 800ace4:	20000084 	.word	0x20000084
 800ace8:	200000b4 	.word	0x200000b4
 800acec:	200000ac 	.word	0x200000ac
 800acf0:	200000a4 	.word	0x200000a4
 800acf4:	2000074c 	.word	0x2000074c
 800acf8:	20000014 	.word	0x20000014
 800acfc:	20000054 	.word	0x20000054
 800ad00:	20000024 	.word	0x20000024
 800ad04:	20000064 	.word	0x20000064
 800ad08:	20000094 	.word	0x20000094
 800ad0c:	200000b8 	.word	0x200000b8
 800ad10:	200000b0 	.word	0x200000b0
 800ad14:	200000a8 	.word	0x200000a8
 800ad18:	20000750 	.word	0x20000750
 800ad1c:	20000034 	.word	0x20000034
 800ad20:	20000074 	.word	0x20000074
 800ad24:	200000bc 	.word	0x200000bc
 800ad28:	200000cc 	.word	0x200000cc
 800ad2c:	200000dc 	.word	0x200000dc
 800ad30:	200000ec 	.word	0x200000ec
 800ad34:	200000fc 	.word	0x200000fc
 800ad38:	20000110 	.word	0x20000110
 800ad3c:	20000114 	.word	0x20000114
 800ad40:	2000010c 	.word	0x2000010c
 800ad44:	40020c00 	.word	0x40020c00

0800ad48 <_ZN4Robo7ReceiveEv>:
13 uint8_t battery level
14 uint8_t kick capacitors level
15 uint8_t flags como os sensor de posse da bola
16 uint8_t hardware id
 */
void Robo::Receive(){
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b08e      	sub	sp, #56	; 0x38
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  if(radio->DataReady()||(radio->RxEmpty()==0)){
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ad56:	4618      	mov	r0, r3
 800ad58:	f000 fede 	bl	800bb18 <_ZN5NRF249DataReadyEv>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d108      	bne.n	800ad74 <_ZN4Robo7ReceiveEv+0x2c>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f000 ff2f 	bl	800bbcc <_ZN5NRF247RxEmptyEv>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d101      	bne.n	800ad78 <_ZN4Robo7ReceiveEv+0x30>
 800ad74:	2301      	movs	r3, #1
 800ad76:	e000      	b.n	800ad7a <_ZN4Robo7ReceiveEv+0x32>
 800ad78:	2300      	movs	r3, #0
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d07d      	beq.n	800ae7a <_ZN4Robo7ReceiveEv+0x132>
    radio->NRF_CE->Reset();
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4618      	mov	r0, r3
 800ad88:	f001 f936 	bl	800bff8 <_ZN4GPIO5ResetEv>
    radio->CleanDataReady();
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ad92:	4618      	mov	r0, r3
 800ad94:	f000 fef6 	bl	800bb84 <_ZN5NRF2414CleanDataReadyEv>
    uint8_t data_in[27];
    radio->ReadPayload(data_in, 27);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ad9e:	f107 011c 	add.w	r1, r7, #28
 800ada2:	221b      	movs	r2, #27
 800ada4:	4618      	mov	r0, r3
 800ada6:	f000 fd41 	bl	800b82c <_ZN5NRF2411ReadPayloadEPhi>
    procPacket(data_in);
 800adaa:	f107 031c 	add.w	r3, r7, #28
 800adae:	4619      	mov	r1, r3
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f000 f87f 	bl	800aeb4 <_ZN4Robo10procPacketEPh>
    radio->FlushRx();
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800adbc:	4618      	mov	r0, r3
 800adbe:	f000 fdd7 	bl	800b970 <_ZN5NRF247FlushRxEv>
    nPacketReceived++;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800adc8:	1c5a      	adds	r2, r3, #1
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    if(nPacketReceived>10){
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800add6:	2b0a      	cmp	r3, #10
 800add8:	dd29      	ble.n	800ae2e <_ZN4Robo7ReceiveEv+0xe6>
      radio->FlushTx();
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ade0:	4618      	mov	r0, r3
 800ade2:	f000 fd9b 	bl	800b91c <_ZN5NRF247FlushTxEv>
      radio->CleanDataSent();
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800adec:	4618      	mov	r0, r3
 800adee:	f000 feb7 	bl	800bb60 <_ZN5NRF2413CleanDataSentEv>
  	  uint8_t data_out[17];
  	  uint8_t batLevel = 10*vBat;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 800adf8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800adfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae04:	edc7 7a00 	vstr	s15, [r7]
 800ae08:	783b      	ldrb	r3, [r7, #0]
 800ae0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  	  data_out[13] = batLevel;
 800ae0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ae12:	757b      	strb	r3, [r7, #21]
  	  radio->WriteAckPayload(data_out, 17);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ae1a:	f107 0108 	add.w	r1, r7, #8
 800ae1e:	2211      	movs	r2, #17
 800ae20:	4618      	mov	r0, r3
 800ae22:	f000 fdcf 	bl	800b9c4 <_ZN5NRF2415WriteAckPayloadEPhi>
  	  nPacketReceived = 0;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
	if(radio->MaxRt()){
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ae34:	4618      	mov	r0, r3
 800ae36:	f000 fe81 	bl	800bb3c <_ZN5NRF245MaxRtEv>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	bf14      	ite	ne
 800ae40:	2301      	movne	r3, #1
 800ae42:	2300      	moveq	r3, #0
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d00b      	beq.n	800ae62 <_ZN4Robo7ReceiveEv+0x11a>
	  radio->CleanMaxRt();
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ae50:	4618      	mov	r0, r3
 800ae52:	f000 fea9 	bl	800bba8 <_ZN5NRF2410CleanMaxRtEv>
	  radio->FlushTx();
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f000 fd5d 	bl	800b91c <_ZN5NRF247FlushTxEv>
	}
    radio->NRF_CE->Set();
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f001 f8b4 	bl	800bfd8 <_ZN4GPIO3SetEv>
    nVerifyPacket=0;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2200      	movs	r2, #0
 800ae74:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800ae78:	e006      	b.n	800ae88 <_ZN4Robo7ReceiveEv+0x140>
  }
  else{
    nVerifyPacket++;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae80:	1c5a      	adds	r2, r3, #1
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  }
  if(nVerifyPacket>0x3ee2){
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae8e:	f643 62e2 	movw	r2, #16098	; 0x3ee2
 800ae92:	4293      	cmp	r3, r2
 800ae94:	dd09      	ble.n	800aeaa <_ZN4Robo7ReceiveEv+0x162>
    set_speed(0, 0, 0);
 800ae96:	2300      	movs	r3, #0
 800ae98:	2200      	movs	r2, #0
 800ae9a:	2100      	movs	r1, #0
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f000 f8f7 	bl	800b090 <_ZN4Robo9set_speedEiii>
    nVerifyPacket=0;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2200      	movs	r2, #0
 800aea6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  }
}
 800aeaa:	bf00      	nop
 800aeac:	3738      	adds	r7, #56	; 0x38
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
 800aeb2:	bf00      	nop

0800aeb4 <_ZN4Robo10procPacketEPh>:
void Robo::procPacket(uint8_t *dataPacket){
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b086      	sub	sp, #24
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	6039      	str	r1, [r7, #0]
  if(dataPacket[0]=='a'){
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	2b61      	cmp	r3, #97	; 0x61
 800aec4:	d13d      	bne.n	800af42 <_ZN4Robo10procPacketEPh+0x8e>
	if((dataPacket[10]&0b00000001)) ChuteBaixo();
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	330a      	adds	r3, #10
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	f003 0301 	and.w	r3, r3, #1
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d002      	beq.n	800aeda <_ZN4Robo10procPacketEPh+0x26>
 800aed4:	6878      	ldr	r0, [r7, #4]
 800aed6:	f000 f857 	bl	800af88 <_ZN4Robo10ChuteBaixoEv>
	if((dataPacket[10]&0b00000010)) HighKick();
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	330a      	adds	r3, #10
 800aede:	781b      	ldrb	r3, [r3, #0]
 800aee0:	f003 0302 	and.w	r3, r3, #2
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d002      	beq.n	800aeee <_ZN4Robo10procPacketEPh+0x3a>
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f000 f82f 	bl	800af4c <_ZN4Robo8HighKickEv>
	int drible_vel;
	drible_vel = 10*dataPacket[11];
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	330b      	adds	r3, #11
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	461a      	mov	r2, r3
 800aef6:	4613      	mov	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4413      	add	r3, r2
 800aefc:	005b      	lsls	r3, r3, #1
 800aefe:	617b      	str	r3, [r7, #20]
	drible->Set_Vel(drible_vel);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	689b      	ldr	r3, [r3, #8]
 800af04:	697a      	ldr	r2, [r7, #20]
 800af06:	b292      	uxth	r2, r2
 800af08:	4611      	mov	r1, r2
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7ff fbde 	bl	800a6cc <_ZN5dibre7Set_VelEt>
	if(dataPacket[12]==0){
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	330c      	adds	r3, #12
 800af14:	781b      	ldrb	r3, [r3, #0]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d113      	bne.n	800af42 <_ZN4Robo10procPacketEPh+0x8e>
      int16_t v[3];
      memcpy(v, (dataPacket+13), 6);
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	f103 010d 	add.w	r1, r3, #13
 800af20:	f107 030c 	add.w	r3, r7, #12
 800af24:	2206      	movs	r2, #6
 800af26:	4618      	mov	r0, r3
 800af28:	f004 f945 	bl	800f1b6 <memcpy>
      set_speed(v[0], v[1], v[2]);
 800af2c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800af30:	4619      	mov	r1, r3
 800af32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800af36:	461a      	mov	r2, r3
 800af38:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 f8a7 	bl	800b090 <_ZN4Robo9set_speedEiii>
	}
  }
}
 800af42:	bf00      	nop
 800af44:	3718      	adds	r7, #24
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}
 800af4a:	bf00      	nop

0800af4c <_ZN4Robo8HighKickEv>:
void Robo::HighKick(){
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b084      	sub	sp, #16
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
	high_kick->Set();
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4618      	mov	r0, r3
 800af5a:	f001 f83d 	bl	800bfd8 <_ZN4GPIO3SetEv>
	for(int i=0;i<0xeee2;i++);
 800af5e:	2300      	movs	r3, #0
 800af60:	60fb      	str	r3, [r7, #12]
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	f64e 62e1 	movw	r2, #61153	; 0xeee1
 800af68:	4293      	cmp	r3, r2
 800af6a:	dc03      	bgt.n	800af74 <_ZN4Robo8HighKickEv+0x28>
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	3301      	adds	r3, #1
 800af70:	60fb      	str	r3, [r7, #12]
 800af72:	e7f6      	b.n	800af62 <_ZN4Robo8HighKickEv+0x16>
	high_kick->Reset();
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4618      	mov	r0, r3
 800af7a:	f001 f83d 	bl	800bff8 <_ZN4GPIO5ResetEv>
}
 800af7e:	bf00      	nop
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop

0800af88 <_ZN4Robo10ChuteBaixoEv>:

void Robo::ChuteBaixo(){
 800af88:	b580      	push	{r7, lr}
 800af8a:	b084      	sub	sp, #16
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
	chute_baixo->Set();
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	4618      	mov	r0, r3
 800af96:	f001 f81f 	bl	800bfd8 <_ZN4GPIO3SetEv>
	for(int i=0;i<0xeee2;i++);
 800af9a:	2300      	movs	r3, #0
 800af9c:	60fb      	str	r3, [r7, #12]
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	f64e 62e1 	movw	r2, #61153	; 0xeee1
 800afa4:	4293      	cmp	r3, r2
 800afa6:	dc03      	bgt.n	800afb0 <_ZN4Robo10ChuteBaixoEv+0x28>
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	3301      	adds	r3, #1
 800afac:	60fb      	str	r3, [r7, #12]
 800afae:	e7f6      	b.n	800af9e <_ZN4Robo10ChuteBaixoEv+0x16>
	chute_baixo->Reset();
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	685b      	ldr	r3, [r3, #4]
 800afb4:	4618      	mov	r0, r3
 800afb6:	f001 f81f 	bl	800bff8 <_ZN4GPIO5ResetEv>
}
 800afba:	bf00      	nop
 800afbc:	3710      	adds	r7, #16
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	0000      	movs	r0, r0
	...

0800afc8 <_ZN4Robo13control_speedEv>:
void Robo::control_pos(){
	for(int i=0; i<4; i++){
		motors[i]->Control_Pos(pos[i]);
	}
}
void Robo::control_speed(){
 800afc8:	b590      	push	{r4, r7, lr}
 800afca:	b085      	sub	sp, #20
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  vBat = 4.3*batAdc->adc_getConversion();
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afd6:	4618      	mov	r0, r3
 800afd8:	f7ff fc4c 	bl	800a874 <_ZN3adc17adc_getConversionEv>
 800afdc:	ee10 3a10 	vmov	r3, s0
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7fd fbf3 	bl	80087cc <__aeabi_f2d>
 800afe6:	a326      	add	r3, pc, #152	; (adr r3, 800b080 <_ZN4Robo13control_speedEv+0xb8>)
 800afe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afec:	f7fd fc42 	bl	8008874 <__aeabi_dmul>
 800aff0:	4603      	mov	r3, r0
 800aff2:	460c      	mov	r4, r1
 800aff4:	4618      	mov	r0, r3
 800aff6:	4621      	mov	r1, r4
 800aff8:	f7fd ff14 	bl	8008e24 <__aeabi_d2f>
 800affc:	4602      	mov	r2, r0
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  if(vBat>7.4){
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fd fbde 	bl	80087cc <__aeabi_f2d>
 800b010:	a31d      	add	r3, pc, #116	; (adr r3, 800b088 <_ZN4Robo13control_speedEv+0xc0>)
 800b012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b016:	f7fd febd 	bl	8008d94 <__aeabi_dcmpgt>
 800b01a:	4603      	mov	r3, r0
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d017      	beq.n	800b050 <_ZN4Robo13control_speedEv+0x88>
    for(int i=0; i<4; i++){
 800b020:	2300      	movs	r3, #0
 800b022:	60fb      	str	r3, [r7, #12]
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2b03      	cmp	r3, #3
 800b028:	dc24      	bgt.n	800b074 <_ZN4Robo13control_speedEv+0xac>
	  motors[i]->Control_Speed(speed[i]);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	68fa      	ldr	r2, [r7, #12]
 800b02e:	3220      	adds	r2, #32
 800b030:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b034:	687a      	ldr	r2, [r7, #4]
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	3306      	adds	r3, #6
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	4413      	add	r3, r2
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	b21b      	sxth	r3, r3
 800b042:	4619      	mov	r1, r3
 800b044:	f000 fdfa 	bl	800bc3c <_ZN5Motor13Control_SpeedEs>
	}
}
void Robo::control_speed(){
  vBat = 4.3*batAdc->adc_getConversion();
  if(vBat>7.4){
    for(int i=0; i<4; i++){
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	3301      	adds	r3, #1
 800b04c:	60fb      	str	r3, [r7, #12]
 800b04e:	e7e9      	b.n	800b024 <_ZN4Robo13control_speedEv+0x5c>
	  motors[i]->Control_Speed(speed[i]);
    }
  }
  else{
    for(int i=0; i<4; i++){
 800b050:	2300      	movs	r3, #0
 800b052:	60bb      	str	r3, [r7, #8]
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	2b03      	cmp	r3, #3
 800b058:	dc0c      	bgt.n	800b074 <_ZN4Robo13control_speedEv+0xac>
	  motors[i]->Answer(0);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	68ba      	ldr	r2, [r7, #8]
 800b05e:	3220      	adds	r2, #32
 800b060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b064:	2100      	movs	r1, #0
 800b066:	4618      	mov	r0, r3
 800b068:	f000 fe22 	bl	800bcb0 <_ZN5Motor6AnswerEs>
    for(int i=0; i<4; i++){
	  motors[i]->Control_Speed(speed[i]);
    }
  }
  else{
    for(int i=0; i<4; i++){
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	3301      	adds	r3, #1
 800b070:	60bb      	str	r3, [r7, #8]
 800b072:	e7ef      	b.n	800b054 <_ZN4Robo13control_speedEv+0x8c>
	  motors[i]->Answer(0);
    }
  }
}
 800b074:	bf00      	nop
 800b076:	3714      	adds	r7, #20
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd90      	pop	{r4, r7, pc}
 800b07c:	f3af 8000 	nop.w
 800b080:	33333333 	.word	0x33333333
 800b084:	40113333 	.word	0x40113333
 800b088:	9999999a 	.word	0x9999999a
 800b08c:	401d9999 	.word	0x401d9999

0800b090 <_ZN4Robo9set_speedEiii>:
void Robo::set_speed(int v_r, int v_t, int w){
 800b090:	b5b0      	push	{r4, r5, r7, lr}
 800b092:	b086      	sub	sp, #24
 800b094:	af00      	add	r7, sp, #0
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	60b9      	str	r1, [r7, #8]
 800b09a:	607a      	str	r2, [r7, #4]
 800b09c:	603b      	str	r3, [r7, #0]
	float R = 0.06; //TODO valor temporario
 800b09e:	4b84      	ldr	r3, [pc, #528]	; (800b2b0 <_ZN4Robo9set_speedEiii+0x220>)
 800b0a0:	617b      	str	r3, [r7, #20]

	speed[0] = -v_r*cos_phi + v_t*sin_phi + w*R;
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	425b      	negs	r3, r3
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7fd fb7e 	bl	80087a8 <__aeabi_i2d>
 800b0ac:	a378      	add	r3, pc, #480	; (adr r3, 800b290 <_ZN4Robo9set_speedEiii+0x200>)
 800b0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b2:	f7fd fbdf 	bl	8008874 <__aeabi_dmul>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	460c      	mov	r4, r1
 800b0ba:	4625      	mov	r5, r4
 800b0bc:	461c      	mov	r4, r3
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f7fd fb72 	bl	80087a8 <__aeabi_i2d>
 800b0c4:	a374      	add	r3, pc, #464	; (adr r3, 800b298 <_ZN4Robo9set_speedEiii+0x208>)
 800b0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ca:	f7fd fbd3 	bl	8008874 <__aeabi_dmul>
 800b0ce:	4602      	mov	r2, r0
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	4620      	mov	r0, r4
 800b0d4:	4629      	mov	r1, r5
 800b0d6:	f7fd fa1b 	bl	8008510 <__adddf3>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	460c      	mov	r4, r1
 800b0de:	4625      	mov	r5, r4
 800b0e0:	461c      	mov	r4, r3
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	ee07 3a90 	vmov	s15, r3
 800b0e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b0ec:	edd7 7a05 	vldr	s15, [r7, #20]
 800b0f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0f4:	ee17 0a90 	vmov	r0, s15
 800b0f8:	f7fd fb68 	bl	80087cc <__aeabi_f2d>
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	460b      	mov	r3, r1
 800b100:	4620      	mov	r0, r4
 800b102:	4629      	mov	r1, r5
 800b104:	f7fd fa04 	bl	8008510 <__adddf3>
 800b108:	4603      	mov	r3, r0
 800b10a:	460c      	mov	r4, r1
 800b10c:	4618      	mov	r0, r3
 800b10e:	4621      	mov	r1, r4
 800b110:	f7fd fe60 	bl	8008dd4 <__aeabi_d2iz>
 800b114:	4602      	mov	r2, r0
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	61da      	str	r2, [r3, #28]
	speed[2] = -v_r*cos_phi - v_t*sin_phi + w*R;
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	425b      	negs	r3, r3
 800b11e:	4618      	mov	r0, r3
 800b120:	f7fd fb42 	bl	80087a8 <__aeabi_i2d>
 800b124:	a35a      	add	r3, pc, #360	; (adr r3, 800b290 <_ZN4Robo9set_speedEiii+0x200>)
 800b126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12a:	f7fd fba3 	bl	8008874 <__aeabi_dmul>
 800b12e:	4603      	mov	r3, r0
 800b130:	460c      	mov	r4, r1
 800b132:	4625      	mov	r5, r4
 800b134:	461c      	mov	r4, r3
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f7fd fb36 	bl	80087a8 <__aeabi_i2d>
 800b13c:	a356      	add	r3, pc, #344	; (adr r3, 800b298 <_ZN4Robo9set_speedEiii+0x208>)
 800b13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b142:	f7fd fb97 	bl	8008874 <__aeabi_dmul>
 800b146:	4602      	mov	r2, r0
 800b148:	460b      	mov	r3, r1
 800b14a:	4620      	mov	r0, r4
 800b14c:	4629      	mov	r1, r5
 800b14e:	f7fd f9dd 	bl	800850c <__aeabi_dsub>
 800b152:	4603      	mov	r3, r0
 800b154:	460c      	mov	r4, r1
 800b156:	4625      	mov	r5, r4
 800b158:	461c      	mov	r4, r3
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	ee07 3a90 	vmov	s15, r3
 800b160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b164:	edd7 7a05 	vldr	s15, [r7, #20]
 800b168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b16c:	ee17 0a90 	vmov	r0, s15
 800b170:	f7fd fb2c 	bl	80087cc <__aeabi_f2d>
 800b174:	4602      	mov	r2, r0
 800b176:	460b      	mov	r3, r1
 800b178:	4620      	mov	r0, r4
 800b17a:	4629      	mov	r1, r5
 800b17c:	f7fd f9c8 	bl	8008510 <__adddf3>
 800b180:	4603      	mov	r3, r0
 800b182:	460c      	mov	r4, r1
 800b184:	4618      	mov	r0, r3
 800b186:	4621      	mov	r1, r4
 800b188:	f7fd fe24 	bl	8008dd4 <__aeabi_d2iz>
 800b18c:	4602      	mov	r2, r0
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	625a      	str	r2, [r3, #36]	; 0x24
	speed[3] = -v_r*cos_theta - v_t*sin_theta + w*R;
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	425b      	negs	r3, r3
 800b196:	4618      	mov	r0, r3
 800b198:	f7fd fb06 	bl	80087a8 <__aeabi_i2d>
 800b19c:	a340      	add	r3, pc, #256	; (adr r3, 800b2a0 <_ZN4Robo9set_speedEiii+0x210>)
 800b19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a2:	f7fd fb67 	bl	8008874 <__aeabi_dmul>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	460c      	mov	r4, r1
 800b1aa:	4625      	mov	r5, r4
 800b1ac:	461c      	mov	r4, r3
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f7fd fafa 	bl	80087a8 <__aeabi_i2d>
 800b1b4:	a33c      	add	r3, pc, #240	; (adr r3, 800b2a8 <_ZN4Robo9set_speedEiii+0x218>)
 800b1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ba:	f7fd fb5b 	bl	8008874 <__aeabi_dmul>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	460b      	mov	r3, r1
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	f7fd f9a1 	bl	800850c <__aeabi_dsub>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	460c      	mov	r4, r1
 800b1ce:	4625      	mov	r5, r4
 800b1d0:	461c      	mov	r4, r3
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	ee07 3a90 	vmov	s15, r3
 800b1d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b1dc:	edd7 7a05 	vldr	s15, [r7, #20]
 800b1e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1e4:	ee17 0a90 	vmov	r0, s15
 800b1e8:	f7fd faf0 	bl	80087cc <__aeabi_f2d>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	4629      	mov	r1, r5
 800b1f4:	f7fd f98c 	bl	8008510 <__adddf3>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	460c      	mov	r4, r1
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	4621      	mov	r1, r4
 800b200:	f7fd fde8 	bl	8008dd4 <__aeabi_d2iz>
 800b204:	4602      	mov	r2, r0
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	629a      	str	r2, [r3, #40]	; 0x28
	speed[1] = -v_r*cos_theta + v_t*sin_theta + w*R;
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	425b      	negs	r3, r3
 800b20e:	4618      	mov	r0, r3
 800b210:	f7fd faca 	bl	80087a8 <__aeabi_i2d>
 800b214:	a322      	add	r3, pc, #136	; (adr r3, 800b2a0 <_ZN4Robo9set_speedEiii+0x210>)
 800b216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21a:	f7fd fb2b 	bl	8008874 <__aeabi_dmul>
 800b21e:	4603      	mov	r3, r0
 800b220:	460c      	mov	r4, r1
 800b222:	4625      	mov	r5, r4
 800b224:	461c      	mov	r4, r3
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f7fd fabe 	bl	80087a8 <__aeabi_i2d>
 800b22c:	a31e      	add	r3, pc, #120	; (adr r3, 800b2a8 <_ZN4Robo9set_speedEiii+0x218>)
 800b22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b232:	f7fd fb1f 	bl	8008874 <__aeabi_dmul>
 800b236:	4602      	mov	r2, r0
 800b238:	460b      	mov	r3, r1
 800b23a:	4620      	mov	r0, r4
 800b23c:	4629      	mov	r1, r5
 800b23e:	f7fd f967 	bl	8008510 <__adddf3>
 800b242:	4603      	mov	r3, r0
 800b244:	460c      	mov	r4, r1
 800b246:	4625      	mov	r5, r4
 800b248:	461c      	mov	r4, r3
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	ee07 3a90 	vmov	s15, r3
 800b250:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b254:	edd7 7a05 	vldr	s15, [r7, #20]
 800b258:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b25c:	ee17 0a90 	vmov	r0, s15
 800b260:	f7fd fab4 	bl	80087cc <__aeabi_f2d>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4620      	mov	r0, r4
 800b26a:	4629      	mov	r1, r5
 800b26c:	f7fd f950 	bl	8008510 <__adddf3>
 800b270:	4603      	mov	r3, r0
 800b272:	460c      	mov	r4, r1
 800b274:	4618      	mov	r0, r3
 800b276:	4621      	mov	r1, r4
 800b278:	f7fd fdac 	bl	8008dd4 <__aeabi_d2iz>
 800b27c:	4602      	mov	r2, r0
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	621a      	str	r2, [r3, #32]
	        largest = max(abs(x) for x in speeds)
	        if largest > self.max_speed:
	            speeds = [x * self.max_speed / largest for x in speeds]
	        return speeds
*/
	return;
 800b282:	bf00      	nop
}
 800b284:	3718      	adds	r7, #24
 800b286:	46bd      	mov	sp, r7
 800b288:	bdb0      	pop	{r4, r5, r7, pc}
 800b28a:	bf00      	nop
 800b28c:	f3af 8000 	nop.w
 800b290:	0a3d70a4 	.word	0x0a3d70a4
 800b294:	3fe0a3d7 	.word	0x3fe0a3d7
 800b298:	e5604189 	.word	0xe5604189
 800b29c:	3feb22d0 	.word	0x3feb22d0
 800b2a0:	a9fbe76d 	.word	0xa9fbe76d
 800b2a4:	bfe5d2f1 	.word	0xbfe5d2f1
 800b2a8:	41f212d7 	.word	0x41f212d7
 800b2ac:	3fe766cf 	.word	0x3fe766cf
 800b2b0:	3d75c28f 	.word	0x3d75c28f

0800b2b4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */

#include "Pwm.h"
Pwm::Pwm(GPIO_TypeDef* Port, uint32_t Pin, TIM_TypeDef * Tim, uint8_t Af_Pin, uint8_t Af, uint8_t Channel, bool nState)
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b08e      	sub	sp, #56	; 0x38
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	60f8      	str	r0, [r7, #12]
 800b2bc:	60b9      	str	r1, [r7, #8]
 800b2be:	607a      	str	r2, [r7, #4]
 800b2c0:	603b      	str	r3, [r7, #0]
{
	if(Port == GPIOA)
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	4a71      	ldr	r2, [pc, #452]	; (800b48c <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1d8>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d103      	bne.n	800b2d2 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800b2ca:	2101      	movs	r1, #1
 800b2cc:	2001      	movs	r0, #1
 800b2ce:	f001 fdd1 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOB)
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	4a6e      	ldr	r2, [pc, #440]	; (800b490 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1dc>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d103      	bne.n	800b2e2 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x2e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800b2da:	2101      	movs	r1, #1
 800b2dc:	2002      	movs	r0, #2
 800b2de:	f001 fdc9 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOC)
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	4a6b      	ldr	r2, [pc, #428]	; (800b494 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e0>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d103      	bne.n	800b2f2 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x3e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800b2ea:	2101      	movs	r1, #1
 800b2ec:	2004      	movs	r0, #4
 800b2ee:	f001 fdc1 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOD)
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	4a68      	ldr	r2, [pc, #416]	; (800b498 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e4>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d103      	bne.n	800b302 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x4e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800b2fa:	2101      	movs	r1, #1
 800b2fc:	2008      	movs	r0, #8
 800b2fe:	f001 fdb9 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOE)
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	4a65      	ldr	r2, [pc, #404]	; (800b49c <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e8>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d103      	bne.n	800b312 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x5e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800b30a:	2101      	movs	r1, #1
 800b30c:	2010      	movs	r0, #16
 800b30e:	f001 fdb1 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Tim == TIM1)
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	4a62      	ldr	r2, [pc, #392]	; (800b4a0 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1ec>)
 800b316:	4293      	cmp	r3, r2
 800b318:	d103      	bne.n	800b322 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x6e>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800b31a:	2101      	movs	r1, #1
 800b31c:	2001      	movs	r0, #1
 800b31e:	f001 fde9 	bl	800cef4 <RCC_APB2PeriphClockCmd>
	if(Tim == TIM8)
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	4a5f      	ldr	r2, [pc, #380]	; (800b4a4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1f0>)
 800b326:	4293      	cmp	r3, r2
 800b328:	d103      	bne.n	800b332 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x7e>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 800b32a:	2101      	movs	r1, #1
 800b32c:	2002      	movs	r0, #2
 800b32e:	f001 fde1 	bl	800cef4 <RCC_APB2PeriphClockCmd>
	if(Tim == TIM12)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	4a5c      	ldr	r2, [pc, #368]	; (800b4a8 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1f4>)
 800b336:	4293      	cmp	r3, r2
 800b338:	d103      	bne.n	800b342 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x8e>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 800b33a:	2101      	movs	r1, #1
 800b33c:	2040      	movs	r0, #64	; 0x40
 800b33e:	f001 fdb9 	bl	800ceb4 <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800b342:	2302      	movs	r3, #2
 800b344:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800b348:	2300      	movs	r3, #0
 800b34a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800b34e:	2302      	movs	r3, #2
 800b350:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800b354:	2301      	movs	r3, #1
 800b356:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	GPIO_InitStructure.GPIO_Pin =  Pin;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_Init(Port, &GPIO_InitStructure); //onias
 800b35e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b362:	4619      	mov	r1, r3
 800b364:	68b8      	ldr	r0, [r7, #8]
 800b366:	f001 fe25 	bl	800cfb4 <GPIO_Init>
	GPIO_PinAFConfig(Port, Af_Pin, Af);
 800b36a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800b36e:	b29b      	uxth	r3, r3
 800b370:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800b374:	4619      	mov	r1, r3
 800b376:	68b8      	ldr	r0, [r7, #8]
 800b378:	f001 fee4 	bl	800d144 <GPIO_PinAFConfig>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;
 800b37c:	2300      	movs	r3, #0
 800b37e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 800b380:	2300      	movs	r3, #0
 800b382:	84fb      	strh	r3, [r7, #38]	; 0x26
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock/168000000)-1;
 800b384:	4b49      	ldr	r3, [pc, #292]	; (800b4ac <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1f8>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	4a49      	ldr	r2, [pc, #292]	; (800b4b0 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1fc>)
 800b38a:	fba2 2303 	umull	r2, r3, r2, r3
 800b38e:	0e9b      	lsrs	r3, r3, #26
 800b390:	b29b      	uxth	r3, r3
 800b392:	3b01      	subs	r3, #1
 800b394:	b29b      	uxth	r3, r3
 800b396:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM_TimeBaseStructure.TIM_Period=168000000/168000;
 800b398:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b39c:	62bb      	str	r3, [r7, #40]	; 0x28

	TIM_TimeBaseInit(Tim, &TIM_TimeBaseStructure);
 800b39e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b3a2:	4619      	mov	r1, r3
 800b3a4:	6838      	ldr	r0, [r7, #0]
 800b3a6:	f001 f893 	bl	800c4d0 <TIM_TimeBaseInit>
	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.TIM_OCMode=TIM_OCMode_PWM1;
 800b3aa:	2360      	movs	r3, #96	; 0x60
 800b3ac:	823b      	strh	r3, [r7, #16]
	if(!nState){
 800b3ae:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800b3b2:	f083 0301 	eor.w	r3, r3, #1
 800b3b6:	b2db      	uxtb	r3, r3
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d00b      	beq.n	800b3d4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x120>
		TIM_OCInitStructure.TIM_OutputState  = TIM_OutputState_Enable;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	827b      	strh	r3, [r7, #18]
		TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	82bb      	strh	r3, [r7, #20]
		TIM_OCInitStructure.TIM_Pulse        = 0;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	61bb      	str	r3, [r7, #24]
		TIM_OCInitStructure.TIM_OCPolarity   = TIM_OCPolarity_Low;
 800b3c8:	2302      	movs	r3, #2
 800b3ca:	83bb      	strh	r3, [r7, #28]
		TIM_OCInitStructure.TIM_OCIdleState  = TIM_OCIdleState_Set;
 800b3cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b3d0:	843b      	strh	r3, [r7, #32]
 800b3d2:	e00a      	b.n	800b3ea <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x136>
	}
	else{
	    TIM_OCInitStructure.TIM_OutputState  = TIM_OutputState_Disable;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	827b      	strh	r3, [r7, #18]
	    TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 800b3d8:	2304      	movs	r3, #4
 800b3da:	82bb      	strh	r3, [r7, #20]
	    TIM_OCInitStructure.TIM_Pulse        = 0;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	61bb      	str	r3, [r7, #24]
	    TIM_OCInitStructure.TIM_OCNPolarity  = TIM_OCNPolarity_Low;
 800b3e0:	2308      	movs	r3, #8
 800b3e2:	83fb      	strh	r3, [r7, #30]
        TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800b3e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3e8:	847b      	strh	r3, [r7, #34]	; 0x22
	}
	if(Channel==1){
 800b3ea:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800b3ee:	2b01      	cmp	r3, #1
 800b3f0:	d109      	bne.n	800b406 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x152>
		TIM_OC1Init(Tim, &TIM_OCInitStructure);
 800b3f2:	f107 0310 	add.w	r3, r7, #16
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	6838      	ldr	r0, [r7, #0]
 800b3fa:	f001 f92f 	bl	800c65c <TIM_OC1Init>
		TIM_OC1PreloadConfig(Tim, TIM_OCPreload_Enable);
 800b3fe:	2108      	movs	r1, #8
 800b400:	6838      	ldr	r0, [r7, #0]
 800b402:	f001 fb53 	bl	800caac <TIM_OC1PreloadConfig>
	}
	if(Channel==2){
 800b406:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800b40a:	2b02      	cmp	r3, #2
 800b40c:	d109      	bne.n	800b422 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x16e>
		TIM_OC2Init(Tim, &TIM_OCInitStructure);
 800b40e:	f107 0310 	add.w	r3, r7, #16
 800b412:	4619      	mov	r1, r3
 800b414:	6838      	ldr	r0, [r7, #0]
 800b416:	f001 f99b 	bl	800c750 <TIM_OC2Init>
		TIM_OC2PreloadConfig(Tim, TIM_OCPreload_Enable);
 800b41a:	2108      	movs	r1, #8
 800b41c:	6838      	ldr	r0, [r7, #0]
 800b41e:	f001 fb61 	bl	800cae4 <TIM_OC2PreloadConfig>
	}
	if(Channel==3){
 800b422:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800b426:	2b03      	cmp	r3, #3
 800b428:	d109      	bne.n	800b43e <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x18a>
		TIM_OC3Init(Tim, &TIM_OCInitStructure);
 800b42a:	f107 0310 	add.w	r3, r7, #16
 800b42e:	4619      	mov	r1, r3
 800b430:	6838      	ldr	r0, [r7, #0]
 800b432:	f001 fa15 	bl	800c860 <TIM_OC3Init>
		TIM_OC3PreloadConfig(Tim, TIM_OCPreload_Enable);
 800b436:	2108      	movs	r1, #8
 800b438:	6838      	ldr	r0, [r7, #0]
 800b43a:	f001 fb71 	bl	800cb20 <TIM_OC3PreloadConfig>
	}
	if(Channel==4){
 800b43e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800b442:	2b04      	cmp	r3, #4
 800b444:	d109      	bne.n	800b45a <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1a6>
		TIM_OC4Init(Tim, &TIM_OCInitStructure);
 800b446:	f107 0310 	add.w	r3, r7, #16
 800b44a:	4619      	mov	r1, r3
 800b44c:	6838      	ldr	r0, [r7, #0]
 800b44e:	f001 fa8d 	bl	800c96c <TIM_OC4Init>
		TIM_OC4PreloadConfig(Tim, TIM_OCPreload_Enable);
 800b452:	2108      	movs	r1, #8
 800b454:	6838      	ldr	r0, [r7, #0]
 800b456:	f001 fb7f 	bl	800cb58 <TIM_OC4PreloadConfig>
	}

	TIM_ARRPreloadConfig(Tim, ENABLE);
 800b45a:	2101      	movs	r1, #1
 800b45c:	6838      	ldr	r0, [r7, #0]
 800b45e:	f001 f8bd 	bl	800c5dc <TIM_ARRPreloadConfig>

	TIM_Cmd(Tim, ENABLE);
 800b462:	2101      	movs	r1, #1
 800b464:	6838      	ldr	r0, [r7, #0]
 800b466:	f001 f8d9 	bl	800c61c <TIM_Cmd>
	TIM_CtrlPWMOutputs(Tim,ENABLE);
 800b46a:	2101      	movs	r1, #1
 800b46c:	6838      	ldr	r0, [r7, #0]
 800b46e:	f001 fb91 	bl	800cb94 <TIM_CtrlPWMOutputs>
	PWM_Tim = Tim;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	683a      	ldr	r2, [r7, #0]
 800b476:	605a      	str	r2, [r3, #4]
	PWM_Channel = Channel;
 800b478:	f997 2048 	ldrsb.w	r2, [r7, #72]	; 0x48
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	701a      	strb	r2, [r3, #0]
};
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	4618      	mov	r0, r3
 800b484:	3738      	adds	r7, #56	; 0x38
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	40020000 	.word	0x40020000
 800b490:	40020400 	.word	0x40020400
 800b494:	40020800 	.word	0x40020800
 800b498:	40020c00 	.word	0x40020c00
 800b49c:	40021000 	.word	0x40021000
 800b4a0:	40010000 	.word	0x40010000
 800b4a4:	40010400 	.word	0x40010400
 800b4a8:	40001800 	.word	0x40001800
 800b4ac:	20000000 	.word	0x20000000
 800b4b0:	6642d929 	.word	0x6642d929

0800b4b4 <_ZN3Pwm13set_DutyCycleEt>:

void Pwm::set_DutyCycle(uint16_t duty_cycle1){
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
 800b4bc:	460b      	mov	r3, r1
 800b4be:	807b      	strh	r3, [r7, #2]
	if(PWM_Channel == 1)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f993 3000 	ldrsb.w	r3, [r3]
 800b4c6:	2b01      	cmp	r3, #1
 800b4c8:	d106      	bne.n	800b4d8 <_ZN3Pwm13set_DutyCycleEt+0x24>
		TIM_SetCompare1(PWM_Tim, duty_cycle1);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	887a      	ldrh	r2, [r7, #2]
 800b4d0:	4611      	mov	r1, r2
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f001 fab2 	bl	800ca3c <TIM_SetCompare1>
	if(PWM_Channel == 2)
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f993 3000 	ldrsb.w	r3, [r3]
 800b4de:	2b02      	cmp	r3, #2
 800b4e0:	d106      	bne.n	800b4f0 <_ZN3Pwm13set_DutyCycleEt+0x3c>
		TIM_SetCompare2(PWM_Tim, duty_cycle1);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	685b      	ldr	r3, [r3, #4]
 800b4e6:	887a      	ldrh	r2, [r7, #2]
 800b4e8:	4611      	mov	r1, r2
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f001 fab4 	bl	800ca58 <TIM_SetCompare2>
	if(PWM_Channel == 3)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f993 3000 	ldrsb.w	r3, [r3]
 800b4f6:	2b03      	cmp	r3, #3
 800b4f8:	d106      	bne.n	800b508 <_ZN3Pwm13set_DutyCycleEt+0x54>
		TIM_SetCompare3(PWM_Tim, duty_cycle1);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	685b      	ldr	r3, [r3, #4]
 800b4fe:	887a      	ldrh	r2, [r7, #2]
 800b500:	4611      	mov	r1, r2
 800b502:	4618      	mov	r0, r3
 800b504:	f001 fab6 	bl	800ca74 <TIM_SetCompare3>
	if(PWM_Channel == 4)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f993 3000 	ldrsb.w	r3, [r3]
 800b50e:	2b04      	cmp	r3, #4
 800b510:	d107      	bne.n	800b522 <_ZN3Pwm13set_DutyCycleEt+0x6e>
		TIM_SetCompare4(PWM_Tim, duty_cycle1);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	685b      	ldr	r3, [r3, #4]
 800b516:	887a      	ldrh	r2, [r7, #2]
 800b518:	4611      	mov	r1, r2
 800b51a:	4618      	mov	r0, r3
 800b51c:	f001 fab8 	bl	800ca90 <TIM_SetCompare4>
	return;
 800b520:	bf00      	nop
 800b522:	bf00      	nop
};
 800b524:	3708      	adds	r7, #8
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	bf00      	nop

0800b52c <_ZN5NRF24C1Ev>:
#include <NRF24.h>

uint8_t addressRoboList[] = {0XC3, 0XC4, 0XC5, 0XC6, 0XC7, 0XC8, 0XC9,
		0XCA, 0XCB, 0XB3, 0XB4, 0XB5, 0XB6, 0XB7, 0XB8, 0XB9};

NRF24::NRF24() {
 800b52c:	b590      	push	{r4, r7, lr}
 800b52e:	b083      	sub	sp, #12
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
  NRF_Spi = new MySpi();
 800b534:	2008      	movs	r0, #8
 800b536:	f002 f90d 	bl	800d754 <_Znwj>
 800b53a:	4603      	mov	r3, r0
 800b53c:	461c      	mov	r4, r3
 800b53e:	4620      	mov	r0, r4
 800b540:	f7fe ffb0 	bl	800a4a4 <_ZN5MySpiC1Ev>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	611c      	str	r4, [r3, #16]
  NRF_CE = new GPIO(GPIOA, GPIO_Pin_3);
 800b548:	2008      	movs	r0, #8
 800b54a:	f002 f903 	bl	800d754 <_Znwj>
 800b54e:	4603      	mov	r3, r0
 800b550:	461c      	mov	r4, r3
 800b552:	2208      	movs	r2, #8
 800b554:	4907      	ldr	r1, [pc, #28]	; (800b574 <_ZN5NRF24C1Ev+0x48>)
 800b556:	4620      	mov	r0, r4
 800b558:	f000 fccc 	bl	800bef4 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	601c      	str	r4, [r3, #0]
  NRF_CE->Reset();
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	4618      	mov	r0, r3
 800b566:	f000 fd47 	bl	800bff8 <_ZN4GPIO5ResetEv>
}
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4618      	mov	r0, r3
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	bd90      	pop	{r4, r7, pc}
 800b574:	40020000 	.word	0x40020000

0800b578 <_ZN5NRF246ConfigEv>:
int NRF24::Config(){
 800b578:	b580      	push	{r7, lr}
 800b57a:	b084      	sub	sp, #16
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  uint8_t reg_value;
  if(is_rx)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	791b      	ldrb	r3, [r3, #4]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d002      	beq.n	800b58e <_ZN5NRF246ConfigEv+0x16>
    reg_value=0b00001011;
 800b588:	230b      	movs	r3, #11
 800b58a:	72fb      	strb	r3, [r7, #11]
 800b58c:	e001      	b.n	800b592 <_ZN5NRF246ConfigEv+0x1a>
  else
	reg_value=0b00001010;
 800b58e:	230a      	movs	r3, #10
 800b590:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x00, &reg_value, 1);
 800b592:	f107 020b 	add.w	r2, r7, #11
 800b596:	2301      	movs	r3, #1
 800b598:	2100      	movs	r1, #0
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f000 f844 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b11110011;
 800b5a0:	23f3      	movs	r3, #243	; 0xf3
 800b5a2:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x04, &reg_value, 1);
 800b5a4:	f107 020b 	add.w	r2, r7, #11
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	2104      	movs	r1, #4
 800b5ac:	6878      	ldr	r0, [r7, #4]
 800b5ae:	f000 f83b 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b00000111;
 800b5b2:	2307      	movs	r3, #7
 800b5b4:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x05, &reg_value, 1);
 800b5b6:	f107 020b 	add.w	r2, r7, #11
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	2105      	movs	r1, #5
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f000 f832 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b00000011;
 800b5c4:	2303      	movs	r3, #3
 800b5c6:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x1c, &reg_value, 1);
 800b5c8:	f107 020b 	add.w	r2, r7, #11
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	211c      	movs	r1, #28
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 f829 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b00000110;
 800b5d6:	2306      	movs	r3, #6
 800b5d8:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x1d, &reg_value, 1);
 800b5da:	f107 020b 	add.w	r2, r7, #11
 800b5de:	2301      	movs	r3, #1
 800b5e0:	211d      	movs	r1, #29
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f000 f820 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  FlushRx();
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f000 f9c1 	bl	800b970 <_ZN5NRF247FlushRxEv>
  FlushTx();
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 f994 	bl	800b91c <_ZN5NRF247FlushTxEv>
  reg_value=0b01110000;
 800b5f4:	2370      	movs	r3, #112	; 0x70
 800b5f6:	72fb      	strb	r3, [r7, #11]
  WriteRegister((uint8_t) 0x07, &reg_value, 1);
 800b5f8:	f107 020b 	add.w	r2, r7, #11
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	2107      	movs	r1, #7
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 f811 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  for(int i=0;i<0xeeeee2;i++);
 800b606:	2300      	movs	r3, #0
 800b608:	60fb      	str	r3, [r7, #12]
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	4a05      	ldr	r2, [pc, #20]	; (800b624 <_ZN5NRF246ConfigEv+0xac>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	dc03      	bgt.n	800b61a <_ZN5NRF246ConfigEv+0xa2>
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	3301      	adds	r3, #1
 800b616:	60fb      	str	r3, [r7, #12]
 800b618:	e7f7      	b.n	800b60a <_ZN5NRF246ConfigEv+0x92>
  return 1;
 800b61a:	2301      	movs	r3, #1
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3710      	adds	r7, #16
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}
 800b624:	00eeeee1 	.word	0x00eeeee1

0800b628 <_ZN5NRF2413WriteRegisterEhPhi>:
int NRF24::WriteRegister(uint8_t adress, uint8_t *new_value, int size){
 800b628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b62c:	b08d      	sub	sp, #52	; 0x34
 800b62e:	af00      	add	r7, sp, #0
 800b630:	6178      	str	r0, [r7, #20]
 800b632:	60fa      	str	r2, [r7, #12]
 800b634:	60bb      	str	r3, [r7, #8]
 800b636:	460b      	mov	r3, r1
 800b638:	74fb      	strb	r3, [r7, #19]
    buf_out[i]=new_value[i-1];
  }
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
    return 0;
  //for(int i=0;i<0xee2;i++);
  return 1;
 800b63a:	466b      	mov	r3, sp
 800b63c:	461e      	mov	r6, r3
  WriteRegister((uint8_t) 0x07, &reg_value, 1);
  for(int i=0;i<0xeeeee2;i++);
  return 1;
}
int NRF24::WriteRegister(uint8_t adress, uint8_t *new_value, int size){
  uint8_t buf_in[size+1];
 800b63e:	68b9      	ldr	r1, [r7, #8]
 800b640:	62b9      	str	r1, [r7, #40]	; 0x28
 800b642:	460b      	mov	r3, r1
 800b644:	3301      	adds	r3, #1
 800b646:	461a      	mov	r2, r3
 800b648:	f04f 0300 	mov.w	r3, #0
 800b64c:	00d8      	lsls	r0, r3, #3
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 800b656:	6078      	str	r0, [r7, #4]
 800b658:	00d3      	lsls	r3, r2, #3
 800b65a:	603b      	str	r3, [r7, #0]
 800b65c:	460b      	mov	r3, r1
 800b65e:	3301      	adds	r3, #1
 800b660:	461a      	mov	r2, r3
 800b662:	f04f 0300 	mov.w	r3, #0
 800b666:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 800b66a:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 800b66e:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 800b672:	460b      	mov	r3, r1
 800b674:	3301      	adds	r3, #1
 800b676:	3307      	adds	r3, #7
 800b678:	08db      	lsrs	r3, r3, #3
 800b67a:	00db      	lsls	r3, r3, #3
 800b67c:	ebad 0d03 	sub.w	sp, sp, r3
 800b680:	466b      	mov	r3, sp
 800b682:	3300      	adds	r3, #0
 800b684:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t buf_out[size+1];
 800b686:	68b9      	ldr	r1, [r7, #8]
 800b688:	6239      	str	r1, [r7, #32]
 800b68a:	460b      	mov	r3, r1
 800b68c:	3301      	adds	r3, #1
 800b68e:	461a      	mov	r2, r3
 800b690:	f04f 0300 	mov.w	r3, #0
 800b694:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800b698:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800b69c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	f04f 0300 	mov.w	r3, #0
 800b6aa:	00dd      	lsls	r5, r3, #3
 800b6ac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b6b0:	00d4      	lsls	r4, r2, #3
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	3301      	adds	r3, #1
 800b6b6:	3307      	adds	r3, #7
 800b6b8:	08db      	lsrs	r3, r3, #3
 800b6ba:	00db      	lsls	r3, r3, #3
 800b6bc:	ebad 0d03 	sub.w	sp, sp, r3
 800b6c0:	466b      	mov	r3, sp
 800b6c2:	3300      	adds	r3, #0
 800b6c4:	61fb      	str	r3, [r7, #28]
  buf_out[0]=0x20|adress;
 800b6c6:	7cfb      	ldrb	r3, [r7, #19]
 800b6c8:	f043 0320 	orr.w	r3, r3, #32
 800b6cc:	b2da      	uxtb	r2, r3
 800b6ce:	69fb      	ldr	r3, [r7, #28]
 800b6d0:	701a      	strb	r2, [r3, #0]
  for(int i=1; i<size+1; i++){
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	1c5a      	adds	r2, r3, #1
 800b6da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	dd0d      	ble.n	800b6fc <_ZN5NRF2413WriteRegisterEhPhi+0xd4>
    buf_out[i]=new_value[i-1];
 800b6e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e2:	3b01      	subs	r3, #1
 800b6e4:	68fa      	ldr	r2, [r7, #12]
 800b6e6:	4413      	add	r3, r2
 800b6e8:	7819      	ldrb	r1, [r3, #0]
 800b6ea:	69fa      	ldr	r2, [r7, #28]
 800b6ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ee:	4413      	add	r3, r2
 800b6f0:	460a      	mov	r2, r1
 800b6f2:	701a      	strb	r2, [r3, #0]
}
int NRF24::WriteRegister(uint8_t adress, uint8_t *new_value, int size){
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=0x20|adress;
  for(int i=1; i<size+1; i++){
 800b6f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f6:	3301      	adds	r3, #1
 800b6f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b6fa:	e7ec      	b.n	800b6d6 <_ZN5NRF2413WriteRegisterEhPhi+0xae>
    buf_out[i]=new_value[i-1];
  }
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	6918      	ldr	r0, [r3, #16]
 800b700:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b702:	69fa      	ldr	r2, [r7, #28]
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	3301      	adds	r3, #1
 800b708:	f7fe ff36 	bl	800a578 <_ZN5MySpi8TransferEPhS0_i>
 800b70c:	4603      	mov	r3, r0
 800b70e:	2b00      	cmp	r3, #0
 800b710:	bf0c      	ite	eq
 800b712:	2301      	moveq	r3, #1
 800b714:	2300      	movne	r3, #0
 800b716:	b2db      	uxtb	r3, r3
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d001      	beq.n	800b720 <_ZN5NRF2413WriteRegisterEhPhi+0xf8>
    return 0;
 800b71c:	2300      	movs	r3, #0
 800b71e:	e000      	b.n	800b722 <_ZN5NRF2413WriteRegisterEhPhi+0xfa>
  //for(int i=0;i<0xee2;i++);
  return 1;
 800b720:	2301      	movs	r3, #1
 800b722:	46b5      	mov	sp, r6
}
 800b724:	4618      	mov	r0, r3
 800b726:	3734      	adds	r7, #52	; 0x34
 800b728:	46bd      	mov	sp, r7
 800b72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72e:	bf00      	nop

0800b730 <_ZN5NRF2412ReadRegisterEhPhi>:

int NRF24::ReadRegister(uint8_t adress, uint8_t *value, int size){
 800b730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b734:	b08d      	sub	sp, #52	; 0x34
 800b736:	af00      	add	r7, sp, #0
 800b738:	6178      	str	r0, [r7, #20]
 800b73a:	60fa      	str	r2, [r7, #12]
 800b73c:	60bb      	str	r3, [r7, #8]
 800b73e:	460b      	mov	r3, r1
 800b740:	74fb      	strb	r3, [r7, #19]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  for(int i=0; i<size; i++){
    value[i]=buf_in[i+1];
  }
  return 1;
 800b742:	466b      	mov	r3, sp
 800b744:	461e      	mov	r6, r3
  //for(int i=0;i<0xee2;i++);
  return 1;
}

int NRF24::ReadRegister(uint8_t adress, uint8_t *value, int size){
  uint8_t buf_in[size+1];
 800b746:	68b9      	ldr	r1, [r7, #8]
 800b748:	62b9      	str	r1, [r7, #40]	; 0x28
 800b74a:	460b      	mov	r3, r1
 800b74c:	3301      	adds	r3, #1
 800b74e:	461a      	mov	r2, r3
 800b750:	f04f 0300 	mov.w	r3, #0
 800b754:	00d8      	lsls	r0, r3, #3
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	00d3      	lsls	r3, r2, #3
 800b762:	603b      	str	r3, [r7, #0]
 800b764:	460b      	mov	r3, r1
 800b766:	3301      	adds	r3, #1
 800b768:	461a      	mov	r2, r3
 800b76a:	f04f 0300 	mov.w	r3, #0
 800b76e:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 800b772:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 800b776:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 800b77a:	460b      	mov	r3, r1
 800b77c:	3301      	adds	r3, #1
 800b77e:	3307      	adds	r3, #7
 800b780:	08db      	lsrs	r3, r3, #3
 800b782:	00db      	lsls	r3, r3, #3
 800b784:	ebad 0d03 	sub.w	sp, sp, r3
 800b788:	466b      	mov	r3, sp
 800b78a:	3300      	adds	r3, #0
 800b78c:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t buf_out[size+1];
 800b78e:	68b9      	ldr	r1, [r7, #8]
 800b790:	6239      	str	r1, [r7, #32]
 800b792:	460b      	mov	r3, r1
 800b794:	3301      	adds	r3, #1
 800b796:	461a      	mov	r2, r3
 800b798:	f04f 0300 	mov.w	r3, #0
 800b79c:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800b7a0:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800b7a4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	461a      	mov	r2, r3
 800b7ae:	f04f 0300 	mov.w	r3, #0
 800b7b2:	00dd      	lsls	r5, r3, #3
 800b7b4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b7b8:	00d4      	lsls	r4, r2, #3
 800b7ba:	460b      	mov	r3, r1
 800b7bc:	3301      	adds	r3, #1
 800b7be:	3307      	adds	r3, #7
 800b7c0:	08db      	lsrs	r3, r3, #3
 800b7c2:	00db      	lsls	r3, r3, #3
 800b7c4:	ebad 0d03 	sub.w	sp, sp, r3
 800b7c8:	466b      	mov	r3, sp
 800b7ca:	3300      	adds	r3, #0
 800b7cc:	61fb      	str	r3, [r7, #28]
  buf_out[0]=adress;
 800b7ce:	69fb      	ldr	r3, [r7, #28]
 800b7d0:	7cfa      	ldrb	r2, [r7, #19]
 800b7d2:	701a      	strb	r2, [r3, #0]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
 800b7d4:	697b      	ldr	r3, [r7, #20]
 800b7d6:	6918      	ldr	r0, [r3, #16]
 800b7d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b7da:	69fa      	ldr	r2, [r7, #28]
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	3301      	adds	r3, #1
 800b7e0:	f7fe feca 	bl	800a578 <_ZN5MySpi8TransferEPhS0_i>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	bf0c      	ite	eq
 800b7ea:	2301      	moveq	r3, #1
 800b7ec:	2300      	movne	r3, #0
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d001      	beq.n	800b7f8 <_ZN5NRF2412ReadRegisterEhPhi+0xc8>
	return 0;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	e012      	b.n	800b81e <_ZN5NRF2412ReadRegisterEhPhi+0xee>
  for(int i=0; i<size; i++){
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b7fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	429a      	cmp	r2, r3
 800b802:	da0b      	bge.n	800b81c <_ZN5NRF2412ReadRegisterEhPhi+0xec>
    value[i]=buf_in[i+1];
 800b804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b806:	68fa      	ldr	r2, [r7, #12]
 800b808:	4413      	add	r3, r2
 800b80a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b80c:	3201      	adds	r2, #1
 800b80e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b810:	5c8a      	ldrb	r2, [r1, r2]
 800b812:	701a      	strb	r2, [r3, #0]
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=adress;
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  for(int i=0; i<size; i++){
 800b814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b816:	3301      	adds	r3, #1
 800b818:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b81a:	e7ef      	b.n	800b7fc <_ZN5NRF2412ReadRegisterEhPhi+0xcc>
    value[i]=buf_in[i+1];
  }
  return 1;
 800b81c:	2301      	movs	r3, #1
 800b81e:	46b5      	mov	sp, r6
}
 800b820:	4618      	mov	r0, r3
 800b822:	3734      	adds	r7, #52	; 0x34
 800b824:	46bd      	mov	sp, r7
 800b826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b82a:	bf00      	nop

0800b82c <_ZN5NRF2411ReadPayloadEPhi>:
  }
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  return 1;
}
int NRF24::ReadPayload(uint8_t *data, int size){
 800b82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b830:	b08b      	sub	sp, #44	; 0x2c
 800b832:	af00      	add	r7, sp, #0
 800b834:	60f8      	str	r0, [r7, #12]
 800b836:	60b9      	str	r1, [r7, #8]
 800b838:	607a      	str	r2, [r7, #4]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  for(int i=0; i<size; i++){
    data[i]=buf_in[i+1];
  }
  return 1;
 800b83a:	466a      	mov	r2, sp
 800b83c:	603a      	str	r2, [r7, #0]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  return 1;
}
int NRF24::ReadPayload(uint8_t *data, int size){
  uint8_t buf_in[size+1];
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	6238      	str	r0, [r7, #32]
 800b842:	4602      	mov	r2, r0
 800b844:	3201      	adds	r2, #1
 800b846:	4611      	mov	r1, r2
 800b848:	f04f 0200 	mov.w	r2, #0
 800b84c:	ea4f 0bc2 	mov.w	fp, r2, lsl #3
 800b850:	ea4b 7b51 	orr.w	fp, fp, r1, lsr #29
 800b854:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
 800b858:	4602      	mov	r2, r0
 800b85a:	3201      	adds	r2, #1
 800b85c:	4611      	mov	r1, r2
 800b85e:	f04f 0200 	mov.w	r2, #0
 800b862:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800b866:	ea49 7951 	orr.w	r9, r9, r1, lsr #29
 800b86a:	ea4f 08c1 	mov.w	r8, r1, lsl #3
 800b86e:	4602      	mov	r2, r0
 800b870:	3201      	adds	r2, #1
 800b872:	3207      	adds	r2, #7
 800b874:	08d2      	lsrs	r2, r2, #3
 800b876:	00d2      	lsls	r2, r2, #3
 800b878:	ebad 0d02 	sub.w	sp, sp, r2
 800b87c:	466a      	mov	r2, sp
 800b87e:	3200      	adds	r2, #0
 800b880:	61fa      	str	r2, [r7, #28]
  uint8_t buf_out[size+1];
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	61b8      	str	r0, [r7, #24]
 800b886:	4602      	mov	r2, r0
 800b888:	3201      	adds	r2, #1
 800b88a:	4611      	mov	r1, r2
 800b88c:	f04f 0200 	mov.w	r2, #0
 800b890:	00d6      	lsls	r6, r2, #3
 800b892:	ea46 7651 	orr.w	r6, r6, r1, lsr #29
 800b896:	00cd      	lsls	r5, r1, #3
 800b898:	4602      	mov	r2, r0
 800b89a:	3201      	adds	r2, #1
 800b89c:	4611      	mov	r1, r2
 800b89e:	f04f 0200 	mov.w	r2, #0
 800b8a2:	00d4      	lsls	r4, r2, #3
 800b8a4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800b8a8:	00cb      	lsls	r3, r1, #3
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	3307      	adds	r3, #7
 800b8b0:	08db      	lsrs	r3, r3, #3
 800b8b2:	00db      	lsls	r3, r3, #3
 800b8b4:	ebad 0d03 	sub.w	sp, sp, r3
 800b8b8:	466b      	mov	r3, sp
 800b8ba:	3300      	adds	r3, #0
 800b8bc:	617b      	str	r3, [r7, #20]
  buf_out[0]=0b01100001;
 800b8be:	697b      	ldr	r3, [r7, #20]
 800b8c0:	2261      	movs	r2, #97	; 0x61
 800b8c2:	701a      	strb	r2, [r3, #0]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	6918      	ldr	r0, [r3, #16]
 800b8c8:	69f9      	ldr	r1, [r7, #28]
 800b8ca:	697a      	ldr	r2, [r7, #20]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	3301      	adds	r3, #1
 800b8d0:	f7fe fe52 	bl	800a578 <_ZN5MySpi8TransferEPhS0_i>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	bf0c      	ite	eq
 800b8da:	2301      	moveq	r3, #1
 800b8dc:	2300      	movne	r3, #0
 800b8de:	b2db      	uxtb	r3, r3
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d001      	beq.n	800b8e8 <_ZN5NRF2411ReadPayloadEPhi+0xbc>
	return 0;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	e012      	b.n	800b90e <_ZN5NRF2411ReadPayloadEPhi+0xe2>
  for(int i=0; i<size; i++){
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	627b      	str	r3, [r7, #36]	; 0x24
 800b8ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	429a      	cmp	r2, r3
 800b8f2:	da0b      	bge.n	800b90c <_ZN5NRF2411ReadPayloadEPhi+0xe0>
    data[i]=buf_in[i+1];
 800b8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f6:	68ba      	ldr	r2, [r7, #8]
 800b8f8:	4413      	add	r3, r2
 800b8fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8fc:	3201      	adds	r2, #1
 800b8fe:	69f9      	ldr	r1, [r7, #28]
 800b900:	5c8a      	ldrb	r2, [r1, r2]
 800b902:	701a      	strb	r2, [r3, #0]
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=0b01100001;
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  for(int i=0; i<size; i++){
 800b904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b906:	3301      	adds	r3, #1
 800b908:	627b      	str	r3, [r7, #36]	; 0x24
 800b90a:	e7ef      	b.n	800b8ec <_ZN5NRF2411ReadPayloadEPhi+0xc0>
    data[i]=buf_in[i+1];
  }
  return 1;
 800b90c:	2301      	movs	r3, #1
 800b90e:	f8d7 d000 	ldr.w	sp, [r7]
}
 800b912:	4618      	mov	r0, r3
 800b914:	372c      	adds	r7, #44	; 0x2c
 800b916:	46bd      	mov	sp, r7
 800b918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b91c <_ZN5NRF247FlushTxEv>:
int NRF24::FlushTx(){
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b086      	sub	sp, #24
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  uint8_t buf_in[1];
  uint8_t buf_out[1];
  buf_out[0]=0b11100001;
 800b924:	23e1      	movs	r3, #225	; 0xe1
 800b926:	733b      	strb	r3, [r7, #12]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) 1))
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6918      	ldr	r0, [r3, #16]
 800b92c:	f107 020c 	add.w	r2, r7, #12
 800b930:	f107 0110 	add.w	r1, r7, #16
 800b934:	2301      	movs	r3, #1
 800b936:	f7fe fe1f 	bl	800a578 <_ZN5MySpi8TransferEPhS0_i>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	bf0c      	ite	eq
 800b940:	2301      	moveq	r3, #1
 800b942:	2300      	movne	r3, #0
 800b944:	b2db      	uxtb	r3, r3
 800b946:	2b00      	cmp	r3, #0
 800b948:	d001      	beq.n	800b94e <_ZN5NRF247FlushTxEv+0x32>
	return 0;
 800b94a:	2300      	movs	r3, #0
 800b94c:	e00b      	b.n	800b966 <_ZN5NRF247FlushTxEv+0x4a>
  for(int i=0;i<0xee2;i++);
 800b94e:	2300      	movs	r3, #0
 800b950:	617b      	str	r3, [r7, #20]
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	f640 62e1 	movw	r2, #3809	; 0xee1
 800b958:	4293      	cmp	r3, r2
 800b95a:	dc03      	bgt.n	800b964 <_ZN5NRF247FlushTxEv+0x48>
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	3301      	adds	r3, #1
 800b960:	617b      	str	r3, [r7, #20]
 800b962:	e7f6      	b.n	800b952 <_ZN5NRF247FlushTxEv+0x36>
  return 1;
 800b964:	2301      	movs	r3, #1
}
 800b966:	4618      	mov	r0, r3
 800b968:	3718      	adds	r7, #24
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}
 800b96e:	bf00      	nop

0800b970 <_ZN5NRF247FlushRxEv>:
int NRF24::FlushRx(){
 800b970:	b580      	push	{r7, lr}
 800b972:	b086      	sub	sp, #24
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
  uint8_t buf_in[1];
  uint8_t buf_out[1];
  buf_out[0]=0b11100010;
 800b978:	23e2      	movs	r3, #226	; 0xe2
 800b97a:	733b      	strb	r3, [r7, #12]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) 1))
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6918      	ldr	r0, [r3, #16]
 800b980:	f107 020c 	add.w	r2, r7, #12
 800b984:	f107 0110 	add.w	r1, r7, #16
 800b988:	2301      	movs	r3, #1
 800b98a:	f7fe fdf5 	bl	800a578 <_ZN5MySpi8TransferEPhS0_i>
 800b98e:	4603      	mov	r3, r0
 800b990:	2b00      	cmp	r3, #0
 800b992:	bf0c      	ite	eq
 800b994:	2301      	moveq	r3, #1
 800b996:	2300      	movne	r3, #0
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d001      	beq.n	800b9a2 <_ZN5NRF247FlushRxEv+0x32>
	return 0;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	e00b      	b.n	800b9ba <_ZN5NRF247FlushRxEv+0x4a>
  for(int i=0;i<0xee2;i++);
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	617b      	str	r3, [r7, #20]
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	f640 62e1 	movw	r2, #3809	; 0xee1
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	dc03      	bgt.n	800b9b8 <_ZN5NRF247FlushRxEv+0x48>
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	3301      	adds	r3, #1
 800b9b4:	617b      	str	r3, [r7, #20]
 800b9b6:	e7f6      	b.n	800b9a6 <_ZN5NRF247FlushRxEv+0x36>
  return 1;
 800b9b8:	2301      	movs	r3, #1
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3718      	adds	r7, #24
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop

0800b9c4 <_ZN5NRF2415WriteAckPayloadEPhi>:
int NRF24::WriteAckPayload(uint8_t *data, int size){
 800b9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c8:	b08b      	sub	sp, #44	; 0x2c
 800b9ca:	af00      	add	r7, sp, #0
 800b9cc:	60f8      	str	r0, [r7, #12]
 800b9ce:	60b9      	str	r1, [r7, #8]
 800b9d0:	607a      	str	r2, [r7, #4]
  for(int i=1; i<size+1; i++){
	buf_out[i]=data[i-1];
  }
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  return 1;
 800b9d2:	466a      	mov	r2, sp
 800b9d4:	603a      	str	r2, [r7, #0]
	return 0;
  for(int i=0;i<0xee2;i++);
  return 1;
}
int NRF24::WriteAckPayload(uint8_t *data, int size){
  uint8_t buf_in[size+1];
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	6238      	str	r0, [r7, #32]
 800b9da:	4602      	mov	r2, r0
 800b9dc:	3201      	adds	r2, #1
 800b9de:	4611      	mov	r1, r2
 800b9e0:	f04f 0200 	mov.w	r2, #0
 800b9e4:	ea4f 0bc2 	mov.w	fp, r2, lsl #3
 800b9e8:	ea4b 7b51 	orr.w	fp, fp, r1, lsr #29
 800b9ec:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	3201      	adds	r2, #1
 800b9f4:	4611      	mov	r1, r2
 800b9f6:	f04f 0200 	mov.w	r2, #0
 800b9fa:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800b9fe:	ea49 7951 	orr.w	r9, r9, r1, lsr #29
 800ba02:	ea4f 08c1 	mov.w	r8, r1, lsl #3
 800ba06:	4602      	mov	r2, r0
 800ba08:	3201      	adds	r2, #1
 800ba0a:	3207      	adds	r2, #7
 800ba0c:	08d2      	lsrs	r2, r2, #3
 800ba0e:	00d2      	lsls	r2, r2, #3
 800ba10:	ebad 0d02 	sub.w	sp, sp, r2
 800ba14:	466a      	mov	r2, sp
 800ba16:	3200      	adds	r2, #0
 800ba18:	61fa      	str	r2, [r7, #28]
  uint8_t buf_out[size+1];
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	61b8      	str	r0, [r7, #24]
 800ba1e:	4602      	mov	r2, r0
 800ba20:	3201      	adds	r2, #1
 800ba22:	4611      	mov	r1, r2
 800ba24:	f04f 0200 	mov.w	r2, #0
 800ba28:	00d6      	lsls	r6, r2, #3
 800ba2a:	ea46 7651 	orr.w	r6, r6, r1, lsr #29
 800ba2e:	00cd      	lsls	r5, r1, #3
 800ba30:	4602      	mov	r2, r0
 800ba32:	3201      	adds	r2, #1
 800ba34:	4611      	mov	r1, r2
 800ba36:	f04f 0200 	mov.w	r2, #0
 800ba3a:	00d4      	lsls	r4, r2, #3
 800ba3c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ba40:	00cb      	lsls	r3, r1, #3
 800ba42:	4603      	mov	r3, r0
 800ba44:	3301      	adds	r3, #1
 800ba46:	3307      	adds	r3, #7
 800ba48:	08db      	lsrs	r3, r3, #3
 800ba4a:	00db      	lsls	r3, r3, #3
 800ba4c:	ebad 0d03 	sub.w	sp, sp, r3
 800ba50:	466b      	mov	r3, sp
 800ba52:	3300      	adds	r3, #0
 800ba54:	617b      	str	r3, [r7, #20]
  buf_out[0]=0b10101000;
 800ba56:	697b      	ldr	r3, [r7, #20]
 800ba58:	22a8      	movs	r2, #168	; 0xa8
 800ba5a:	701a      	strb	r2, [r3, #0]
  for(int i=1; i<size+1; i++){
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	627b      	str	r3, [r7, #36]	; 0x24
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	1c5a      	adds	r2, r3, #1
 800ba64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba66:	429a      	cmp	r2, r3
 800ba68:	dd0d      	ble.n	800ba86 <_ZN5NRF2415WriteAckPayloadEPhi+0xc2>
	buf_out[i]=data[i-1];
 800ba6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba6c:	3b01      	subs	r3, #1
 800ba6e:	68ba      	ldr	r2, [r7, #8]
 800ba70:	4413      	add	r3, r2
 800ba72:	7819      	ldrb	r1, [r3, #0]
 800ba74:	697a      	ldr	r2, [r7, #20]
 800ba76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba78:	4413      	add	r3, r2
 800ba7a:	460a      	mov	r2, r1
 800ba7c:	701a      	strb	r2, [r3, #0]
}
int NRF24::WriteAckPayload(uint8_t *data, int size){
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=0b10101000;
  for(int i=1; i<size+1; i++){
 800ba7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba80:	3301      	adds	r3, #1
 800ba82:	627b      	str	r3, [r7, #36]	; 0x24
 800ba84:	e7ec      	b.n	800ba60 <_ZN5NRF2415WriteAckPayloadEPhi+0x9c>
	buf_out[i]=data[i-1];
  }
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	6918      	ldr	r0, [r3, #16]
 800ba8a:	69f9      	ldr	r1, [r7, #28]
 800ba8c:	697a      	ldr	r2, [r7, #20]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	3301      	adds	r3, #1
 800ba92:	f7fe fd71 	bl	800a578 <_ZN5MySpi8TransferEPhS0_i>
 800ba96:	4603      	mov	r3, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	bf0c      	ite	eq
 800ba9c:	2301      	moveq	r3, #1
 800ba9e:	2300      	movne	r3, #0
 800baa0:	b2db      	uxtb	r3, r3
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d001      	beq.n	800baaa <_ZN5NRF2415WriteAckPayloadEPhi+0xe6>
	return 0;
 800baa6:	2300      	movs	r3, #0
 800baa8:	e000      	b.n	800baac <_ZN5NRF2415WriteAckPayloadEPhi+0xe8>
  return 1;
 800baaa:	2301      	movs	r3, #1
 800baac:	f8d7 d000 	ldr.w	sp, [r7]
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	372c      	adds	r7, #44	; 0x2c
 800bab4:	46bd      	mov	sp, r7
 800bab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baba:	bf00      	nop

0800babc <_ZN5NRF245SetIdEh>:
  buf_out[0]=0b01100000;
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) 2))
	return 0;
  return buf_in[1];
}
int NRF24::SetId(uint8_t roboId){
 800babc:	b580      	push	{r7, lr}
 800babe:	b086      	sub	sp, #24
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	460b      	mov	r3, r1
 800bac6:	70fb      	strb	r3, [r7, #3]
  uint8_t roboAddress[5];
  for(int i=0; i<5; i++){
 800bac8:	2300      	movs	r3, #0
 800baca:	617b      	str	r3, [r7, #20]
 800bacc:	697b      	ldr	r3, [r7, #20]
 800bace:	2b04      	cmp	r3, #4
 800bad0:	dc0c      	bgt.n	800baec <_ZN5NRF245SetIdEh+0x30>
    roboAddress[i]=addressRoboList[roboId];
 800bad2:	78fb      	ldrb	r3, [r7, #3]
 800bad4:	4a0f      	ldr	r2, [pc, #60]	; (800bb14 <_ZN5NRF245SetIdEh+0x58>)
 800bad6:	5cd1      	ldrb	r1, [r2, r3]
 800bad8:	f107 020c 	add.w	r2, r7, #12
 800badc:	697b      	ldr	r3, [r7, #20]
 800bade:	4413      	add	r3, r2
 800bae0:	460a      	mov	r2, r1
 800bae2:	701a      	strb	r2, [r3, #0]
	return 0;
  return buf_in[1];
}
int NRF24::SetId(uint8_t roboId){
  uint8_t roboAddress[5];
  for(int i=0; i<5; i++){
 800bae4:	697b      	ldr	r3, [r7, #20]
 800bae6:	3301      	adds	r3, #1
 800bae8:	617b      	str	r3, [r7, #20]
 800baea:	e7ef      	b.n	800bacc <_ZN5NRF245SetIdEh+0x10>
    roboAddress[i]=addressRoboList[roboId];
  }
  WriteRegister(0x0A, roboAddress, 5);
 800baec:	f107 020c 	add.w	r2, r7, #12
 800baf0:	2305      	movs	r3, #5
 800baf2:	210a      	movs	r1, #10
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f7ff fd97 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  WriteRegister(0x10, roboAddress, 5);
 800bafa:	f107 020c 	add.w	r2, r7, #12
 800bafe:	2305      	movs	r3, #5
 800bb00:	2110      	movs	r1, #16
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f7ff fd90 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
  return 0;
 800bb08:	2300      	movs	r3, #0
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3718      	adds	r7, #24
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	bf00      	nop
 800bb14:	20000118 	.word	0x20000118

0800bb18 <_ZN5NRF249DataReadyEv>:
int NRF24::DataSent(){
  uint8_t value;
  ReadRegister(REG_STATUS, &value, 1);
  return (value&0b00100000);
}
int NRF24::DataReady(){
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b084      	sub	sp, #16
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  uint8_t value;
  ReadRegister(REG_STATUS, &value, 1);
 800bb20:	f107 020f 	add.w	r2, r7, #15
 800bb24:	2301      	movs	r3, #1
 800bb26:	2107      	movs	r1, #7
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f7ff fe01 	bl	800b730 <_ZN5NRF2412ReadRegisterEhPhi>
  return (value&0b01000000);
 800bb2e:	7bfb      	ldrb	r3, [r7, #15]
 800bb30:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3710      	adds	r7, #16
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <_ZN5NRF245MaxRtEv>:
int NRF24::MaxRt(){
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b084      	sub	sp, #16
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  uint8_t value;
  ReadRegister(REG_STATUS, &value, 1);
 800bb44:	f107 020f 	add.w	r2, r7, #15
 800bb48:	2301      	movs	r3, #1
 800bb4a:	2107      	movs	r1, #7
 800bb4c:	6878      	ldr	r0, [r7, #4]
 800bb4e:	f7ff fdef 	bl	800b730 <_ZN5NRF2412ReadRegisterEhPhi>
  return (value&0b00010000);
 800bb52:	7bfb      	ldrb	r3, [r7, #15]
 800bb54:	f003 0310 	and.w	r3, r3, #16
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	3710      	adds	r7, #16
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}

0800bb60 <_ZN5NRF2413CleanDataSentEv>:
int NRF24::CleanDataSent(){
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b084      	sub	sp, #16
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
  uint8_t new_value=0b00100000;
 800bb68:	2320      	movs	r3, #32
 800bb6a:	73fb      	strb	r3, [r7, #15]
  return WriteRegister(REG_STATUS, &new_value, 1);
 800bb6c:	f107 020f 	add.w	r2, r7, #15
 800bb70:	2301      	movs	r3, #1
 800bb72:	2107      	movs	r1, #7
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f7ff fd57 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
 800bb7a:	4603      	mov	r3, r0
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3710      	adds	r7, #16
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <_ZN5NRF2414CleanDataReadyEv>:
int NRF24::CleanDataReady(){
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  uint8_t new_value=0b01000000;
 800bb8c:	2340      	movs	r3, #64	; 0x40
 800bb8e:	73fb      	strb	r3, [r7, #15]
  return WriteRegister(REG_STATUS, &new_value, 1);
 800bb90:	f107 020f 	add.w	r2, r7, #15
 800bb94:	2301      	movs	r3, #1
 800bb96:	2107      	movs	r1, #7
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f7ff fd45 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
 800bb9e:	4603      	mov	r3, r0
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3710      	adds	r7, #16
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <_ZN5NRF2410CleanMaxRtEv>:
int NRF24::CleanMaxRt(){
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b084      	sub	sp, #16
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  uint8_t new_value=0b00010000;
 800bbb0:	2310      	movs	r3, #16
 800bbb2:	73fb      	strb	r3, [r7, #15]
  return WriteRegister(REG_STATUS, &new_value, 1);
 800bbb4:	f107 020f 	add.w	r2, r7, #15
 800bbb8:	2301      	movs	r3, #1
 800bbba:	2107      	movs	r1, #7
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f7ff fd33 	bl	800b628 <_ZN5NRF2413WriteRegisterEhPhi>
 800bbc2:	4603      	mov	r3, r0
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3710      	adds	r7, #16
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}

0800bbcc <_ZN5NRF247RxEmptyEv>:
int NRF24::RxEmpty(){
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b084      	sub	sp, #16
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
  uint8_t value;
  ReadRegister(REG_FIFO_STATUS, &value, 1);
 800bbd4:	f107 020f 	add.w	r2, r7, #15
 800bbd8:	2301      	movs	r3, #1
 800bbda:	2117      	movs	r1, #23
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	f7ff fda7 	bl	800b730 <_ZN5NRF2412ReadRegisterEhPhi>
  return (value&0b00000001);
 800bbe2:	7bfb      	ldrb	r3, [r7, #15]
 800bbe4:	f003 0301 	and.w	r3, r3, #1
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3710      	adds	r7, #16
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <_ZN5MotorC1EP3PwmP4GPIOS1_S3_P7EncoderP11Timer_Time2>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */
#include "Motor.h"

Motor::Motor(Pwm *A_High,
 800bbf0:	b490      	push	{r4, r7}
 800bbf2:	b084      	sub	sp, #16
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	60f8      	str	r0, [r7, #12]
 800bbf8:	60b9      	str	r1, [r7, #8]
 800bbfa:	607a      	str	r2, [r7, #4]
 800bbfc:	603b      	str	r3, [r7, #0]
		Pwm *B_High,
		GPIO *B_Low,
		Encoder *Enc,
		Timer_Time2 *MTimer)
{
	Motor_A_High = A_High;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	68ba      	ldr	r2, [r7, #8]
 800bc02:	601a      	str	r2, [r3, #0]
	Motor_A_Low = A_Low;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	687a      	ldr	r2, [r7, #4]
 800bc08:	609a      	str	r2, [r3, #8]
	Motor_B_High = B_High;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	683a      	ldr	r2, [r7, #0]
 800bc0e:	605a      	str	r2, [r3, #4]
	Motor_B_Low = B_Low;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	69ba      	ldr	r2, [r7, #24]
 800bc14:	60da      	str	r2, [r3, #12]
	Motor_Enc = Enc;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	69fa      	ldr	r2, [r7, #28]
 800bc1a:	611a      	str	r2, [r3, #16]
	Motor_Time = MTimer;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	6a3a      	ldr	r2, [r7, #32]
 800bc20:	615a      	str	r2, [r3, #20]
	last_vel_answer = 0;
 800bc22:	68fa      	ldr	r2, [r7, #12]
 800bc24:	f04f 0300 	mov.w	r3, #0
 800bc28:	f04f 0400 	mov.w	r4, #0
 800bc2c:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
}
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	4618      	mov	r0, r3
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bc90      	pop	{r4, r7}
 800bc3a:	4770      	bx	lr

0800bc3c <_ZN5Motor13Control_SpeedEs>:
																//pos_calc_answer estar dentro
																//do objeto
	this->Answer(answer);
	return;
};
void Motor::Control_Speed(int16_t hold_speed){
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
 800bc44:	460b      	mov	r3, r1
 800bc46:	807b      	strh	r3, [r7, #2]
	int16_t speed;
	int16_t vel_answer;
	uint32_t position = Motor_Enc->get_position();
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	691b      	ldr	r3, [r3, #16]
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f000 fa97 	bl	800c180 <_ZN7Encoder12get_positionEv>
 800bc52:	60f8      	str	r0, [r7, #12]
	Motor_Enc->set_position((uint32_t) 20000);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	691b      	ldr	r3, [r3, #16]
 800bc58:	f644 6120 	movw	r1, #20000	; 0x4e20
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f000 fa9d 	bl	800c19c <_ZN7Encoder12set_positionEm>
	speed = 300*((int16_t)position-20000);
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	b21b      	sxth	r3, r3
 800bc66:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 800bc6a:	3b20      	subs	r3, #32
 800bc6c:	b29b      	uxth	r3, r3
 800bc6e:	461a      	mov	r2, r3
 800bc70:	0092      	lsls	r2, r2, #2
 800bc72:	4413      	add	r3, r2
 800bc74:	461a      	mov	r2, r3
 800bc76:	0112      	lsls	r2, r2, #4
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	b29b      	uxth	r3, r3
 800bc7e:	817b      	strh	r3, [r7, #10]
    vel_answer = -Spe_Calc_Answer(speed, hold_speed);
 800bc80:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800bc84:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800bc88:	4619      	mov	r1, r3
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 f874 	bl	800bd78 <_ZN5Motor15Spe_Calc_AnswerEll>
 800bc90:	4603      	mov	r3, r0
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	425b      	negs	r3, r3
 800bc96:	b29b      	uxth	r3, r3
 800bc98:	813b      	strh	r3, [r7, #8]
	this->Answer((int16_t)vel_answer);
 800bc9a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800bc9e:	4619      	mov	r1, r3
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f000 f805 	bl	800bcb0 <_ZN5Motor6AnswerEs>
	return;
 800bca6:	bf00      	nop
};
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}
 800bcae:	bf00      	nop

0800bcb0 <_ZN5Motor6AnswerEs>:
	last_speed_pos = speed;
	return;
};
*/
void Motor::Answer(int16_t answer)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b082      	sub	sp, #8
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
 800bcb8:	460b      	mov	r3, r1
 800bcba:	807b      	strh	r3, [r7, #2]
	if (answer > 0)
 800bcbc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	dd28      	ble.n	800bd16 <_ZN5Motor6AnswerEs+0x66>
	{
		if (answer>1000)
 800bcc4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bcc8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bccc:	dd02      	ble.n	800bcd4 <_ZN5Motor6AnswerEs+0x24>
		{
			answer=1000;
 800bcce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bcd2:	807b      	strh	r3, [r7, #2]
		}
		Motor_A_Low->Reset();
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	689b      	ldr	r3, [r3, #8]
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f000 f98d 	bl	800bff8 <_ZN4GPIO5ResetEv>
		Motor_B_High->set_DutyCycle(0);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	2100      	movs	r1, #0
 800bce4:	4618      	mov	r0, r3
 800bce6:	f7ff fbe5 	bl	800b4b4 <_ZN3Pwm13set_DutyCycleEt>
		while(Motor_A_Low->Status());
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	689b      	ldr	r3, [r3, #8]
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f000 f95a 	bl	800bfa8 <_ZN4GPIO6StatusEv>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d000      	beq.n	800bcfc <_ZN5Motor6AnswerEs+0x4c>
 800bcfa:	e7f6      	b.n	800bcea <_ZN5Motor6AnswerEs+0x3a>
		Motor_A_High->set_DutyCycle(answer);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	887a      	ldrh	r2, [r7, #2]
 800bd02:	4611      	mov	r1, r2
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7ff fbd5 	bl	800b4b4 <_ZN3Pwm13set_DutyCycleEt>
		Motor_B_Low->Set();
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	68db      	ldr	r3, [r3, #12]
 800bd0e:	4618      	mov	r0, r3
 800bd10:	f000 f962 	bl	800bfd8 <_ZN4GPIO3SetEv>
		Motor_A_High->set_DutyCycle(0);
		while(Motor_B_Low->Status());
		Motor_B_High->set_DutyCycle(answer);
		Motor_A_Low->Set();
	}
	return;
 800bd14:	e02c      	b.n	800bd70 <_ZN5Motor6AnswerEs+0xc0>
		Motor_A_High->set_DutyCycle(answer);
		Motor_B_Low->Set();
	}
	else
	{
		answer=-answer;
 800bd16:	887b      	ldrh	r3, [r7, #2]
 800bd18:	425b      	negs	r3, r3
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	807b      	strh	r3, [r7, #2]
		if(answer>1000)
 800bd1e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bd22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bd26:	dd02      	ble.n	800bd2e <_ZN5Motor6AnswerEs+0x7e>
		{
			answer=1000;
 800bd28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bd2c:	807b      	strh	r3, [r7, #2]
		}
		Motor_B_Low->Reset();
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	68db      	ldr	r3, [r3, #12]
 800bd32:	4618      	mov	r0, r3
 800bd34:	f000 f960 	bl	800bff8 <_ZN4GPIO5ResetEv>
		Motor_A_High->set_DutyCycle(0);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2100      	movs	r1, #0
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f7ff fbb8 	bl	800b4b4 <_ZN3Pwm13set_DutyCycleEt>
		while(Motor_B_Low->Status());
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	68db      	ldr	r3, [r3, #12]
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f000 f92d 	bl	800bfa8 <_ZN4GPIO6StatusEv>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d000      	beq.n	800bd56 <_ZN5Motor6AnswerEs+0xa6>
 800bd54:	e7f6      	b.n	800bd44 <_ZN5Motor6AnswerEs+0x94>
		Motor_B_High->set_DutyCycle(answer);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	685b      	ldr	r3, [r3, #4]
 800bd5a:	887a      	ldrh	r2, [r7, #2]
 800bd5c:	4611      	mov	r1, r2
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7ff fba8 	bl	800b4b4 <_ZN3Pwm13set_DutyCycleEt>
		Motor_A_Low->Set();
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	689b      	ldr	r3, [r3, #8]
 800bd68:	4618      	mov	r0, r3
 800bd6a:	f000 f935 	bl	800bfd8 <_ZN4GPIO3SetEv>
	}
	return;
 800bd6e:	bf00      	nop
}
 800bd70:	3708      	adds	r7, #8
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop

0800bd78 <_ZN5Motor15Spe_Calc_AnswerEll>:
	return (int16_t) -((error)*0.81+(integral)*0.18 - derivative*2.25);
	//Kp = 0.81, Ki = 0.36, Kd = 2.25
}

//Falta definir o que  o valor speed, que deve ter sinal
int16_t Motor::Spe_Calc_Answer(int32_t speed, int32_t hold_speed){
 800bd78:	b5b0      	push	{r4, r5, r7, lr}
 800bd7a:	b08c      	sub	sp, #48	; 0x30
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	60f8      	str	r0, [r7, #12]
 800bd80:	60b9      	str	r1, [r7, #8]
 800bd82:	607a      	str	r2, [r7, #4]
	if(hold_speed>1000)
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bd8a:	dd02      	ble.n	800bd92 <_ZN5Motor15Spe_Calc_AnswerEll+0x1a>
		hold_speed=1000;
 800bd8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bd90:	607b      	str	r3, [r7, #4]
	if(hold_speed<-1000)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800bd98:	da01      	bge.n	800bd9e <_ZN5Motor15Spe_Calc_AnswerEll+0x26>
		hold_speed=-1000;
 800bd9a:	4b53      	ldr	r3, [pc, #332]	; (800bee8 <_ZN5Motor15Spe_Calc_AnswerEll+0x170>)
 800bd9c:	607b      	str	r3, [r7, #4]
	hold_speed = hold_speed*10;
 800bd9e:	687a      	ldr	r2, [r7, #4]
 800bda0:	4613      	mov	r3, r2
 800bda2:	009b      	lsls	r3, r3, #2
 800bda4:	4413      	add	r3, r2
 800bda6:	005b      	lsls	r3, r3, #1
 800bda8:	607b      	str	r3, [r7, #4]
	double vel_answer;
	float error;
	float derivative;
	float integral;
	error=speed-hold_speed;
 800bdaa:	68ba      	ldr	r2, [r7, #8]
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	1ad3      	subs	r3, r2, r3
 800bdb0:	ee07 3a90 	vmov	s15, r3
 800bdb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bdb8:	edc7 7a06 	vstr	s15, [r7, #24]
	derivative = error - Speed_Last_Error[0];
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800bdc2:	ed97 7a06 	vldr	s14, [r7, #24]
 800bdc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bdca:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i = 9; i>0; i--){
 800bdce:	2309      	movs	r3, #9
 800bdd0:	623b      	str	r3, [r7, #32]
 800bdd2:	6a3b      	ldr	r3, [r7, #32]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	dd10      	ble.n	800bdfa <_ZN5Motor15Spe_Calc_AnswerEll+0x82>
		Speed_Last_Error[i] = Speed_Last_Error[i-1];
 800bdd8:	6a3b      	ldr	r3, [r7, #32]
 800bdda:	3b01      	subs	r3, #1
 800bddc:	68fa      	ldr	r2, [r7, #12]
 800bdde:	3310      	adds	r3, #16
 800bde0:	009b      	lsls	r3, r3, #2
 800bde2:	4413      	add	r3, r2
 800bde4:	681a      	ldr	r2, [r3, #0]
 800bde6:	68f9      	ldr	r1, [r7, #12]
 800bde8:	6a3b      	ldr	r3, [r7, #32]
 800bdea:	3310      	adds	r3, #16
 800bdec:	009b      	lsls	r3, r3, #2
 800bdee:	440b      	add	r3, r1
 800bdf0:	601a      	str	r2, [r3, #0]
	float error;
	float derivative;
	float integral;
	error=speed-hold_speed;
	derivative = error - Speed_Last_Error[0];
	for(int i = 9; i>0; i--){
 800bdf2:	6a3b      	ldr	r3, [r7, #32]
 800bdf4:	3b01      	subs	r3, #1
 800bdf6:	623b      	str	r3, [r7, #32]
 800bdf8:	e7eb      	b.n	800bdd2 <_ZN5Motor15Spe_Calc_AnswerEll+0x5a>
		Speed_Last_Error[i] = Speed_Last_Error[i-1];
	}
	Speed_Last_Error[0] = error;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	69ba      	ldr	r2, [r7, #24]
 800bdfe:	641a      	str	r2, [r3, #64]	; 0x40
	for(int i=0; i<10; i++){
 800be00:	2300      	movs	r3, #0
 800be02:	61fb      	str	r3, [r7, #28]
 800be04:	69fb      	ldr	r3, [r7, #28]
 800be06:	2b09      	cmp	r3, #9
 800be08:	dc10      	bgt.n	800be2c <_ZN5Motor15Spe_Calc_AnswerEll+0xb4>
		integral = integral + Speed_Last_Error[i];
 800be0a:	68fa      	ldr	r2, [r7, #12]
 800be0c:	69fb      	ldr	r3, [r7, #28]
 800be0e:	3310      	adds	r3, #16
 800be10:	009b      	lsls	r3, r3, #2
 800be12:	4413      	add	r3, r2
 800be14:	edd3 7a00 	vldr	s15, [r3]
 800be18:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800be1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be20:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	derivative = error - Speed_Last_Error[0];
	for(int i = 9; i>0; i--){
		Speed_Last_Error[i] = Speed_Last_Error[i-1];
	}
	Speed_Last_Error[0] = error;
	for(int i=0; i<10; i++){
 800be24:	69fb      	ldr	r3, [r7, #28]
 800be26:	3301      	adds	r3, #1
 800be28:	61fb      	str	r3, [r7, #28]
 800be2a:	e7eb      	b.n	800be04 <_ZN5Motor15Spe_Calc_AnswerEll+0x8c>
		integral = integral + Speed_Last_Error[i];
	}
	vel_answer=last_vel_answer + error*0.004 + derivative*0;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	e9d3 451c 	ldrd	r4, r5, [r3, #112]	; 0x70
 800be32:	69b8      	ldr	r0, [r7, #24]
 800be34:	f7fc fcca 	bl	80087cc <__aeabi_f2d>
 800be38:	a327      	add	r3, pc, #156	; (adr r3, 800bed8 <_ZN5Motor15Spe_Calc_AnswerEll+0x160>)
 800be3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3e:	f7fc fd19 	bl	8008874 <__aeabi_dmul>
 800be42:	4602      	mov	r2, r0
 800be44:	460b      	mov	r3, r1
 800be46:	4620      	mov	r0, r4
 800be48:	4629      	mov	r1, r5
 800be4a:	f7fc fb61 	bl	8008510 <__adddf3>
 800be4e:	4603      	mov	r3, r0
 800be50:	460c      	mov	r4, r1
 800be52:	4625      	mov	r5, r4
 800be54:	461c      	mov	r4, r3
 800be56:	edd7 7a05 	vldr	s15, [r7, #20]
 800be5a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800beec <_ZN5Motor15Spe_Calc_AnswerEll+0x174>
 800be5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800be62:	ee17 0a90 	vmov	r0, s15
 800be66:	f7fc fcb1 	bl	80087cc <__aeabi_f2d>
 800be6a:	4602      	mov	r2, r0
 800be6c:	460b      	mov	r3, r1
 800be6e:	4620      	mov	r0, r4
 800be70:	4629      	mov	r1, r5
 800be72:	f7fc fb4d 	bl	8008510 <__adddf3>
 800be76:	4603      	mov	r3, r0
 800be78:	460c      	mov	r4, r1
 800be7a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	if(vel_answer > 1000){
 800be7e:	f04f 0200 	mov.w	r2, #0
 800be82:	4b1b      	ldr	r3, [pc, #108]	; (800bef0 <_ZN5Motor15Spe_Calc_AnswerEll+0x178>)
 800be84:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800be88:	f7fc ff84 	bl	8008d94 <__aeabi_dcmpgt>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d004      	beq.n	800be9c <_ZN5Motor15Spe_Calc_AnswerEll+0x124>
		vel_answer = 1000;
 800be92:	f04f 0300 	mov.w	r3, #0
 800be96:	4c16      	ldr	r4, [pc, #88]	; (800bef0 <_ZN5Motor15Spe_Calc_AnswerEll+0x178>)
 800be98:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	}
	if(vel_answer < -1000){
 800be9c:	a310      	add	r3, pc, #64	; (adr r3, 800bee0 <_ZN5Motor15Spe_Calc_AnswerEll+0x168>)
 800be9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800bea6:	f7fc ff57 	bl	8008d58 <__aeabi_dcmplt>
 800beaa:	4603      	mov	r3, r0
 800beac:	2b00      	cmp	r3, #0
 800beae:	d003      	beq.n	800beb8 <_ZN5Motor15Spe_Calc_AnswerEll+0x140>
		vel_answer = -1000;
 800beb0:	a40b      	add	r4, pc, #44	; (adr r4, 800bee0 <_ZN5Motor15Spe_Calc_AnswerEll+0x168>)
 800beb2:	cc18      	ldmia	r4, {r3, r4}
 800beb4:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	}
	last_vel_answer = vel_answer;
 800beb8:	68fa      	ldr	r2, [r7, #12]
 800beba:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800bebe:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	return (int16_t) vel_answer;
 800bec2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800bec6:	f7fc ff85 	bl	8008dd4 <__aeabi_d2iz>
 800beca:	4603      	mov	r3, r0
 800becc:	b21b      	sxth	r3, r3
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3730      	adds	r7, #48	; 0x30
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bdb0      	pop	{r4, r5, r7, pc}
 800bed6:	bf00      	nop
 800bed8:	d2f1a9fc 	.word	0xd2f1a9fc
 800bedc:	3f70624d 	.word	0x3f70624d
 800bee0:	00000000 	.word	0x00000000
 800bee4:	c08f4000 	.word	0xc08f4000
 800bee8:	fffffc18 	.word	0xfffffc18
 800beec:	00000000 	.word	0x00000000
 800bef0:	408f4000 	.word	0x408f4000

0800bef4 <_ZN4GPIOC1EP12GPIO_TypeDeft>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */

#include "GPIO.h"
GPIO::GPIO(GPIO_TypeDef* Port, uint16_t Pin) {
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b086      	sub	sp, #24
 800bef8:	af00      	add	r7, sp, #0
 800befa:	60f8      	str	r0, [r7, #12]
 800befc:	60b9      	str	r1, [r7, #8]
 800befe:	4613      	mov	r3, r2
 800bf00:	80fb      	strh	r3, [r7, #6]
	if(Port == GPIOA)
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	4a23      	ldr	r2, [pc, #140]	; (800bf94 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa0>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d103      	bne.n	800bf12 <_ZN4GPIOC1EP12GPIO_TypeDeft+0x1e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800bf0a:	2101      	movs	r1, #1
 800bf0c:	2001      	movs	r0, #1
 800bf0e:	f000 ffb1 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOB)
 800bf12:	68bb      	ldr	r3, [r7, #8]
 800bf14:	4a20      	ldr	r2, [pc, #128]	; (800bf98 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa4>)
 800bf16:	4293      	cmp	r3, r2
 800bf18:	d103      	bne.n	800bf22 <_ZN4GPIOC1EP12GPIO_TypeDeft+0x2e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800bf1a:	2101      	movs	r1, #1
 800bf1c:	2002      	movs	r0, #2
 800bf1e:	f000 ffa9 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOC)
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	4a1d      	ldr	r2, [pc, #116]	; (800bf9c <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa8>)
 800bf26:	4293      	cmp	r3, r2
 800bf28:	d103      	bne.n	800bf32 <_ZN4GPIOC1EP12GPIO_TypeDeft+0x3e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800bf2a:	2101      	movs	r1, #1
 800bf2c:	2004      	movs	r0, #4
 800bf2e:	f000 ffa1 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOD)
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	4a1a      	ldr	r2, [pc, #104]	; (800bfa0 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xac>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d103      	bne.n	800bf42 <_ZN4GPIOC1EP12GPIO_TypeDeft+0x4e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800bf3a:	2101      	movs	r1, #1
 800bf3c:	2008      	movs	r0, #8
 800bf3e:	f000 ff99 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOE)
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	4a17      	ldr	r2, [pc, #92]	; (800bfa4 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xb0>)
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d103      	bne.n	800bf52 <_ZN4GPIOC1EP12GPIO_TypeDeft+0x5e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800bf4a:	2101      	movs	r1, #1
 800bf4c:	2010      	movs	r0, #16
 800bf4e:	f000 ff91 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800bf52:	2301      	movs	r3, #1
 800bf54:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800bf56:	2300      	movs	r3, #0
 800bf58:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800bf5a:	2302      	movs	r3, #2
 800bf5c:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800bf5e:	2301      	movs	r3, #1
 800bf60:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Pin = Pin;
 800bf62:	88fb      	ldrh	r3, [r7, #6]
 800bf64:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port,&GPIO_InitStructure);
 800bf66:	f107 0310 	add.w	r3, r7, #16
 800bf6a:	4619      	mov	r1, r3
 800bf6c:	68b8      	ldr	r0, [r7, #8]
 800bf6e:	f001 f821 	bl	800cfb4 <GPIO_Init>

	GPIO_ResetBits(Port, Pin);
 800bf72:	88fb      	ldrh	r3, [r7, #6]
 800bf74:	4619      	mov	r1, r3
 800bf76:	68b8      	ldr	r0, [r7, #8]
 800bf78:	f001 f8d4 	bl	800d124 <GPIO_ResetBits>
	GPIO_Port = Port;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	68ba      	ldr	r2, [r7, #8]
 800bf80:	601a      	str	r2, [r3, #0]
	GPIO_Pin = Pin;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	88fa      	ldrh	r2, [r7, #6]
 800bf86:	809a      	strh	r2, [r3, #4]
}
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3718      	adds	r7, #24
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	40020000 	.word	0x40020000
 800bf98:	40020400 	.word	0x40020400
 800bf9c:	40020800 	.word	0x40020800
 800bfa0:	40020c00 	.word	0x40020c00
 800bfa4:	40021000 	.word	0x40021000

0800bfa8 <_ZN4GPIO6StatusEv>:
bool GPIO::Status(){
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b084      	sub	sp, #16
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
  uint8_t status_bit = GPIO_ReadOutputDataBit(GPIO_Port, GPIO_Pin);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	889b      	ldrh	r3, [r3, #4]
 800bfb8:	4619      	mov	r1, r3
 800bfba:	4610      	mov	r0, r2
 800bfbc:	f001 f888 	bl	800d0d0 <GPIO_ReadOutputDataBit>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	73fb      	strb	r3, [r7, #15]
  if(status_bit==Bit_SET)
 800bfc4:	7bfb      	ldrb	r3, [r7, #15]
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d101      	bne.n	800bfce <_ZN4GPIO6StatusEv+0x26>
    return true;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e000      	b.n	800bfd0 <_ZN4GPIO6StatusEv+0x28>
  return false;
 800bfce:	2300      	movs	r3, #0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3710      	adds	r7, #16
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}

0800bfd8 <_ZN4GPIO3SetEv>:
void GPIO::Set(){
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b082      	sub	sp, #8
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
	GPIO_SetBits(GPIO_Port, GPIO_Pin);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681a      	ldr	r2, [r3, #0]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	889b      	ldrh	r3, [r3, #4]
 800bfe8:	4619      	mov	r1, r3
 800bfea:	4610      	mov	r0, r2
 800bfec:	f001 f88a 	bl	800d104 <GPIO_SetBits>
	return;
 800bff0:	bf00      	nop
}
 800bff2:	3708      	adds	r7, #8
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <_ZN4GPIO5ResetEv>:
void GPIO::Reset(){
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b082      	sub	sp, #8
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
	GPIO_ResetBits(GPIO_Port, GPIO_Pin);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	889b      	ldrh	r3, [r3, #4]
 800c008:	4619      	mov	r1, r3
 800c00a:	4610      	mov	r0, r2
 800c00c:	f001 f88a 	bl	800d124 <GPIO_ResetBits>
	return;
 800c010:	bf00      	nop
}
 800c012:	3708      	adds	r7, #8
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}

0800c018 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh>:
 *      Author: lenovoi7
 */

#include <Encoder.h>

Encoder::Encoder( GPIO_TypeDef* Port1, GPIO_TypeDef* Port2,
 800c018:	b580      	push	{r7, lr}
 800c01a:	b086      	sub	sp, #24
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	60f8      	str	r0, [r7, #12]
 800c020:	60b9      	str	r1, [r7, #8]
 800c022:	607a      	str	r2, [r7, #4]
 800c024:	603b      	str	r3, [r7, #0]
	uint32_t Pin1, uint32_t Pin2,
	TIM_TypeDef * Tim, uint8_t Af_Pin1, uint8_t Af_Pin2,
	uint8_t Af)
{

	if((Port1 == GPIOA)||(Port2 == GPIOA))
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	4a4d      	ldr	r2, [pc, #308]	; (800c160 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x148>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d003      	beq.n	800c036 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x1e>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	4a4b      	ldr	r2, [pc, #300]	; (800c160 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x148>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d103      	bne.n	800c03e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x26>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800c036:	2101      	movs	r1, #1
 800c038:	2001      	movs	r0, #1
 800c03a:	f000 ff1b 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOB)||(Port2 == GPIOB))
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	4a48      	ldr	r2, [pc, #288]	; (800c164 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x14c>)
 800c042:	4293      	cmp	r3, r2
 800c044:	d003      	beq.n	800c04e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x36>
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	4a46      	ldr	r2, [pc, #280]	; (800c164 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x14c>)
 800c04a:	4293      	cmp	r3, r2
 800c04c:	d103      	bne.n	800c056 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x3e>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800c04e:	2101      	movs	r1, #1
 800c050:	2002      	movs	r0, #2
 800c052:	f000 ff0f 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOC)||(Port2 == GPIOC))
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	4a43      	ldr	r2, [pc, #268]	; (800c168 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x150>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d003      	beq.n	800c066 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x4e>
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	4a41      	ldr	r2, [pc, #260]	; (800c168 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x150>)
 800c062:	4293      	cmp	r3, r2
 800c064:	d103      	bne.n	800c06e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x56>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800c066:	2101      	movs	r1, #1
 800c068:	2004      	movs	r0, #4
 800c06a:	f000 ff03 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOD)||(Port2 == GPIOD))
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	4a3e      	ldr	r2, [pc, #248]	; (800c16c <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x154>)
 800c072:	4293      	cmp	r3, r2
 800c074:	d003      	beq.n	800c07e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x66>
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	4a3c      	ldr	r2, [pc, #240]	; (800c16c <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x154>)
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d103      	bne.n	800c086 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x6e>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800c07e:	2101      	movs	r1, #1
 800c080:	2008      	movs	r0, #8
 800c082:	f000 fef7 	bl	800ce74 <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOE)||(Port2 == GPIOE))
 800c086:	68bb      	ldr	r3, [r7, #8]
 800c088:	4a39      	ldr	r2, [pc, #228]	; (800c170 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x158>)
 800c08a:	4293      	cmp	r3, r2
 800c08c:	d003      	beq.n	800c096 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x7e>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	4a37      	ldr	r2, [pc, #220]	; (800c170 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x158>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d103      	bne.n	800c09e <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x86>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800c096:	2101      	movs	r1, #1
 800c098:	2010      	movs	r0, #16
 800c09a:	f000 feeb 	bl	800ce74 <RCC_AHB1PeriphClockCmd>

	if(Tim == TIM2)
 800c09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0a4:	d103      	bne.n	800c0ae <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x96>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800c0a6:	2101      	movs	r1, #1
 800c0a8:	2001      	movs	r0, #1
 800c0aa:	f000 ff03 	bl	800ceb4 <RCC_APB1PeriphClockCmd>
	if(Tim == TIM3)
 800c0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b0:	4a30      	ldr	r2, [pc, #192]	; (800c174 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x15c>)
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d103      	bne.n	800c0be <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xa6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800c0b6:	2101      	movs	r1, #1
 800c0b8:	2002      	movs	r0, #2
 800c0ba:	f000 fefb 	bl	800ceb4 <RCC_APB1PeriphClockCmd>
	if(Tim == TIM4)
 800c0be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c0:	4a2d      	ldr	r2, [pc, #180]	; (800c178 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x160>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d103      	bne.n	800c0ce <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xb6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800c0c6:	2101      	movs	r1, #1
 800c0c8:	2004      	movs	r0, #4
 800c0ca:	f000 fef3 	bl	800ceb4 <RCC_APB1PeriphClockCmd>
	if(Tim == TIM5)
 800c0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0d0:	4a2a      	ldr	r2, [pc, #168]	; (800c17c <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x164>)
 800c0d2:	4293      	cmp	r3, r2
 800c0d4:	d103      	bne.n	800c0de <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xc6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 800c0d6:	2101      	movs	r1, #1
 800c0d8:	2008      	movs	r0, #8
 800c0da:	f000 feeb 	bl	800ceb4 <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800c0e2:	2302      	movs	r3, #2
 800c0e4:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800c0ea:	2302      	movs	r3, #2
 800c0ec:	753b      	strb	r3, [r7, #20]

	GPIO_InitStructure.GPIO_Pin = Pin1;
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port1, &GPIO_InitStructure);
 800c0f2:	f107 0310 	add.w	r3, r7, #16
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	68b8      	ldr	r0, [r7, #8]
 800c0fa:	f000 ff5b 	bl	800cfb4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = Pin2;
 800c0fe:	6a3b      	ldr	r3, [r7, #32]
 800c100:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port2, &GPIO_InitStructure);
 800c102:	f107 0310 	add.w	r3, r7, #16
 800c106:	4619      	mov	r1, r3
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 ff53 	bl	800cfb4 <GPIO_Init>

	GPIO_PinAFConfig(Port1, Af_Pin1, Af);
 800c10e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c112:	b29b      	uxth	r3, r3
 800c114:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800c118:	4619      	mov	r1, r3
 800c11a:	68b8      	ldr	r0, [r7, #8]
 800c11c:	f001 f812 	bl	800d144 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(Port2, Af_Pin2, Af);
 800c120:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c124:	b29b      	uxth	r3, r3
 800c126:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800c12a:	4619      	mov	r1, r3
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f001 f809 	bl	800d144 <GPIO_PinAFConfig>

	TIM_EncoderInterfaceConfig(Tim, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 800c132:	2300      	movs	r3, #0
 800c134:	2200      	movs	r2, #0
 800c136:	2103      	movs	r1, #3
 800c138:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c13a:	f000 fdb1 	bl	800cca0 <TIM_EncoderInterfaceConfig>
	TIM_Cmd(Tim, ENABLE);
 800c13e:	2101      	movs	r1, #1
 800c140:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c142:	f000 fa6b 	bl	800c61c <TIM_Cmd>

	TIM_SetCounter(Tim, (uint32_t) 20000);
 800c146:	f644 6120 	movw	r1, #20000	; 0x4e20
 800c14a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c14c:	f000 fa2c 	bl	800c5a8 <TIM_SetCounter>
	Encoder_Tim = Tim;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c154:	601a      	str	r2, [r3, #0]
};
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	4618      	mov	r0, r3
 800c15a:	3718      	adds	r7, #24
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}
 800c160:	40020000 	.word	0x40020000
 800c164:	40020400 	.word	0x40020400
 800c168:	40020800 	.word	0x40020800
 800c16c:	40020c00 	.word	0x40020c00
 800c170:	40021000 	.word	0x40021000
 800c174:	40000400 	.word	0x40000400
 800c178:	40000800 	.word	0x40000800
 800c17c:	40000c00 	.word	0x40000c00

0800c180 <_ZN7Encoder12get_positionEv>:

uint32_t Encoder::get_position(){
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
	return TIM_GetCounter(Encoder_Tim);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	4618      	mov	r0, r3
 800c18e:	f000 fa19 	bl	800c5c4 <TIM_GetCounter>
 800c192:	4603      	mov	r3, r0
};
 800c194:	4618      	mov	r0, r3
 800c196:	3708      	adds	r7, #8
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <_ZN7Encoder12set_positionEm>:
void Encoder::set_position(uint32_t pos){
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b082      	sub	sp, #8
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	6039      	str	r1, [r7, #0]
	TIM_SetCounter(Encoder_Tim, pos);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	6839      	ldr	r1, [r7, #0]
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	f000 f9fb 	bl	800c5a8 <TIM_SetCounter>
};
 800c1b2:	bf00      	nop
 800c1b4:	3708      	adds	r7, #8
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	bd80      	pop	{r7, pc}
 800c1ba:	bf00      	nop

0800c1bc <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 800c1c0:	4b37      	ldr	r3, [pc, #220]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c1c2:	681a      	ldr	r2, [r3, #0]
 800c1c4:	4b37      	ldr	r3, [pc, #220]	; (800c2a4 <Audio_MAL_IRQHandler+0xe8>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	4619      	mov	r1, r3
 800c1ca:	4610      	mov	r0, r2
 800c1cc:	f001 f890 	bl	800d2f0 <DMA_GetFlagStatus>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d062      	beq.n	800c29c <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 800c1d6:	4b34      	ldr	r3, [pc, #208]	; (800c2a8 <Audio_MAL_IRQHandler+0xec>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d04a      	beq.n	800c274 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800c1de:	bf00      	nop
 800c1e0:	4b2f      	ldr	r3, [pc, #188]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f001 f86b 	bl	800d2c0 <DMA_GetCmdStatus>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d1f7      	bne.n	800c1e0 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 800c1f0:	4b2b      	ldr	r3, [pc, #172]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c1f2:	681a      	ldr	r2, [r3, #0]
 800c1f4:	4b2b      	ldr	r3, [pc, #172]	; (800c2a4 <Audio_MAL_IRQHandler+0xe8>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	4610      	mov	r0, r2
 800c1fc:	f001 f8b4 	bl	800d368 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 800c200:	4b2a      	ldr	r3, [pc, #168]	; (800c2ac <Audio_MAL_IRQHandler+0xf0>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	461a      	mov	r2, r3
 800c206:	4b2a      	ldr	r3, [pc, #168]	; (800c2b0 <Audio_MAL_IRQHandler+0xf4>)
 800c208:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800c20a:	4b27      	ldr	r3, [pc, #156]	; (800c2a8 <Audio_MAL_IRQHandler+0xec>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c212:	4293      	cmp	r3, r2
 800c214:	bf28      	it	cs
 800c216:	4613      	movcs	r3, r2
 800c218:	4a25      	ldr	r2, [pc, #148]	; (800c2b0 <Audio_MAL_IRQHandler+0xf4>)
 800c21a:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 800c21c:	4b20      	ldr	r3, [pc, #128]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4923      	ldr	r1, [pc, #140]	; (800c2b0 <Audio_MAL_IRQHandler+0xf4>)
 800c222:	4618      	mov	r0, r3
 800c224:	f000 ffd8 	bl	800d1d8 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800c228:	4b1d      	ldr	r3, [pc, #116]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	2101      	movs	r1, #1
 800c22e:	4618      	mov	r0, r3
 800c230:	f001 f82a 	bl	800d288 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 800c234:	4b1d      	ldr	r3, [pc, #116]	; (800c2ac <Audio_MAL_IRQHandler+0xf0>)
 800c236:	681a      	ldr	r2, [r3, #0]
 800c238:	4b1b      	ldr	r3, [pc, #108]	; (800c2a8 <Audio_MAL_IRQHandler+0xec>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c240:	428b      	cmp	r3, r1
 800c242:	bf28      	it	cs
 800c244:	460b      	movcs	r3, r1
 800c246:	005b      	lsls	r3, r3, #1
 800c248:	4413      	add	r3, r2
 800c24a:	4a18      	ldr	r2, [pc, #96]	; (800c2ac <Audio_MAL_IRQHandler+0xf0>)
 800c24c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800c24e:	4b16      	ldr	r3, [pc, #88]	; (800c2a8 <Audio_MAL_IRQHandler+0xec>)
 800c250:	681a      	ldr	r2, [r3, #0]
 800c252:	4b15      	ldr	r3, [pc, #84]	; (800c2a8 <Audio_MAL_IRQHandler+0xec>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c25a:	428b      	cmp	r3, r1
 800c25c:	bf28      	it	cs
 800c25e:	460b      	movcs	r3, r1
 800c260:	1ad3      	subs	r3, r2, r3
 800c262:	4a11      	ldr	r2, [pc, #68]	; (800c2a8 <Audio_MAL_IRQHandler+0xec>)
 800c264:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800c266:	4b0e      	ldr	r3, [pc, #56]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	2101      	movs	r1, #1
 800c26c:	4618      	mov	r0, r3
 800c26e:	f001 f80b 	bl	800d288 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800c272:	e013      	b.n	800c29c <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800c274:	4b0a      	ldr	r3, [pc, #40]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	2100      	movs	r1, #0
 800c27a:	4618      	mov	r0, r3
 800c27c:	f001 f804 	bl	800d288 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 800c280:	4b07      	ldr	r3, [pc, #28]	; (800c2a0 <Audio_MAL_IRQHandler+0xe4>)
 800c282:	681a      	ldr	r2, [r3, #0]
 800c284:	4b07      	ldr	r3, [pc, #28]	; (800c2a4 <Audio_MAL_IRQHandler+0xe8>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	4619      	mov	r1, r3
 800c28a:	4610      	mov	r0, r2
 800c28c:	f001 f86c 	bl	800d368 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 800c290:	4b06      	ldr	r3, [pc, #24]	; (800c2ac <Audio_MAL_IRQHandler+0xf0>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	2100      	movs	r1, #0
 800c296:	4618      	mov	r0, r3
 800c298:	f7fe f8ca 	bl	800a430 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800c29c:	bf00      	nop
 800c29e:	bd80      	pop	{r7, pc}
 800c2a0:	20000130 	.word	0x20000130
 800c2a4:	20000134 	.word	0x20000134
 800c2a8:	20000128 	.word	0x20000128
 800c2ac:	200007b0 	.word	0x200007b0
 800c2b0:	200007f0 	.word	0x200007f0

0800c2b4 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800c2b8:	f7ff ff80 	bl	800c1bc <Audio_MAL_IRQHandler>
}
 800c2bc:	bf00      	nop
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800c2c4:	f7ff ff7a 	bl	800c1bc <Audio_MAL_IRQHandler>
}
 800c2c8:	bf00      	nop
 800c2ca:	bd80      	pop	{r7, pc}

0800c2cc <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 800c2d0:	2102      	movs	r1, #2
 800c2d2:	480d      	ldr	r0, [pc, #52]	; (800c308 <SPI3_IRQHandler+0x3c>)
 800c2d4:	f000 fdb2 	bl	800ce3c <SPI_I2S_GetFlagStatus>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d011      	beq.n	800c302 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800c2de:	4b0b      	ldr	r3, [pc, #44]	; (800c30c <SPI3_IRQHandler+0x40>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	2b02      	cmp	r3, #2
 800c2e4:	d106      	bne.n	800c2f4 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800c2e6:	f7fe f8af 	bl	800a448 <EVAL_AUDIO_GetSampleCallBack>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	4619      	mov	r1, r3
 800c2ee:	2004      	movs	r0, #4
 800c2f0:	f001 f868 	bl	800d3c4 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 800c2f4:	f7fe f8a8 	bl	800a448 <EVAL_AUDIO_GetSampleCallBack>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	4802      	ldr	r0, [pc, #8]	; (800c308 <SPI3_IRQHandler+0x3c>)
 800c2fe:	f000 fd8d 	bl	800ce1c <SPI_I2S_SendData>
  }
}
 800c302:	bf00      	nop
 800c304:	bd80      	pop	{r7, pc}
 800c306:	bf00      	nop
 800c308:	40003c00 	.word	0x40003c00
 800c30c:	2000012c 	.word	0x2000012c

0800c310 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b082      	sub	sp, #8
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	4a60      	ldr	r2, [pc, #384]	; (800c49c <TIM_DeInit+0x18c>)
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d108      	bne.n	800c332 <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 800c320:	2101      	movs	r1, #1
 800c322:	2001      	movs	r0, #1
 800c324:	f000 fe26 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800c328:	2100      	movs	r1, #0
 800c32a:	2001      	movs	r0, #1
 800c32c:	f000 fe22 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c330:	e0af      	b.n	800c492 <TIM_DeInit+0x182>
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c338:	d108      	bne.n	800c34c <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 800c33a:	2101      	movs	r1, #1
 800c33c:	2001      	movs	r0, #1
 800c33e:	f000 fdf9 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800c342:	2100      	movs	r1, #0
 800c344:	2001      	movs	r0, #1
 800c346:	f000 fdf5 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c34a:	e0a2      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	4a54      	ldr	r2, [pc, #336]	; (800c4a0 <TIM_DeInit+0x190>)
 800c350:	4293      	cmp	r3, r2
 800c352:	d108      	bne.n	800c366 <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800c354:	2101      	movs	r1, #1
 800c356:	2002      	movs	r0, #2
 800c358:	f000 fdec 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800c35c:	2100      	movs	r1, #0
 800c35e:	2002      	movs	r0, #2
 800c360:	f000 fde8 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c364:	e095      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	4a4e      	ldr	r2, [pc, #312]	; (800c4a4 <TIM_DeInit+0x194>)
 800c36a:	4293      	cmp	r3, r2
 800c36c:	d108      	bne.n	800c380 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800c36e:	2101      	movs	r1, #1
 800c370:	2004      	movs	r0, #4
 800c372:	f000 fddf 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800c376:	2100      	movs	r1, #0
 800c378:	2004      	movs	r0, #4
 800c37a:	f000 fddb 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c37e:	e088      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	4a49      	ldr	r2, [pc, #292]	; (800c4a8 <TIM_DeInit+0x198>)
 800c384:	4293      	cmp	r3, r2
 800c386:	d108      	bne.n	800c39a <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 800c388:	2101      	movs	r1, #1
 800c38a:	2008      	movs	r0, #8
 800c38c:	f000 fdd2 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800c390:	2100      	movs	r1, #0
 800c392:	2008      	movs	r0, #8
 800c394:	f000 fdce 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c398:	e07b      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	4a43      	ldr	r2, [pc, #268]	; (800c4ac <TIM_DeInit+0x19c>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d108      	bne.n	800c3b4 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800c3a2:	2101      	movs	r1, #1
 800c3a4:	2010      	movs	r0, #16
 800c3a6:	f000 fdc5 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800c3aa:	2100      	movs	r1, #0
 800c3ac:	2010      	movs	r0, #16
 800c3ae:	f000 fdc1 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c3b2:	e06e      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	4a3e      	ldr	r2, [pc, #248]	; (800c4b0 <TIM_DeInit+0x1a0>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d108      	bne.n	800c3ce <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800c3bc:	2101      	movs	r1, #1
 800c3be:	2020      	movs	r0, #32
 800c3c0:	f000 fdb8 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 800c3c4:	2100      	movs	r1, #0
 800c3c6:	2020      	movs	r0, #32
 800c3c8:	f000 fdb4 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c3cc:	e061      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	4a38      	ldr	r2, [pc, #224]	; (800c4b4 <TIM_DeInit+0x1a4>)
 800c3d2:	4293      	cmp	r3, r2
 800c3d4:	d108      	bne.n	800c3e8 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800c3d6:	2101      	movs	r1, #1
 800c3d8:	2002      	movs	r0, #2
 800c3da:	f000 fdcb 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 800c3de:	2100      	movs	r1, #0
 800c3e0:	2002      	movs	r0, #2
 800c3e2:	f000 fdc7 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c3e6:	e054      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	4a33      	ldr	r2, [pc, #204]	; (800c4b8 <TIM_DeInit+0x1a8>)
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d10a      	bne.n	800c406 <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 800c3f0:	2101      	movs	r1, #1
 800c3f2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800c3f6:	f000 fdbd 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 800c3fa:	2100      	movs	r1, #0
 800c3fc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800c400:	f000 fdb8 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c404:	e045      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	4a2c      	ldr	r2, [pc, #176]	; (800c4bc <TIM_DeInit+0x1ac>)
 800c40a:	4293      	cmp	r3, r2
 800c40c:	d10a      	bne.n	800c424 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800c40e:	2101      	movs	r1, #1
 800c410:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800c414:	f000 fdae 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 800c418:	2100      	movs	r1, #0
 800c41a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800c41e:	f000 fda9 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c422:	e036      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	4a26      	ldr	r2, [pc, #152]	; (800c4c0 <TIM_DeInit+0x1b0>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d10a      	bne.n	800c442 <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 800c42c:	2101      	movs	r1, #1
 800c42e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800c432:	f000 fd9f 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 800c436:	2100      	movs	r1, #0
 800c438:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800c43c:	f000 fd9a 	bl	800cf74 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c440:	e027      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	4a1f      	ldr	r2, [pc, #124]	; (800c4c4 <TIM_DeInit+0x1b4>)
 800c446:	4293      	cmp	r3, r2
 800c448:	d108      	bne.n	800c45c <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 800c44a:	2101      	movs	r1, #1
 800c44c:	2040      	movs	r0, #64	; 0x40
 800c44e:	f000 fd71 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 800c452:	2100      	movs	r1, #0
 800c454:	2040      	movs	r0, #64	; 0x40
 800c456:	f000 fd6d 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c45a:	e01a      	b.n	800c492 <TIM_DeInit+0x182>
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	4a1a      	ldr	r2, [pc, #104]	; (800c4c8 <TIM_DeInit+0x1b8>)
 800c460:	4293      	cmp	r3, r2
 800c462:	d108      	bne.n	800c476 <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 800c464:	2101      	movs	r1, #1
 800c466:	2080      	movs	r0, #128	; 0x80
 800c468:	f000 fd64 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 800c46c:	2100      	movs	r1, #0
 800c46e:	2080      	movs	r0, #128	; 0x80
 800c470:	f000 fd60 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800c474:	e00d      	b.n	800c492 <TIM_DeInit+0x182>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	4a14      	ldr	r2, [pc, #80]	; (800c4cc <TIM_DeInit+0x1bc>)
 800c47a:	4293      	cmp	r3, r2
 800c47c:	d109      	bne.n	800c492 <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 800c47e:	2101      	movs	r1, #1
 800c480:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c484:	f000 fd56 	bl	800cf34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 800c488:	2100      	movs	r1, #0
 800c48a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c48e:	f000 fd51 	bl	800cf34 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 800c492:	bf00      	nop
 800c494:	3708      	adds	r7, #8
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	40010000 	.word	0x40010000
 800c4a0:	40000400 	.word	0x40000400
 800c4a4:	40000800 	.word	0x40000800
 800c4a8:	40000c00 	.word	0x40000c00
 800c4ac:	40001000 	.word	0x40001000
 800c4b0:	40001400 	.word	0x40001400
 800c4b4:	40010400 	.word	0x40010400
 800c4b8:	40014000 	.word	0x40014000
 800c4bc:	40014400 	.word	0x40014400
 800c4c0:	40014800 	.word	0x40014800
 800c4c4:	40001800 	.word	0x40001800
 800c4c8:	40001c00 	.word	0x40001c00
 800c4cc:	40002000 	.word	0x40002000

0800c4d0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b085      	sub	sp, #20
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	881b      	ldrh	r3, [r3, #0]
 800c4e2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	4a29      	ldr	r2, [pc, #164]	; (800c58c <TIM_TimeBaseInit+0xbc>)
 800c4e8:	4293      	cmp	r3, r2
 800c4ea:	d013      	beq.n	800c514 <TIM_TimeBaseInit+0x44>
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	4a28      	ldr	r2, [pc, #160]	; (800c590 <TIM_TimeBaseInit+0xc0>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d00f      	beq.n	800c514 <TIM_TimeBaseInit+0x44>
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c4fa:	d00b      	beq.n	800c514 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	4a25      	ldr	r2, [pc, #148]	; (800c594 <TIM_TimeBaseInit+0xc4>)
 800c500:	4293      	cmp	r3, r2
 800c502:	d007      	beq.n	800c514 <TIM_TimeBaseInit+0x44>
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	4a24      	ldr	r2, [pc, #144]	; (800c598 <TIM_TimeBaseInit+0xc8>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d003      	beq.n	800c514 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	4a23      	ldr	r2, [pc, #140]	; (800c59c <TIM_TimeBaseInit+0xcc>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d108      	bne.n	800c526 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800c514:	89fb      	ldrh	r3, [r7, #14]
 800c516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c51a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	885a      	ldrh	r2, [r3, #2]
 800c520:	89fb      	ldrh	r3, [r7, #14]
 800c522:	4313      	orrs	r3, r2
 800c524:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	4a1d      	ldr	r2, [pc, #116]	; (800c5a0 <TIM_TimeBaseInit+0xd0>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d00c      	beq.n	800c548 <TIM_TimeBaseInit+0x78>
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	4a1c      	ldr	r2, [pc, #112]	; (800c5a4 <TIM_TimeBaseInit+0xd4>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d008      	beq.n	800c548 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800c536:	89fb      	ldrh	r3, [r7, #14]
 800c538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c53c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	891a      	ldrh	r2, [r3, #8]
 800c542:	89fb      	ldrh	r3, [r7, #14]
 800c544:	4313      	orrs	r3, r2
 800c546:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	89fa      	ldrh	r2, [r7, #14]
 800c54c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	685a      	ldr	r2, [r3, #4]
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	881a      	ldrh	r2, [r3, #0]
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	4a0a      	ldr	r2, [pc, #40]	; (800c58c <TIM_TimeBaseInit+0xbc>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d003      	beq.n	800c56e <TIM_TimeBaseInit+0x9e>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	4a09      	ldr	r2, [pc, #36]	; (800c590 <TIM_TimeBaseInit+0xc0>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d104      	bne.n	800c578 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	7a9b      	ldrb	r3, [r3, #10]
 800c572:	b29a      	uxth	r2, r3
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2201      	movs	r2, #1
 800c57c:	829a      	strh	r2, [r3, #20]
}
 800c57e:	bf00      	nop
 800c580:	3714      	adds	r7, #20
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	40010000 	.word	0x40010000
 800c590:	40010400 	.word	0x40010400
 800c594:	40000400 	.word	0x40000400
 800c598:	40000800 	.word	0x40000800
 800c59c:	40000c00 	.word	0x40000c00
 800c5a0:	40001000 	.word	0x40001000
 800c5a4:	40001400 	.word	0x40001400

0800c5a8 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	683a      	ldr	r2, [r7, #0]
 800c5b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c5b8:	bf00      	nop
 800c5ba:	370c      	adds	r7, #12
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr

0800c5c4 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b083      	sub	sp, #12
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr

0800c5dc <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b083      	sub	sp, #12
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800c5e8:	78fb      	ldrb	r3, [r7, #3]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d008      	beq.n	800c600 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	881b      	ldrh	r3, [r3, #0]
 800c5f2:	b29b      	uxth	r3, r3
 800c5f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5f8:	b29a      	uxth	r2, r3
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 800c5fe:	e007      	b.n	800c610 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	881b      	ldrh	r3, [r3, #0]
 800c604:	b29b      	uxth	r3, r3
 800c606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c60a:	b29a      	uxth	r2, r3
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	801a      	strh	r2, [r3, #0]
  }
}
 800c610:	bf00      	nop
 800c612:	370c      	adds	r7, #12
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800c61c:	b480      	push	{r7}
 800c61e:	b083      	sub	sp, #12
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	460b      	mov	r3, r1
 800c626:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800c628:	78fb      	ldrb	r3, [r7, #3]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d008      	beq.n	800c640 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	881b      	ldrh	r3, [r3, #0]
 800c632:	b29b      	uxth	r3, r3
 800c634:	f043 0301 	orr.w	r3, r3, #1
 800c638:	b29a      	uxth	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800c63e:	e007      	b.n	800c650 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	881b      	ldrh	r3, [r3, #0]
 800c644:	b29b      	uxth	r3, r3
 800c646:	f023 0301 	bic.w	r3, r3, #1
 800c64a:	b29a      	uxth	r2, r3
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	801a      	strh	r2, [r3, #0]
  }
}
 800c650:	bf00      	nop
 800c652:	370c      	adds	r7, #12
 800c654:	46bd      	mov	sp, r7
 800c656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65a:	4770      	bx	lr

0800c65c <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800c65c:	b480      	push	{r7}
 800c65e:	b085      	sub	sp, #20
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
 800c664:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800c666:	2300      	movs	r3, #0
 800c668:	817b      	strh	r3, [r7, #10]
 800c66a:	2300      	movs	r3, #0
 800c66c:	81fb      	strh	r3, [r7, #14]
 800c66e:	2300      	movs	r3, #0
 800c670:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	8c1b      	ldrh	r3, [r3, #32]
 800c676:	b29b      	uxth	r3, r3
 800c678:	f023 0301 	bic.w	r3, r3, #1
 800c67c:	b29a      	uxth	r2, r3
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	8c1b      	ldrh	r3, [r3, #32]
 800c686:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	889b      	ldrh	r3, [r3, #4]
 800c68c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	8b1b      	ldrh	r3, [r3, #24]
 800c692:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 800c694:	897b      	ldrh	r3, [r7, #10]
 800c696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c69a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 800c69c:	897b      	ldrh	r3, [r7, #10]
 800c69e:	f023 0303 	bic.w	r3, r3, #3
 800c6a2:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	881a      	ldrh	r2, [r3, #0]
 800c6a8:	897b      	ldrh	r3, [r7, #10]
 800c6aa:	4313      	orrs	r3, r2
 800c6ac:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800c6ae:	89fb      	ldrh	r3, [r7, #14]
 800c6b0:	f023 0302 	bic.w	r3, r3, #2
 800c6b4:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	899a      	ldrh	r2, [r3, #12]
 800c6ba:	89fb      	ldrh	r3, [r7, #14]
 800c6bc:	4313      	orrs	r3, r2
 800c6be:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	885a      	ldrh	r2, [r3, #2]
 800c6c4:	89fb      	ldrh	r3, [r7, #14]
 800c6c6:	4313      	orrs	r3, r2
 800c6c8:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	4a1e      	ldr	r2, [pc, #120]	; (800c748 <TIM_OC1Init+0xec>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	d003      	beq.n	800c6da <TIM_OC1Init+0x7e>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	4a1d      	ldr	r2, [pc, #116]	; (800c74c <TIM_OC1Init+0xf0>)
 800c6d6:	4293      	cmp	r3, r2
 800c6d8:	d123      	bne.n	800c722 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800c6da:	89fb      	ldrh	r3, [r7, #14]
 800c6dc:	f023 0308 	bic.w	r3, r3, #8
 800c6e0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	89da      	ldrh	r2, [r3, #14]
 800c6e6:	89fb      	ldrh	r3, [r7, #14]
 800c6e8:	4313      	orrs	r3, r2
 800c6ea:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 800c6ec:	89fb      	ldrh	r3, [r7, #14]
 800c6ee:	f023 0304 	bic.w	r3, r3, #4
 800c6f2:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	889a      	ldrh	r2, [r3, #4]
 800c6f8:	89fb      	ldrh	r3, [r7, #14]
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 800c6fe:	89bb      	ldrh	r3, [r7, #12]
 800c700:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c704:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800c706:	89bb      	ldrh	r3, [r7, #12]
 800c708:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c70c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	8a1a      	ldrh	r2, [r3, #16]
 800c712:	89bb      	ldrh	r3, [r7, #12]
 800c714:	4313      	orrs	r3, r2
 800c716:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	8a5a      	ldrh	r2, [r3, #18]
 800c71c:	89bb      	ldrh	r3, [r7, #12]
 800c71e:	4313      	orrs	r3, r2
 800c720:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	89ba      	ldrh	r2, [r7, #12]
 800c726:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	897a      	ldrh	r2, [r7, #10]
 800c72c:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	689a      	ldr	r2, [r3, #8]
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	89fa      	ldrh	r2, [r7, #14]
 800c73a:	841a      	strh	r2, [r3, #32]
}
 800c73c:	bf00      	nop
 800c73e:	3714      	adds	r7, #20
 800c740:	46bd      	mov	sp, r7
 800c742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c746:	4770      	bx	lr
 800c748:	40010000 	.word	0x40010000
 800c74c:	40010400 	.word	0x40010400

0800c750 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800c750:	b480      	push	{r7}
 800c752:	b085      	sub	sp, #20
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
 800c758:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800c75a:	2300      	movs	r3, #0
 800c75c:	817b      	strh	r3, [r7, #10]
 800c75e:	2300      	movs	r3, #0
 800c760:	81fb      	strh	r3, [r7, #14]
 800c762:	2300      	movs	r3, #0
 800c764:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	8c1b      	ldrh	r3, [r3, #32]
 800c76a:	b29b      	uxth	r3, r3
 800c76c:	f023 0310 	bic.w	r3, r3, #16
 800c770:	b29a      	uxth	r2, r3
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	8c1b      	ldrh	r3, [r3, #32]
 800c77a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	889b      	ldrh	r3, [r3, #4]
 800c780:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	8b1b      	ldrh	r3, [r3, #24]
 800c786:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 800c788:	897b      	ldrh	r3, [r7, #10]
 800c78a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c78e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 800c790:	897b      	ldrh	r3, [r7, #10]
 800c792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c796:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	881b      	ldrh	r3, [r3, #0]
 800c79c:	021b      	lsls	r3, r3, #8
 800c79e:	b29a      	uxth	r2, r3
 800c7a0:	897b      	ldrh	r3, [r7, #10]
 800c7a2:	4313      	orrs	r3, r2
 800c7a4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800c7a6:	89fb      	ldrh	r3, [r7, #14]
 800c7a8:	f023 0320 	bic.w	r3, r3, #32
 800c7ac:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	899b      	ldrh	r3, [r3, #12]
 800c7b2:	011b      	lsls	r3, r3, #4
 800c7b4:	b29a      	uxth	r2, r3
 800c7b6:	89fb      	ldrh	r3, [r7, #14]
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	885b      	ldrh	r3, [r3, #2]
 800c7c0:	011b      	lsls	r3, r3, #4
 800c7c2:	b29a      	uxth	r2, r3
 800c7c4:	89fb      	ldrh	r3, [r7, #14]
 800c7c6:	4313      	orrs	r3, r2
 800c7c8:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	4a22      	ldr	r2, [pc, #136]	; (800c858 <TIM_OC2Init+0x108>)
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	d003      	beq.n	800c7da <TIM_OC2Init+0x8a>
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	4a21      	ldr	r2, [pc, #132]	; (800c85c <TIM_OC2Init+0x10c>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d12b      	bne.n	800c832 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 800c7da:	89fb      	ldrh	r3, [r7, #14]
 800c7dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7e0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	89db      	ldrh	r3, [r3, #14]
 800c7e6:	011b      	lsls	r3, r3, #4
 800c7e8:	b29a      	uxth	r2, r3
 800c7ea:	89fb      	ldrh	r3, [r7, #14]
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800c7f0:	89fb      	ldrh	r3, [r7, #14]
 800c7f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c7f6:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	889b      	ldrh	r3, [r3, #4]
 800c7fc:	011b      	lsls	r3, r3, #4
 800c7fe:	b29a      	uxth	r2, r3
 800c800:	89fb      	ldrh	r3, [r7, #14]
 800c802:	4313      	orrs	r3, r2
 800c804:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 800c806:	89bb      	ldrh	r3, [r7, #12]
 800c808:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c80c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 800c80e:	89bb      	ldrh	r3, [r7, #12]
 800c810:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c814:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	8a1b      	ldrh	r3, [r3, #16]
 800c81a:	009b      	lsls	r3, r3, #2
 800c81c:	b29a      	uxth	r2, r3
 800c81e:	89bb      	ldrh	r3, [r7, #12]
 800c820:	4313      	orrs	r3, r2
 800c822:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	8a5b      	ldrh	r3, [r3, #18]
 800c828:	009b      	lsls	r3, r3, #2
 800c82a:	b29a      	uxth	r2, r3
 800c82c:	89bb      	ldrh	r3, [r7, #12]
 800c82e:	4313      	orrs	r3, r2
 800c830:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	89ba      	ldrh	r2, [r7, #12]
 800c836:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	897a      	ldrh	r2, [r7, #10]
 800c83c:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	689a      	ldr	r2, [r3, #8]
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	89fa      	ldrh	r2, [r7, #14]
 800c84a:	841a      	strh	r2, [r3, #32]
}
 800c84c:	bf00      	nop
 800c84e:	3714      	adds	r7, #20
 800c850:	46bd      	mov	sp, r7
 800c852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c856:	4770      	bx	lr
 800c858:	40010000 	.word	0x40010000
 800c85c:	40010400 	.word	0x40010400

0800c860 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800c860:	b480      	push	{r7}
 800c862:	b085      	sub	sp, #20
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
 800c868:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800c86a:	2300      	movs	r3, #0
 800c86c:	817b      	strh	r3, [r7, #10]
 800c86e:	2300      	movs	r3, #0
 800c870:	81fb      	strh	r3, [r7, #14]
 800c872:	2300      	movs	r3, #0
 800c874:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	8c1b      	ldrh	r3, [r3, #32]
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c880:	b29a      	uxth	r2, r3
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	8c1b      	ldrh	r3, [r3, #32]
 800c88a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	889b      	ldrh	r3, [r3, #4]
 800c890:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	8b9b      	ldrh	r3, [r3, #28]
 800c896:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 800c898:	897b      	ldrh	r3, [r7, #10]
 800c89a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c89e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 800c8a0:	897b      	ldrh	r3, [r7, #10]
 800c8a2:	f023 0303 	bic.w	r3, r3, #3
 800c8a6:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	881a      	ldrh	r2, [r3, #0]
 800c8ac:	897b      	ldrh	r3, [r7, #10]
 800c8ae:	4313      	orrs	r3, r2
 800c8b0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800c8b2:	89fb      	ldrh	r3, [r7, #14]
 800c8b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c8b8:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	899b      	ldrh	r3, [r3, #12]
 800c8be:	021b      	lsls	r3, r3, #8
 800c8c0:	b29a      	uxth	r2, r3
 800c8c2:	89fb      	ldrh	r3, [r7, #14]
 800c8c4:	4313      	orrs	r3, r2
 800c8c6:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	885b      	ldrh	r3, [r3, #2]
 800c8cc:	021b      	lsls	r3, r3, #8
 800c8ce:	b29a      	uxth	r2, r3
 800c8d0:	89fb      	ldrh	r3, [r7, #14]
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	4a22      	ldr	r2, [pc, #136]	; (800c964 <TIM_OC3Init+0x104>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d003      	beq.n	800c8e6 <TIM_OC3Init+0x86>
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	4a21      	ldr	r2, [pc, #132]	; (800c968 <TIM_OC3Init+0x108>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	d12b      	bne.n	800c93e <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800c8e6:	89fb      	ldrh	r3, [r7, #14]
 800c8e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c8ec:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	89db      	ldrh	r3, [r3, #14]
 800c8f2:	021b      	lsls	r3, r3, #8
 800c8f4:	b29a      	uxth	r2, r3
 800c8f6:	89fb      	ldrh	r3, [r7, #14]
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 800c8fc:	89fb      	ldrh	r3, [r7, #14]
 800c8fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c902:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	889b      	ldrh	r3, [r3, #4]
 800c908:	021b      	lsls	r3, r3, #8
 800c90a:	b29a      	uxth	r2, r3
 800c90c:	89fb      	ldrh	r3, [r7, #14]
 800c90e:	4313      	orrs	r3, r2
 800c910:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800c912:	89bb      	ldrh	r3, [r7, #12]
 800c914:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c918:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 800c91a:	89bb      	ldrh	r3, [r7, #12]
 800c91c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c920:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	8a1b      	ldrh	r3, [r3, #16]
 800c926:	011b      	lsls	r3, r3, #4
 800c928:	b29a      	uxth	r2, r3
 800c92a:	89bb      	ldrh	r3, [r7, #12]
 800c92c:	4313      	orrs	r3, r2
 800c92e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	8a5b      	ldrh	r3, [r3, #18]
 800c934:	011b      	lsls	r3, r3, #4
 800c936:	b29a      	uxth	r2, r3
 800c938:	89bb      	ldrh	r3, [r7, #12]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	89ba      	ldrh	r2, [r7, #12]
 800c942:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	897a      	ldrh	r2, [r7, #10]
 800c948:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	689a      	ldr	r2, [r3, #8]
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	89fa      	ldrh	r2, [r7, #14]
 800c956:	841a      	strh	r2, [r3, #32]
}
 800c958:	bf00      	nop
 800c95a:	3714      	adds	r7, #20
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr
 800c964:	40010000 	.word	0x40010000
 800c968:	40010400 	.word	0x40010400

0800c96c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b085      	sub	sp, #20
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800c976:	2300      	movs	r3, #0
 800c978:	81bb      	strh	r3, [r7, #12]
 800c97a:	2300      	movs	r3, #0
 800c97c:	817b      	strh	r3, [r7, #10]
 800c97e:	2300      	movs	r3, #0
 800c980:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	8c1b      	ldrh	r3, [r3, #32]
 800c986:	b29b      	uxth	r3, r3
 800c988:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c98c:	b29a      	uxth	r2, r3
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	8c1b      	ldrh	r3, [r3, #32]
 800c996:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	889b      	ldrh	r3, [r3, #4]
 800c99c:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	8b9b      	ldrh	r3, [r3, #28]
 800c9a2:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800c9a4:	89bb      	ldrh	r3, [r7, #12]
 800c9a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c9aa:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 800c9ac:	89bb      	ldrh	r3, [r7, #12]
 800c9ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c9b2:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	881b      	ldrh	r3, [r3, #0]
 800c9b8:	021b      	lsls	r3, r3, #8
 800c9ba:	b29a      	uxth	r2, r3
 800c9bc:	89bb      	ldrh	r3, [r7, #12]
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800c9c2:	897b      	ldrh	r3, [r7, #10]
 800c9c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c9c8:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	899b      	ldrh	r3, [r3, #12]
 800c9ce:	031b      	lsls	r3, r3, #12
 800c9d0:	b29a      	uxth	r2, r3
 800c9d2:	897b      	ldrh	r3, [r7, #10]
 800c9d4:	4313      	orrs	r3, r2
 800c9d6:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	885b      	ldrh	r3, [r3, #2]
 800c9dc:	031b      	lsls	r3, r3, #12
 800c9de:	b29a      	uxth	r2, r3
 800c9e0:	897b      	ldrh	r3, [r7, #10]
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a12      	ldr	r2, [pc, #72]	; (800ca34 <TIM_OC4Init+0xc8>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d003      	beq.n	800c9f6 <TIM_OC4Init+0x8a>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	4a11      	ldr	r2, [pc, #68]	; (800ca38 <TIM_OC4Init+0xcc>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d10a      	bne.n	800ca0c <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800c9f6:	89fb      	ldrh	r3, [r7, #14]
 800c9f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c9fc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	8a1b      	ldrh	r3, [r3, #16]
 800ca02:	019b      	lsls	r3, r3, #6
 800ca04:	b29a      	uxth	r2, r3
 800ca06:	89fb      	ldrh	r3, [r7, #14]
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	89fa      	ldrh	r2, [r7, #14]
 800ca10:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	89ba      	ldrh	r2, [r7, #12]
 800ca16:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	689a      	ldr	r2, [r3, #8]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	897a      	ldrh	r2, [r7, #10]
 800ca24:	841a      	strh	r2, [r3, #32]
}
 800ca26:	bf00      	nop
 800ca28:	3714      	adds	r7, #20
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca30:	4770      	bx	lr
 800ca32:	bf00      	nop
 800ca34:	40010000 	.word	0x40010000
 800ca38:	40010400 	.word	0x40010400

0800ca3c <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b083      	sub	sp, #12
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
 800ca44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	683a      	ldr	r2, [r7, #0]
 800ca4a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800ca4c:	bf00      	nop
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b083      	sub	sp, #12
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
 800ca60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	683a      	ldr	r2, [r7, #0]
 800ca66:	639a      	str	r2, [r3, #56]	; 0x38
}
 800ca68:	bf00      	nop
 800ca6a:	370c      	adds	r7, #12
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca72:	4770      	bx	lr

0800ca74 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 800ca74:	b480      	push	{r7}
 800ca76:	b083      	sub	sp, #12
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
 800ca7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	683a      	ldr	r2, [r7, #0]
 800ca82:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800ca84:	bf00      	nop
 800ca86:	370c      	adds	r7, #12
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b083      	sub	sp, #12
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
 800ca98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	683a      	ldr	r2, [r7, #0]
 800ca9e:	641a      	str	r2, [r3, #64]	; 0x40
}
 800caa0:	bf00      	nop
 800caa2:	370c      	adds	r7, #12
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr

0800caac <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800caac:	b480      	push	{r7}
 800caae:	b085      	sub	sp, #20
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
 800cab4:	460b      	mov	r3, r1
 800cab6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800cab8:	2300      	movs	r3, #0
 800caba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	8b1b      	ldrh	r3, [r3, #24]
 800cac0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800cac2:	89fb      	ldrh	r3, [r7, #14]
 800cac4:	f023 0308 	bic.w	r3, r3, #8
 800cac8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800caca:	89fa      	ldrh	r2, [r7, #14]
 800cacc:	887b      	ldrh	r3, [r7, #2]
 800cace:	4313      	orrs	r3, r2
 800cad0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	89fa      	ldrh	r2, [r7, #14]
 800cad6:	831a      	strh	r2, [r3, #24]
}
 800cad8:	bf00      	nop
 800cada:	3714      	adds	r7, #20
 800cadc:	46bd      	mov	sp, r7
 800cade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae2:	4770      	bx	lr

0800cae4 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800cae4:	b480      	push	{r7}
 800cae6:	b085      	sub	sp, #20
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
 800caec:	460b      	mov	r3, r1
 800caee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800caf0:	2300      	movs	r3, #0
 800caf2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	8b1b      	ldrh	r3, [r3, #24]
 800caf8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 800cafa:	89fb      	ldrh	r3, [r7, #14]
 800cafc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cb00:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800cb02:	887b      	ldrh	r3, [r7, #2]
 800cb04:	021b      	lsls	r3, r3, #8
 800cb06:	b29a      	uxth	r2, r3
 800cb08:	89fb      	ldrh	r3, [r7, #14]
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	89fa      	ldrh	r2, [r7, #14]
 800cb12:	831a      	strh	r2, [r3, #24]
}
 800cb14:	bf00      	nop
 800cb16:	3714      	adds	r7, #20
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1e:	4770      	bx	lr

0800cb20 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b085      	sub	sp, #20
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	460b      	mov	r3, r1
 800cb2a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	8b9b      	ldrh	r3, [r3, #28]
 800cb34:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800cb36:	89fb      	ldrh	r3, [r7, #14]
 800cb38:	f023 0308 	bic.w	r3, r3, #8
 800cb3c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800cb3e:	89fa      	ldrh	r2, [r7, #14]
 800cb40:	887b      	ldrh	r3, [r7, #2]
 800cb42:	4313      	orrs	r3, r2
 800cb44:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	89fa      	ldrh	r2, [r7, #14]
 800cb4a:	839a      	strh	r2, [r3, #28]
}
 800cb4c:	bf00      	nop
 800cb4e:	3714      	adds	r7, #20
 800cb50:	46bd      	mov	sp, r7
 800cb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb56:	4770      	bx	lr

0800cb58 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b085      	sub	sp, #20
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
 800cb60:	460b      	mov	r3, r1
 800cb62:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800cb64:	2300      	movs	r3, #0
 800cb66:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	8b9b      	ldrh	r3, [r3, #28]
 800cb6c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 800cb6e:	89fb      	ldrh	r3, [r7, #14]
 800cb70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cb74:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800cb76:	887b      	ldrh	r3, [r7, #2]
 800cb78:	021b      	lsls	r3, r3, #8
 800cb7a:	b29a      	uxth	r2, r3
 800cb7c:	89fb      	ldrh	r3, [r7, #14]
 800cb7e:	4313      	orrs	r3, r2
 800cb80:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	89fa      	ldrh	r2, [r7, #14]
 800cb86:	839a      	strh	r2, [r3, #28]
}
 800cb88:	bf00      	nop
 800cb8a:	3714      	adds	r7, #20
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb92:	4770      	bx	lr

0800cb94 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b083      	sub	sp, #12
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800cba0:	78fb      	ldrb	r3, [r7, #3]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d00c      	beq.n	800cbc0 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800cbac:	b29b      	uxth	r3, r3
 800cbae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbb6:	b29a      	uxth	r2, r3
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 800cbbe:	e009      	b.n	800cbd4 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800cbc6:	b29b      	uxth	r3, r3
 800cbc8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cbcc:	b29a      	uxth	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 800cbd4:	bf00      	nop
 800cbd6:	370c      	adds	r7, #12
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr

0800cbe0 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800cbe0:	b480      	push	{r7}
 800cbe2:	b083      	sub	sp, #12
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
 800cbe8:	460b      	mov	r3, r1
 800cbea:	807b      	strh	r3, [r7, #2]
 800cbec:	4613      	mov	r3, r2
 800cbee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800cbf0:	787b      	ldrb	r3, [r7, #1]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d008      	beq.n	800cc08 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	899b      	ldrh	r3, [r3, #12]
 800cbfa:	b29a      	uxth	r2, r3
 800cbfc:	887b      	ldrh	r3, [r7, #2]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	b29a      	uxth	r2, r3
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 800cc06:	e009      	b.n	800cc1c <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	899b      	ldrh	r3, [r3, #12]
 800cc0c:	b29a      	uxth	r2, r3
 800cc0e:	887b      	ldrh	r3, [r7, #2]
 800cc10:	43db      	mvns	r3, r3
 800cc12:	b29b      	uxth	r3, r3
 800cc14:	4013      	ands	r3, r2
 800cc16:	b29a      	uxth	r2, r3
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	819a      	strh	r2, [r3, #12]
  }
}
 800cc1c:	bf00      	nop
 800cc1e:	370c      	adds	r7, #12
 800cc20:	46bd      	mov	sp, r7
 800cc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc26:	4770      	bx	lr

0800cc28 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b085      	sub	sp, #20
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	460b      	mov	r3, r1
 800cc32:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800cc34:	2300      	movs	r3, #0
 800cc36:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	81bb      	strh	r3, [r7, #12]
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	8a1b      	ldrh	r3, [r3, #16]
 800cc44:	b29a      	uxth	r2, r3
 800cc46:	887b      	ldrh	r3, [r7, #2]
 800cc48:	4013      	ands	r3, r2
 800cc4a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	899b      	ldrh	r3, [r3, #12]
 800cc50:	b29a      	uxth	r2, r3
 800cc52:	887b      	ldrh	r3, [r7, #2]
 800cc54:	4013      	ands	r3, r2
 800cc56:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800cc58:	89bb      	ldrh	r3, [r7, #12]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d005      	beq.n	800cc6a <TIM_GetITStatus+0x42>
 800cc5e:	897b      	ldrh	r3, [r7, #10]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d002      	beq.n	800cc6a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 800cc64:	2301      	movs	r3, #1
 800cc66:	73fb      	strb	r3, [r7, #15]
 800cc68:	e001      	b.n	800cc6e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800cc6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3714      	adds	r7, #20
 800cc74:	46bd      	mov	sp, r7
 800cc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7a:	4770      	bx	lr

0800cc7c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800cc7c:	b480      	push	{r7}
 800cc7e:	b083      	sub	sp, #12
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]
 800cc84:	460b      	mov	r3, r1
 800cc86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800cc88:	887b      	ldrh	r3, [r7, #2]
 800cc8a:	43db      	mvns	r3, r3
 800cc8c:	b29a      	uxth	r2, r3
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	821a      	strh	r2, [r3, #16]
}
 800cc92:	bf00      	nop
 800cc94:	370c      	adds	r7, #12
 800cc96:	46bd      	mov	sp, r7
 800cc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9c:	4770      	bx	lr
 800cc9e:	bf00      	nop

0800cca0 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 800cca0:	b480      	push	{r7}
 800cca2:	b087      	sub	sp, #28
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	4608      	mov	r0, r1
 800ccaa:	4611      	mov	r1, r2
 800ccac:	461a      	mov	r2, r3
 800ccae:	4603      	mov	r3, r0
 800ccb0:	817b      	strh	r3, [r7, #10]
 800ccb2:	460b      	mov	r3, r1
 800ccb4:	813b      	strh	r3, [r7, #8]
 800ccb6:	4613      	mov	r3, r2
 800ccb8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	891b      	ldrh	r3, [r3, #8]
 800ccca:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	8b1b      	ldrh	r3, [r3, #24]
 800ccd0:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	8c1b      	ldrh	r3, [r3, #32]
 800ccd6:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800ccd8:	8afb      	ldrh	r3, [r7, #22]
 800ccda:	f023 0307 	bic.w	r3, r3, #7
 800ccde:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 800cce0:	8afa      	ldrh	r2, [r7, #22]
 800cce2:	897b      	ldrh	r3, [r7, #10]
 800cce4:	4313      	orrs	r3, r2
 800cce6:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800cce8:	8abb      	ldrh	r3, [r7, #20]
 800ccea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ccee:	f023 0303 	bic.w	r3, r3, #3
 800ccf2:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800ccf4:	8abb      	ldrh	r3, [r7, #20]
 800ccf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ccfa:	f043 0301 	orr.w	r3, r3, #1
 800ccfe:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 800cd00:	8a7b      	ldrh	r3, [r7, #18]
 800cd02:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800cd06:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800cd08:	88fb      	ldrh	r3, [r7, #6]
 800cd0a:	011b      	lsls	r3, r3, #4
 800cd0c:	b29a      	uxth	r2, r3
 800cd0e:	893b      	ldrh	r3, [r7, #8]
 800cd10:	4313      	orrs	r3, r2
 800cd12:	b29a      	uxth	r2, r3
 800cd14:	8a7b      	ldrh	r3, [r7, #18]
 800cd16:	4313      	orrs	r3, r2
 800cd18:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	8afa      	ldrh	r2, [r7, #22]
 800cd1e:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	8aba      	ldrh	r2, [r7, #20]
 800cd24:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	8a7a      	ldrh	r2, [r7, #18]
 800cd2a:	841a      	strh	r2, [r3, #32]
}
 800cd2c:	bf00      	nop
 800cd2e:	371c      	adds	r7, #28
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr

0800cd38 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b085      	sub	sp, #20
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
 800cd40:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800cd42:	2300      	movs	r3, #0
 800cd44:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	881b      	ldrh	r3, [r3, #0]
 800cd4a:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800cd4c:	89fb      	ldrh	r3, [r7, #14]
 800cd4e:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800cd52:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	881a      	ldrh	r2, [r3, #0]
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	885b      	ldrh	r3, [r3, #2]
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800cd64:	4313      	orrs	r3, r2
 800cd66:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800cd6c:	4313      	orrs	r3, r2
 800cd6e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800cd74:	4313      	orrs	r3, r2
 800cd76:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800cd7c:	4313      	orrs	r3, r2
 800cd7e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800cd84:	4313      	orrs	r3, r2
 800cd86:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800cd88:	683b      	ldr	r3, [r7, #0]
 800cd8a:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	b29a      	uxth	r2, r3
 800cd90:	89fb      	ldrh	r3, [r7, #14]
 800cd92:	4313      	orrs	r3, r2
 800cd94:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	89fa      	ldrh	r2, [r7, #14]
 800cd9a:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	8b9b      	ldrh	r3, [r3, #28]
 800cda0:	b29b      	uxth	r3, r3
 800cda2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cda6:	b29a      	uxth	r2, r3
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	8a1a      	ldrh	r2, [r3, #16]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	821a      	strh	r2, [r3, #16]
}
 800cdb4:	bf00      	nop
 800cdb6:	3714      	adds	r7, #20
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbe:	4770      	bx	lr

0800cdc0 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b083      	sub	sp, #12
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
 800cdc8:	460b      	mov	r3, r1
 800cdca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800cdcc:	78fb      	ldrb	r3, [r7, #3]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d008      	beq.n	800cde4 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	881b      	ldrh	r3, [r3, #0]
 800cdd6:	b29b      	uxth	r3, r3
 800cdd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cddc:	b29a      	uxth	r2, r3
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 800cde2:	e007      	b.n	800cdf4 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	881b      	ldrh	r3, [r3, #0]
 800cde8:	b29b      	uxth	r3, r3
 800cdea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cdee:	b29a      	uxth	r2, r3
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	801a      	strh	r2, [r3, #0]
  }
}
 800cdf4:	bf00      	nop
 800cdf6:	370c      	adds	r7, #12
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfe:	4770      	bx	lr

0800ce00 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	899b      	ldrh	r3, [r3, #12]
 800ce0c:	b29b      	uxth	r3, r3
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	370c      	adds	r7, #12
 800ce12:	46bd      	mov	sp, r7
 800ce14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce18:	4770      	bx	lr
 800ce1a:	bf00      	nop

0800ce1c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b083      	sub	sp, #12
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
 800ce24:	460b      	mov	r3, r1
 800ce26:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	887a      	ldrh	r2, [r7, #2]
 800ce2c:	819a      	strh	r2, [r3, #12]
}
 800ce2e:	bf00      	nop
 800ce30:	370c      	adds	r7, #12
 800ce32:	46bd      	mov	sp, r7
 800ce34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce38:	4770      	bx	lr
 800ce3a:	bf00      	nop

0800ce3c <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b085      	sub	sp, #20
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
 800ce44:	460b      	mov	r3, r1
 800ce46:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800ce48:	2300      	movs	r3, #0
 800ce4a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	891b      	ldrh	r3, [r3, #8]
 800ce50:	b29a      	uxth	r2, r3
 800ce52:	887b      	ldrh	r3, [r7, #2]
 800ce54:	4013      	ands	r3, r2
 800ce56:	b29b      	uxth	r3, r3
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d002      	beq.n	800ce62 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	73fb      	strb	r3, [r7, #15]
 800ce60:	e001      	b.n	800ce66 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800ce62:	2300      	movs	r3, #0
 800ce64:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800ce66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	3714      	adds	r7, #20
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce72:	4770      	bx	lr

0800ce74 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800ce74:	b480      	push	{r7}
 800ce76:	b083      	sub	sp, #12
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800ce80:	78fb      	ldrb	r3, [r7, #3]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d006      	beq.n	800ce94 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800ce86:	490a      	ldr	r1, [pc, #40]	; (800ceb0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800ce88:	4b09      	ldr	r3, [pc, #36]	; (800ceb0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800ce8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800ce92:	e006      	b.n	800cea2 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800ce94:	4906      	ldr	r1, [pc, #24]	; (800ceb0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800ce96:	4b06      	ldr	r3, [pc, #24]	; (800ceb0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800ce98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	43db      	mvns	r3, r3
 800ce9e:	4013      	ands	r3, r2
 800cea0:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 800cea2:	bf00      	nop
 800cea4:	370c      	adds	r7, #12
 800cea6:	46bd      	mov	sp, r7
 800cea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceac:	4770      	bx	lr
 800ceae:	bf00      	nop
 800ceb0:	40023800 	.word	0x40023800

0800ceb4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b083      	sub	sp, #12
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	460b      	mov	r3, r1
 800cebe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800cec0:	78fb      	ldrb	r3, [r7, #3]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d006      	beq.n	800ced4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800cec6:	490a      	ldr	r1, [pc, #40]	; (800cef0 <RCC_APB1PeriphClockCmd+0x3c>)
 800cec8:	4b09      	ldr	r3, [pc, #36]	; (800cef0 <RCC_APB1PeriphClockCmd+0x3c>)
 800ceca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	4313      	orrs	r3, r2
 800ced0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800ced2:	e006      	b.n	800cee2 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800ced4:	4906      	ldr	r1, [pc, #24]	; (800cef0 <RCC_APB1PeriphClockCmd+0x3c>)
 800ced6:	4b06      	ldr	r3, [pc, #24]	; (800cef0 <RCC_APB1PeriphClockCmd+0x3c>)
 800ced8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	43db      	mvns	r3, r3
 800cede:	4013      	ands	r3, r2
 800cee0:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 800cee2:	bf00      	nop
 800cee4:	370c      	adds	r7, #12
 800cee6:	46bd      	mov	sp, r7
 800cee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceec:	4770      	bx	lr
 800ceee:	bf00      	nop
 800cef0:	40023800 	.word	0x40023800

0800cef4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800cef4:	b480      	push	{r7}
 800cef6:	b083      	sub	sp, #12
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
 800cefc:	460b      	mov	r3, r1
 800cefe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800cf00:	78fb      	ldrb	r3, [r7, #3]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d006      	beq.n	800cf14 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800cf06:	490a      	ldr	r1, [pc, #40]	; (800cf30 <RCC_APB2PeriphClockCmd+0x3c>)
 800cf08:	4b09      	ldr	r3, [pc, #36]	; (800cf30 <RCC_APB2PeriphClockCmd+0x3c>)
 800cf0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800cf12:	e006      	b.n	800cf22 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800cf14:	4906      	ldr	r1, [pc, #24]	; (800cf30 <RCC_APB2PeriphClockCmd+0x3c>)
 800cf16:	4b06      	ldr	r3, [pc, #24]	; (800cf30 <RCC_APB2PeriphClockCmd+0x3c>)
 800cf18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	43db      	mvns	r3, r3
 800cf1e:	4013      	ands	r3, r2
 800cf20:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 800cf22:	bf00      	nop
 800cf24:	370c      	adds	r7, #12
 800cf26:	46bd      	mov	sp, r7
 800cf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2c:	4770      	bx	lr
 800cf2e:	bf00      	nop
 800cf30:	40023800 	.word	0x40023800

0800cf34 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b083      	sub	sp, #12
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800cf40:	78fb      	ldrb	r3, [r7, #3]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d006      	beq.n	800cf54 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800cf46:	490a      	ldr	r1, [pc, #40]	; (800cf70 <RCC_APB1PeriphResetCmd+0x3c>)
 800cf48:	4b09      	ldr	r3, [pc, #36]	; (800cf70 <RCC_APB1PeriphResetCmd+0x3c>)
 800cf4a:	6a1a      	ldr	r2, [r3, #32]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	4313      	orrs	r3, r2
 800cf50:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 800cf52:	e006      	b.n	800cf62 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800cf54:	4906      	ldr	r1, [pc, #24]	; (800cf70 <RCC_APB1PeriphResetCmd+0x3c>)
 800cf56:	4b06      	ldr	r3, [pc, #24]	; (800cf70 <RCC_APB1PeriphResetCmd+0x3c>)
 800cf58:	6a1a      	ldr	r2, [r3, #32]
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	43db      	mvns	r3, r3
 800cf5e:	4013      	ands	r3, r2
 800cf60:	620b      	str	r3, [r1, #32]
  }
}
 800cf62:	bf00      	nop
 800cf64:	370c      	adds	r7, #12
 800cf66:	46bd      	mov	sp, r7
 800cf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6c:	4770      	bx	lr
 800cf6e:	bf00      	nop
 800cf70:	40023800 	.word	0x40023800

0800cf74 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800cf74:	b480      	push	{r7}
 800cf76:	b083      	sub	sp, #12
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
 800cf7c:	460b      	mov	r3, r1
 800cf7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800cf80:	78fb      	ldrb	r3, [r7, #3]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d006      	beq.n	800cf94 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800cf86:	490a      	ldr	r1, [pc, #40]	; (800cfb0 <RCC_APB2PeriphResetCmd+0x3c>)
 800cf88:	4b09      	ldr	r3, [pc, #36]	; (800cfb0 <RCC_APB2PeriphResetCmd+0x3c>)
 800cf8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 800cf92:	e006      	b.n	800cfa2 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800cf94:	4906      	ldr	r1, [pc, #24]	; (800cfb0 <RCC_APB2PeriphResetCmd+0x3c>)
 800cf96:	4b06      	ldr	r3, [pc, #24]	; (800cfb0 <RCC_APB2PeriphResetCmd+0x3c>)
 800cf98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	43db      	mvns	r3, r3
 800cf9e:	4013      	ands	r3, r2
 800cfa0:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800cfa2:	bf00      	nop
 800cfa4:	370c      	adds	r7, #12
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfac:	4770      	bx	lr
 800cfae:	bf00      	nop
 800cfb0:	40023800 	.word	0x40023800

0800cfb4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800cfb4:	b480      	push	{r7}
 800cfb6:	b087      	sub	sp, #28
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
 800cfbc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	617b      	str	r3, [r7, #20]
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	613b      	str	r3, [r7, #16]
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800cfca:	2300      	movs	r3, #0
 800cfcc:	617b      	str	r3, [r7, #20]
 800cfce:	e076      	b.n	800d0be <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800cfd0:	2201      	movs	r2, #1
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	fa02 f303 	lsl.w	r3, r2, r3
 800cfd8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	681a      	ldr	r2, [r3, #0]
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	4013      	ands	r3, r2
 800cfe2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800cfe4:	68fa      	ldr	r2, [r7, #12]
 800cfe6:	693b      	ldr	r3, [r7, #16]
 800cfe8:	429a      	cmp	r2, r3
 800cfea:	d165      	bne.n	800d0b8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681a      	ldr	r2, [r3, #0]
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	005b      	lsls	r3, r3, #1
 800cff4:	2103      	movs	r1, #3
 800cff6:	fa01 f303 	lsl.w	r3, r1, r3
 800cffa:	43db      	mvns	r3, r3
 800cffc:	401a      	ands	r2, r3
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681a      	ldr	r2, [r3, #0]
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	791b      	ldrb	r3, [r3, #4]
 800d00a:	4619      	mov	r1, r3
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	005b      	lsls	r3, r3, #1
 800d010:	fa01 f303 	lsl.w	r3, r1, r3
 800d014:	431a      	orrs	r2, r3
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	791b      	ldrb	r3, [r3, #4]
 800d01e:	2b01      	cmp	r3, #1
 800d020:	d003      	beq.n	800d02a <GPIO_Init+0x76>
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	791b      	ldrb	r3, [r3, #4]
 800d026:	2b02      	cmp	r3, #2
 800d028:	d12e      	bne.n	800d088 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	689a      	ldr	r2, [r3, #8]
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	005b      	lsls	r3, r3, #1
 800d032:	2103      	movs	r1, #3
 800d034:	fa01 f303 	lsl.w	r3, r1, r3
 800d038:	43db      	mvns	r3, r3
 800d03a:	401a      	ands	r2, r3
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	689a      	ldr	r2, [r3, #8]
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	795b      	ldrb	r3, [r3, #5]
 800d048:	4619      	mov	r1, r3
 800d04a:	697b      	ldr	r3, [r7, #20]
 800d04c:	005b      	lsls	r3, r3, #1
 800d04e:	fa01 f303 	lsl.w	r3, r1, r3
 800d052:	431a      	orrs	r2, r3
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	685a      	ldr	r2, [r3, #4]
 800d05c:	697b      	ldr	r3, [r7, #20]
 800d05e:	b29b      	uxth	r3, r3
 800d060:	2101      	movs	r1, #1
 800d062:	fa01 f303 	lsl.w	r3, r1, r3
 800d066:	43db      	mvns	r3, r3
 800d068:	401a      	ands	r2, r3
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	685a      	ldr	r2, [r3, #4]
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	799b      	ldrb	r3, [r3, #6]
 800d076:	4619      	mov	r1, r3
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	b29b      	uxth	r3, r3
 800d07c:	fa01 f303 	lsl.w	r3, r1, r3
 800d080:	b29b      	uxth	r3, r3
 800d082:	431a      	orrs	r2, r3
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	68da      	ldr	r2, [r3, #12]
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	b29b      	uxth	r3, r3
 800d090:	005b      	lsls	r3, r3, #1
 800d092:	2103      	movs	r1, #3
 800d094:	fa01 f303 	lsl.w	r3, r1, r3
 800d098:	43db      	mvns	r3, r3
 800d09a:	401a      	ands	r2, r3
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	68da      	ldr	r2, [r3, #12]
 800d0a4:	683b      	ldr	r3, [r7, #0]
 800d0a6:	79db      	ldrb	r3, [r3, #7]
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	005b      	lsls	r3, r3, #1
 800d0ae:	fa01 f303 	lsl.w	r3, r1, r3
 800d0b2:	431a      	orrs	r2, r3
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	617b      	str	r3, [r7, #20]
 800d0be:	697b      	ldr	r3, [r7, #20]
 800d0c0:	2b0f      	cmp	r3, #15
 800d0c2:	d985      	bls.n	800cfd0 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800d0c4:	bf00      	nop
 800d0c6:	371c      	adds	r7, #28
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr

0800d0d0 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b085      	sub	sp, #20
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
 800d0d8:	460b      	mov	r3, r1
 800d0da:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	695a      	ldr	r2, [r3, #20]
 800d0e4:	887b      	ldrh	r3, [r7, #2]
 800d0e6:	4013      	ands	r3, r2
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d002      	beq.n	800d0f2 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	73fb      	strb	r3, [r7, #15]
 800d0f0:	e001      	b.n	800d0f6 <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d0f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	3714      	adds	r7, #20
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d102:	4770      	bx	lr

0800d104 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d104:	b480      	push	{r7}
 800d106:	b083      	sub	sp, #12
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	460b      	mov	r3, r1
 800d10e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	887a      	ldrh	r2, [r7, #2]
 800d114:	831a      	strh	r2, [r3, #24]
}
 800d116:	bf00      	nop
 800d118:	370c      	adds	r7, #12
 800d11a:	46bd      	mov	sp, r7
 800d11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d120:	4770      	bx	lr
 800d122:	bf00      	nop

0800d124 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
 800d12c:	460b      	mov	r3, r1
 800d12e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	887a      	ldrh	r2, [r7, #2]
 800d134:	835a      	strh	r2, [r3, #26]
}
 800d136:	bf00      	nop
 800d138:	370c      	adds	r7, #12
 800d13a:	46bd      	mov	sp, r7
 800d13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d140:	4770      	bx	lr
 800d142:	bf00      	nop

0800d144 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800d144:	b480      	push	{r7}
 800d146:	b085      	sub	sp, #20
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	460b      	mov	r3, r1
 800d14e:	807b      	strh	r3, [r7, #2]
 800d150:	4613      	mov	r3, r2
 800d152:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800d154:	2300      	movs	r3, #0
 800d156:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800d158:	2300      	movs	r3, #0
 800d15a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800d15c:	787a      	ldrb	r2, [r7, #1]
 800d15e:	887b      	ldrh	r3, [r7, #2]
 800d160:	f003 0307 	and.w	r3, r3, #7
 800d164:	009b      	lsls	r3, r3, #2
 800d166:	fa02 f303 	lsl.w	r3, r2, r3
 800d16a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800d16c:	887b      	ldrh	r3, [r7, #2]
 800d16e:	08db      	lsrs	r3, r3, #3
 800d170:	b29b      	uxth	r3, r3
 800d172:	4618      	mov	r0, r3
 800d174:	887b      	ldrh	r3, [r7, #2]
 800d176:	08db      	lsrs	r3, r3, #3
 800d178:	b29b      	uxth	r3, r3
 800d17a:	461a      	mov	r2, r3
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	3208      	adds	r2, #8
 800d180:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d184:	887b      	ldrh	r3, [r7, #2]
 800d186:	f003 0307 	and.w	r3, r3, #7
 800d18a:	009b      	lsls	r3, r3, #2
 800d18c:	210f      	movs	r1, #15
 800d18e:	fa01 f303 	lsl.w	r3, r1, r3
 800d192:	43db      	mvns	r3, r3
 800d194:	ea02 0103 	and.w	r1, r2, r3
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f100 0208 	add.w	r2, r0, #8
 800d19e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800d1a2:	887b      	ldrh	r3, [r7, #2]
 800d1a4:	08db      	lsrs	r3, r3, #3
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	461a      	mov	r2, r3
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	3208      	adds	r2, #8
 800d1ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	4313      	orrs	r3, r2
 800d1b6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800d1b8:	887b      	ldrh	r3, [r7, #2]
 800d1ba:	08db      	lsrs	r3, r3, #3
 800d1bc:	b29b      	uxth	r3, r3
 800d1be:	461a      	mov	r2, r3
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	3208      	adds	r2, #8
 800d1c4:	68b9      	ldr	r1, [r7, #8]
 800d1c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800d1ca:	bf00      	nop
 800d1cc:	3714      	adds	r7, #20
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d4:	4770      	bx	lr
 800d1d6:	bf00      	nop

0800d1d8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800d1ec:	68fa      	ldr	r2, [r7, #12]
 800d1ee:	4b25      	ldr	r3, [pc, #148]	; (800d284 <DMA_Init+0xac>)
 800d1f0:	4013      	ands	r3, r2
 800d1f2:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	681a      	ldr	r2, [r3, #0]
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	68db      	ldr	r3, [r3, #12]
 800d1fc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800d202:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	699b      	ldr	r3, [r3, #24]
 800d208:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800d20e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	6a1b      	ldr	r3, [r3, #32]
 800d214:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800d216:	683b      	ldr	r3, [r7, #0]
 800d218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800d21a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800d21c:	683b      	ldr	r3, [r7, #0]
 800d21e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d220:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800d226:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d22c:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800d22e:	68fa      	ldr	r2, [r7, #12]
 800d230:	4313      	orrs	r3, r2
 800d232:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	68fa      	ldr	r2, [r7, #12]
 800d238:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	695b      	ldr	r3, [r3, #20]
 800d23e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f023 0307 	bic.w	r3, r3, #7
 800d246:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d250:	4313      	orrs	r3, r2
 800d252:	68fa      	ldr	r2, [r7, #12]
 800d254:	4313      	orrs	r3, r2
 800d256:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	68fa      	ldr	r2, [r7, #12]
 800d25c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800d25e:	683b      	ldr	r3, [r7, #0]
 800d260:	691a      	ldr	r2, [r3, #16]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	685a      	ldr	r2, [r3, #4]
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	689a      	ldr	r2, [r3, #8]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	60da      	str	r2, [r3, #12]
}
 800d276:	bf00      	nop
 800d278:	3714      	adds	r7, #20
 800d27a:	46bd      	mov	sp, r7
 800d27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d280:	4770      	bx	lr
 800d282:	bf00      	nop
 800d284:	f01c803f 	.word	0xf01c803f

0800d288 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800d288:	b480      	push	{r7}
 800d28a:	b083      	sub	sp, #12
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
 800d290:	460b      	mov	r3, r1
 800d292:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800d294:	78fb      	ldrb	r3, [r7, #3]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d006      	beq.n	800d2a8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	f043 0201 	orr.w	r2, r3, #1
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800d2a6:	e005      	b.n	800d2b4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	f023 0201 	bic.w	r2, r3, #1
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	601a      	str	r2, [r3, #0]
  }
}
 800d2b4:	bf00      	nop
 800d2b6:	370c      	adds	r7, #12
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2be:	4770      	bx	lr

0800d2c0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b085      	sub	sp, #20
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f003 0301 	and.w	r3, r3, #1
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d002      	beq.n	800d2de <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800d2d8:	2301      	movs	r3, #1
 800d2da:	73fb      	strb	r3, [r7, #15]
 800d2dc:	e001      	b.n	800d2e2 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800d2e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	3714      	adds	r7, #20
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ee:	4770      	bx	lr

0800d2f0 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800d2f0:	b480      	push	{r7}
 800d2f2:	b087      	sub	sp, #28
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
 800d2f8:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800d2fe:	2300      	movs	r3, #0
 800d300:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	4a15      	ldr	r2, [pc, #84]	; (800d35c <DMA_GetFlagStatus+0x6c>)
 800d306:	4293      	cmp	r3, r2
 800d308:	d802      	bhi.n	800d310 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800d30a:	4b15      	ldr	r3, [pc, #84]	; (800d360 <DMA_GetFlagStatus+0x70>)
 800d30c:	613b      	str	r3, [r7, #16]
 800d30e:	e001      	b.n	800d314 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800d310:	4b14      	ldr	r3, [pc, #80]	; (800d364 <DMA_GetFlagStatus+0x74>)
 800d312:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d003      	beq.n	800d326 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	685b      	ldr	r3, [r3, #4]
 800d322:	60fb      	str	r3, [r7, #12]
 800d324:	e002      	b.n	800d32c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800d326:	693b      	ldr	r3, [r7, #16]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800d332:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800d336:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800d338:	68fa      	ldr	r2, [r7, #12]
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	4013      	ands	r3, r2
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d002      	beq.n	800d348 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800d342:	2301      	movs	r3, #1
 800d344:	75fb      	strb	r3, [r7, #23]
 800d346:	e001      	b.n	800d34c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800d348:	2300      	movs	r3, #0
 800d34a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800d34c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d34e:	4618      	mov	r0, r3
 800d350:	371c      	adds	r7, #28
 800d352:	46bd      	mov	sp, r7
 800d354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d358:	4770      	bx	lr
 800d35a:	bf00      	nop
 800d35c:	4002640f 	.word	0x4002640f
 800d360:	40026000 	.word	0x40026000
 800d364:	40026400 	.word	0x40026400

0800d368 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800d368:	b480      	push	{r7}
 800d36a:	b085      	sub	sp, #20
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
 800d370:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	4a10      	ldr	r2, [pc, #64]	; (800d3b8 <DMA_ClearFlag+0x50>)
 800d376:	4293      	cmp	r3, r2
 800d378:	d802      	bhi.n	800d380 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800d37a:	4b10      	ldr	r3, [pc, #64]	; (800d3bc <DMA_ClearFlag+0x54>)
 800d37c:	60fb      	str	r3, [r7, #12]
 800d37e:	e001      	b.n	800d384 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800d380:	4b0f      	ldr	r3, [pc, #60]	; (800d3c0 <DMA_ClearFlag+0x58>)
 800d382:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d007      	beq.n	800d39e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800d394:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800d398:	68fa      	ldr	r2, [r7, #12]
 800d39a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 800d39c:	e006      	b.n	800d3ac <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800d3a4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800d3a8:	68fa      	ldr	r2, [r7, #12]
 800d3aa:	6093      	str	r3, [r2, #8]
  }    
}
 800d3ac:	bf00      	nop
 800d3ae:	3714      	adds	r7, #20
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr
 800d3b8:	4002640f 	.word	0x4002640f
 800d3bc:	40026000 	.word	0x40026000
 800d3c0:	40026400 	.word	0x40026400

0800d3c4 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800d3c4:	b480      	push	{r7}
 800d3c6:	b085      	sub	sp, #20
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]
 800d3cc:	460b      	mov	r3, r1
 800d3ce:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800d3d4:	4b08      	ldr	r3, [pc, #32]	; (800d3f8 <DAC_SetChannel1Data+0x34>)
 800d3d6:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800d3d8:	68fa      	ldr	r2, [r7, #12]
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	4413      	add	r3, r2
 800d3de:	3308      	adds	r3, #8
 800d3e0:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	461a      	mov	r2, r3
 800d3e6:	887b      	ldrh	r3, [r7, #2]
 800d3e8:	6013      	str	r3, [r2, #0]
}
 800d3ea:	bf00      	nop
 800d3ec:	3714      	adds	r7, #20
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f4:	4770      	bx	lr
 800d3f6:	bf00      	nop
 800d3f8:	40007400 	.word	0x40007400

0800d3fc <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b085      	sub	sp, #20
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800d406:	2300      	movs	r3, #0
 800d408:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800d40a:	2300      	movs	r3, #0
 800d40c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800d41a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d41e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	791b      	ldrb	r3, [r3, #4]
 800d424:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800d42a:	4313      	orrs	r3, r2
 800d42c:	68fa      	ldr	r2, [r7, #12]
 800d42e:	4313      	orrs	r3, r2
 800d430:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	68fa      	ldr	r2, [r7, #12]
 800d436:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	689b      	ldr	r3, [r3, #8]
 800d43c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800d43e:	68fa      	ldr	r2, [r7, #12]
 800d440:	4b18      	ldr	r3, [pc, #96]	; (800d4a4 <ADC_Init+0xa8>)
 800d442:	4013      	ands	r3, r2
 800d444:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800d44e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800d454:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	795b      	ldrb	r3, [r3, #5]
 800d45a:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800d45c:	4313      	orrs	r3, r2
 800d45e:	68fa      	ldr	r2, [r7, #12]
 800d460:	4313      	orrs	r3, r2
 800d462:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	68fa      	ldr	r2, [r7, #12]
 800d468:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d46e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d476:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	7d1b      	ldrb	r3, [r3, #20]
 800d47c:	3b01      	subs	r3, #1
 800d47e:	b2da      	uxtb	r2, r3
 800d480:	7afb      	ldrb	r3, [r7, #11]
 800d482:	4313      	orrs	r3, r2
 800d484:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800d486:	7afb      	ldrb	r3, [r7, #11]
 800d488:	051b      	lsls	r3, r3, #20
 800d48a:	68fa      	ldr	r2, [r7, #12]
 800d48c:	4313      	orrs	r3, r2
 800d48e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	68fa      	ldr	r2, [r7, #12]
 800d494:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d496:	bf00      	nop
 800d498:	3714      	adds	r7, #20
 800d49a:	46bd      	mov	sp, r7
 800d49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a0:	4770      	bx	lr
 800d4a2:	bf00      	nop
 800d4a4:	c0fff7fd 	.word	0xc0fff7fd

0800d4a8 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b085      	sub	sp, #20
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 800d4b4:	4b0e      	ldr	r3, [pc, #56]	; (800d4f0 <ADC_CommonInit+0x48>)
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800d4ba:	68fa      	ldr	r2, [r7, #12]
 800d4bc:	4b0d      	ldr	r3, [pc, #52]	; (800d4f4 <ADC_CommonInit+0x4c>)
 800d4be:	4013      	ands	r3, r2
 800d4c0:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800d4ca:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800d4d0:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800d4d6:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800d4d8:	68fa      	ldr	r2, [r7, #12]
 800d4da:	4313      	orrs	r3, r2
 800d4dc:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800d4de:	4a04      	ldr	r2, [pc, #16]	; (800d4f0 <ADC_CommonInit+0x48>)
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	6053      	str	r3, [r2, #4]
}
 800d4e4:	bf00      	nop
 800d4e6:	3714      	adds	r7, #20
 800d4e8:	46bd      	mov	sp, r7
 800d4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ee:	4770      	bx	lr
 800d4f0:	40012300 	.word	0x40012300
 800d4f4:	fffc30e0 	.word	0xfffc30e0

0800d4f8 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800d4f8:	b480      	push	{r7}
 800d4fa:	b083      	sub	sp, #12
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
 800d500:	460b      	mov	r3, r1
 800d502:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800d504:	78fb      	ldrb	r3, [r7, #3]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d006      	beq.n	800d518 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	689b      	ldr	r3, [r3, #8]
 800d50e:	f043 0201 	orr.w	r2, r3, #1
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800d516:	e005      	b.n	800d524 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	689b      	ldr	r3, [r3, #8]
 800d51c:	f023 0201 	bic.w	r2, r3, #1
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	609a      	str	r2, [r3, #8]
  }
}
 800d524:	bf00      	nop
 800d526:	370c      	adds	r7, #12
 800d528:	46bd      	mov	sp, r7
 800d52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52e:	4770      	bx	lr

0800d530 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800d530:	b480      	push	{r7}
 800d532:	b085      	sub	sp, #20
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	4608      	mov	r0, r1
 800d53a:	4611      	mov	r1, r2
 800d53c:	461a      	mov	r2, r3
 800d53e:	4603      	mov	r3, r0
 800d540:	70fb      	strb	r3, [r7, #3]
 800d542:	460b      	mov	r3, r1
 800d544:	70bb      	strb	r3, [r7, #2]
 800d546:	4613      	mov	r3, r2
 800d548:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800d54a:	2300      	movs	r3, #0
 800d54c:	60fb      	str	r3, [r7, #12]
 800d54e:	2300      	movs	r3, #0
 800d550:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800d552:	78fb      	ldrb	r3, [r7, #3]
 800d554:	2b09      	cmp	r3, #9
 800d556:	d923      	bls.n	800d5a0 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	68db      	ldr	r3, [r3, #12]
 800d55c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800d55e:	78fb      	ldrb	r3, [r7, #3]
 800d560:	f1a3 020a 	sub.w	r2, r3, #10
 800d564:	4613      	mov	r3, r2
 800d566:	005b      	lsls	r3, r3, #1
 800d568:	4413      	add	r3, r2
 800d56a:	2207      	movs	r2, #7
 800d56c:	fa02 f303 	lsl.w	r3, r2, r3
 800d570:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	43db      	mvns	r3, r3
 800d576:	68fa      	ldr	r2, [r7, #12]
 800d578:	4013      	ands	r3, r2
 800d57a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800d57c:	7879      	ldrb	r1, [r7, #1]
 800d57e:	78fb      	ldrb	r3, [r7, #3]
 800d580:	f1a3 020a 	sub.w	r2, r3, #10
 800d584:	4613      	mov	r3, r2
 800d586:	005b      	lsls	r3, r3, #1
 800d588:	4413      	add	r3, r2
 800d58a:	fa01 f303 	lsl.w	r3, r1, r3
 800d58e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800d590:	68fa      	ldr	r2, [r7, #12]
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	4313      	orrs	r3, r2
 800d596:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	68fa      	ldr	r2, [r7, #12]
 800d59c:	60da      	str	r2, [r3, #12]
 800d59e:	e01e      	b.n	800d5de <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	691b      	ldr	r3, [r3, #16]
 800d5a4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 800d5a6:	78fa      	ldrb	r2, [r7, #3]
 800d5a8:	4613      	mov	r3, r2
 800d5aa:	005b      	lsls	r3, r3, #1
 800d5ac:	4413      	add	r3, r2
 800d5ae:	2207      	movs	r2, #7
 800d5b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d5b4:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	43db      	mvns	r3, r3
 800d5ba:	68fa      	ldr	r2, [r7, #12]
 800d5bc:	4013      	ands	r3, r2
 800d5be:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800d5c0:	7879      	ldrb	r1, [r7, #1]
 800d5c2:	78fa      	ldrb	r2, [r7, #3]
 800d5c4:	4613      	mov	r3, r2
 800d5c6:	005b      	lsls	r3, r3, #1
 800d5c8:	4413      	add	r3, r2
 800d5ca:	fa01 f303 	lsl.w	r3, r1, r3
 800d5ce:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800d5d0:	68fa      	ldr	r2, [r7, #12]
 800d5d2:	68bb      	ldr	r3, [r7, #8]
 800d5d4:	4313      	orrs	r3, r2
 800d5d6:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	68fa      	ldr	r2, [r7, #12]
 800d5dc:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800d5de:	78bb      	ldrb	r3, [r7, #2]
 800d5e0:	2b06      	cmp	r3, #6
 800d5e2:	d821      	bhi.n	800d628 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5e8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800d5ea:	78bb      	ldrb	r3, [r7, #2]
 800d5ec:	1e5a      	subs	r2, r3, #1
 800d5ee:	4613      	mov	r3, r2
 800d5f0:	009b      	lsls	r3, r3, #2
 800d5f2:	4413      	add	r3, r2
 800d5f4:	221f      	movs	r2, #31
 800d5f6:	fa02 f303 	lsl.w	r3, r2, r3
 800d5fa:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	43db      	mvns	r3, r3
 800d600:	68fa      	ldr	r2, [r7, #12]
 800d602:	4013      	ands	r3, r2
 800d604:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800d606:	78f9      	ldrb	r1, [r7, #3]
 800d608:	78bb      	ldrb	r3, [r7, #2]
 800d60a:	1e5a      	subs	r2, r3, #1
 800d60c:	4613      	mov	r3, r2
 800d60e:	009b      	lsls	r3, r3, #2
 800d610:	4413      	add	r3, r2
 800d612:	fa01 f303 	lsl.w	r3, r1, r3
 800d616:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800d618:	68fa      	ldr	r2, [r7, #12]
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	4313      	orrs	r3, r2
 800d61e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	68fa      	ldr	r2, [r7, #12]
 800d624:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800d626:	e047      	b.n	800d6b8 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 800d628:	78bb      	ldrb	r3, [r7, #2]
 800d62a:	2b0c      	cmp	r3, #12
 800d62c:	d821      	bhi.n	800d672 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d632:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800d634:	78bb      	ldrb	r3, [r7, #2]
 800d636:	1fda      	subs	r2, r3, #7
 800d638:	4613      	mov	r3, r2
 800d63a:	009b      	lsls	r3, r3, #2
 800d63c:	4413      	add	r3, r2
 800d63e:	221f      	movs	r2, #31
 800d640:	fa02 f303 	lsl.w	r3, r2, r3
 800d644:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	43db      	mvns	r3, r3
 800d64a:	68fa      	ldr	r2, [r7, #12]
 800d64c:	4013      	ands	r3, r2
 800d64e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800d650:	78f9      	ldrb	r1, [r7, #3]
 800d652:	78bb      	ldrb	r3, [r7, #2]
 800d654:	1fda      	subs	r2, r3, #7
 800d656:	4613      	mov	r3, r2
 800d658:	009b      	lsls	r3, r3, #2
 800d65a:	4413      	add	r3, r2
 800d65c:	fa01 f303 	lsl.w	r3, r1, r3
 800d660:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800d662:	68fa      	ldr	r2, [r7, #12]
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	4313      	orrs	r3, r2
 800d668:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	68fa      	ldr	r2, [r7, #12]
 800d66e:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800d670:	e022      	b.n	800d6b8 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d676:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 800d678:	78bb      	ldrb	r3, [r7, #2]
 800d67a:	f1a3 020d 	sub.w	r2, r3, #13
 800d67e:	4613      	mov	r3, r2
 800d680:	009b      	lsls	r3, r3, #2
 800d682:	4413      	add	r3, r2
 800d684:	221f      	movs	r2, #31
 800d686:	fa02 f303 	lsl.w	r3, r2, r3
 800d68a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800d68c:	68bb      	ldr	r3, [r7, #8]
 800d68e:	43db      	mvns	r3, r3
 800d690:	68fa      	ldr	r2, [r7, #12]
 800d692:	4013      	ands	r3, r2
 800d694:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800d696:	78f9      	ldrb	r1, [r7, #3]
 800d698:	78bb      	ldrb	r3, [r7, #2]
 800d69a:	f1a3 020d 	sub.w	r2, r3, #13
 800d69e:	4613      	mov	r3, r2
 800d6a0:	009b      	lsls	r3, r3, #2
 800d6a2:	4413      	add	r3, r2
 800d6a4:	fa01 f303 	lsl.w	r3, r1, r3
 800d6a8:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800d6aa:	68fa      	ldr	r2, [r7, #12]
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	4313      	orrs	r3, r2
 800d6b0:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	68fa      	ldr	r2, [r7, #12]
 800d6b6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800d6b8:	bf00      	nop
 800d6ba:	3714      	adds	r7, #20
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr

0800d6c4 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800d6c4:	b480      	push	{r7}
 800d6c6:	b083      	sub	sp, #12
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	689b      	ldr	r3, [r3, #8]
 800d6d0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	609a      	str	r2, [r3, #8]
}
 800d6d8:	bf00      	nop
 800d6da:	370c      	adds	r7, #12
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e2:	4770      	bx	lr

0800d6e4 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800d6e4:	b480      	push	{r7}
 800d6e6:	b083      	sub	sp, #12
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	460b      	mov	r3, r1
 800d6ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800d6f0:	78fb      	ldrb	r3, [r7, #3]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d006      	beq.n	800d704 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	689b      	ldr	r3, [r3, #8]
 800d6fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 800d702:	e005      	b.n	800d710 <ADC_DMACmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	689b      	ldr	r3, [r3, #8]
 800d708:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	609a      	str	r2, [r3, #8]
  }
}
 800d710:	bf00      	nop
 800d712:	370c      	adds	r7, #12
 800d714:	46bd      	mov	sp, r7
 800d716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71a:	4770      	bx	lr

0800d71c <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800d71c:	b480      	push	{r7}
 800d71e:	b083      	sub	sp, #12
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
 800d724:	460b      	mov	r3, r1
 800d726:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800d728:	78fb      	ldrb	r3, [r7, #3]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d006      	beq.n	800d73c <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	689b      	ldr	r3, [r3, #8]
 800d732:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 800d73a:	e005      	b.n	800d748 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	689b      	ldr	r3, [r3, #8]
 800d740:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	609a      	str	r2, [r3, #8]
  }
}
 800d748:	bf00      	nop
 800d74a:	370c      	adds	r7, #12
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <_Znwj>:
 800d754:	b510      	push	{r4, lr}
 800d756:	2800      	cmp	r0, #0
 800d758:	bf14      	ite	ne
 800d75a:	4604      	movne	r4, r0
 800d75c:	2401      	moveq	r4, #1
 800d75e:	4620      	mov	r0, r4
 800d760:	f001 faea 	bl	800ed38 <malloc>
 800d764:	b100      	cbz	r0, 800d768 <_Znwj+0x14>
 800d766:	bd10      	pop	{r4, pc}
 800d768:	f000 f812 	bl	800d790 <_ZSt15get_new_handlerv>
 800d76c:	b108      	cbz	r0, 800d772 <_Znwj+0x1e>
 800d76e:	4780      	blx	r0
 800d770:	e7f5      	b.n	800d75e <_Znwj+0xa>
 800d772:	2004      	movs	r0, #4
 800d774:	f000 f89c 	bl	800d8b0 <__cxa_allocate_exception>
 800d778:	4b02      	ldr	r3, [pc, #8]	; (800d784 <_Znwj+0x30>)
 800d77a:	6003      	str	r3, [r0, #0]
 800d77c:	4a02      	ldr	r2, [pc, #8]	; (800d788 <_Znwj+0x34>)
 800d77e:	4903      	ldr	r1, [pc, #12]	; (800d78c <_Znwj+0x38>)
 800d780:	f000 f8f4 	bl	800d96c <__cxa_throw>
 800d784:	08012b90 	.word	0x08012b90
 800d788:	0800d7a9 	.word	0x0800d7a9
 800d78c:	08012b9c 	.word	0x08012b9c

0800d790 <_ZSt15get_new_handlerv>:
 800d790:	4b02      	ldr	r3, [pc, #8]	; (800d79c <_ZSt15get_new_handlerv+0xc>)
 800d792:	6818      	ldr	r0, [r3, #0]
 800d794:	f3bf 8f5f 	dmb	sy
 800d798:	4770      	bx	lr
 800d79a:	bf00      	nop
 800d79c:	20000754 	.word	0x20000754

0800d7a0 <_ZNKSt9bad_alloc4whatEv>:
 800d7a0:	4800      	ldr	r0, [pc, #0]	; (800d7a4 <_ZNKSt9bad_alloc4whatEv+0x4>)
 800d7a2:	4770      	bx	lr
 800d7a4:	08012ba8 	.word	0x08012ba8

0800d7a8 <_ZNSt9bad_allocD1Ev>:
 800d7a8:	b510      	push	{r4, lr}
 800d7aa:	4b03      	ldr	r3, [pc, #12]	; (800d7b8 <_ZNSt9bad_allocD1Ev+0x10>)
 800d7ac:	6003      	str	r3, [r0, #0]
 800d7ae:	4604      	mov	r4, r0
 800d7b0:	f000 f952 	bl	800da58 <_ZNSt9exceptionD1Ev>
 800d7b4:	4620      	mov	r0, r4
 800d7b6:	bd10      	pop	{r4, pc}
 800d7b8:	08012b90 	.word	0x08012b90

0800d7bc <_ZNSt9bad_allocD0Ev>:
 800d7bc:	b510      	push	{r4, lr}
 800d7be:	4b05      	ldr	r3, [pc, #20]	; (800d7d4 <_ZNSt9bad_allocD0Ev+0x18>)
 800d7c0:	6003      	str	r3, [r0, #0]
 800d7c2:	4604      	mov	r4, r0
 800d7c4:	f000 f948 	bl	800da58 <_ZNSt9exceptionD1Ev>
 800d7c8:	4620      	mov	r0, r4
 800d7ca:	f000 fab7 	bl	800dd3c <_ZdlPv>
 800d7ce:	4620      	mov	r0, r4
 800d7d0:	bd10      	pop	{r4, pc}
 800d7d2:	bf00      	nop
 800d7d4:	08012b90 	.word	0x08012b90

0800d7d8 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4>:
 800d7d8:	b4f0      	push	{r4, r5, r6, r7}
 800d7da:	4c1b      	ldr	r4, [pc, #108]	; (800d848 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x70>)
 800d7dc:	f850 7c08 	ldr.w	r7, [r0, #-8]
 800d7e0:	6861      	ldr	r1, [r4, #4]
 800d7e2:	f1a0 0608 	sub.w	r6, r0, #8
 800d7e6:	b1c9      	cbz	r1, 800d81c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x44>
 800d7e8:	19f5      	adds	r5, r6, r7
 800d7ea:	42a9      	cmp	r1, r5
 800d7ec:	d01b      	beq.n	800d826 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x4e>
 800d7ee:	684a      	ldr	r2, [r1, #4]
 800d7f0:	b32a      	cbz	r2, 800d83e <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x66>
 800d7f2:	4295      	cmp	r5, r2
 800d7f4:	d303      	bcc.n	800d7fe <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x26>
 800d7f6:	e022      	b.n	800d83e <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x66>
 800d7f8:	429d      	cmp	r5, r3
 800d7fa:	d205      	bcs.n	800d808 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x30>
 800d7fc:	461a      	mov	r2, r3
 800d7fe:	6853      	ldr	r3, [r2, #4]
 800d800:	1d0c      	adds	r4, r1, #4
 800d802:	4611      	mov	r1, r2
 800d804:	2b00      	cmp	r3, #0
 800d806:	d1f7      	bne.n	800d7f8 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x20>
 800d808:	6811      	ldr	r1, [r2, #0]
 800d80a:	1855      	adds	r5, r2, r1
 800d80c:	42ae      	cmp	r6, r5
 800d80e:	d013      	beq.n	800d838 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x60>
 800d810:	f840 3c04 	str.w	r3, [r0, #-4]
 800d814:	6823      	ldr	r3, [r4, #0]
 800d816:	605e      	str	r6, [r3, #4]
 800d818:	bcf0      	pop	{r4, r5, r6, r7}
 800d81a:	4770      	bx	lr
 800d81c:	f840 1c04 	str.w	r1, [r0, #-4]
 800d820:	6066      	str	r6, [r4, #4]
 800d822:	bcf0      	pop	{r4, r5, r6, r7}
 800d824:	4770      	bx	lr
 800d826:	680b      	ldr	r3, [r1, #0]
 800d828:	684a      	ldr	r2, [r1, #4]
 800d82a:	f840 2c04 	str.w	r2, [r0, #-4]
 800d82e:	441f      	add	r7, r3
 800d830:	f840 7c08 	str.w	r7, [r0, #-8]
 800d834:	6066      	str	r6, [r4, #4]
 800d836:	e7ef      	b.n	800d818 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x40>
 800d838:	4439      	add	r1, r7
 800d83a:	6011      	str	r1, [r2, #0]
 800d83c:	e7ec      	b.n	800d818 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x40>
 800d83e:	4613      	mov	r3, r2
 800d840:	3404      	adds	r4, #4
 800d842:	460a      	mov	r2, r1
 800d844:	e7e0      	b.n	800d808 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4+0x30>
 800d846:	bf00      	nop
 800d848:	20000758 	.word	0x20000758

0800d84c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5>:
 800d84c:	b430      	push	{r4, r5}
 800d84e:	4c17      	ldr	r4, [pc, #92]	; (800d8ac <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x60>)
 800d850:	f100 0308 	add.w	r3, r0, #8
 800d854:	2b07      	cmp	r3, #7
 800d856:	6863      	ldr	r3, [r4, #4]
 800d858:	bf86      	itte	hi
 800d85a:	f100 010f 	addhi.w	r1, r0, #15
 800d85e:	f021 0107 	bichi.w	r1, r1, #7
 800d862:	2108      	movls	r1, #8
 800d864:	b1eb      	cbz	r3, 800d8a2 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x56>
 800d866:	681a      	ldr	r2, [r3, #0]
 800d868:	4291      	cmp	r1, r2
 800d86a:	d804      	bhi.n	800d876 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x2a>
 800d86c:	e01b      	b.n	800d8a6 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x5a>
 800d86e:	6802      	ldr	r2, [r0, #0]
 800d870:	428a      	cmp	r2, r1
 800d872:	d205      	bcs.n	800d880 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x34>
 800d874:	4603      	mov	r3, r0
 800d876:	6858      	ldr	r0, [r3, #4]
 800d878:	2800      	cmp	r0, #0
 800d87a:	d1f8      	bne.n	800d86e <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x22>
 800d87c:	bc30      	pop	{r4, r5}
 800d87e:	4770      	bx	lr
 800d880:	3304      	adds	r3, #4
 800d882:	1a52      	subs	r2, r2, r1
 800d884:	2a07      	cmp	r2, #7
 800d886:	d909      	bls.n	800d89c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x50>
 800d888:	1844      	adds	r4, r0, r1
 800d88a:	6845      	ldr	r5, [r0, #4]
 800d88c:	6065      	str	r5, [r4, #4]
 800d88e:	5042      	str	r2, [r0, r1]
 800d890:	6818      	ldr	r0, [r3, #0]
 800d892:	6001      	str	r1, [r0, #0]
 800d894:	601c      	str	r4, [r3, #0]
 800d896:	3008      	adds	r0, #8
 800d898:	bc30      	pop	{r4, r5}
 800d89a:	4770      	bx	lr
 800d89c:	6842      	ldr	r2, [r0, #4]
 800d89e:	601a      	str	r2, [r3, #0]
 800d8a0:	e7f9      	b.n	800d896 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x4a>
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	e7ea      	b.n	800d87c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x30>
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	1d23      	adds	r3, r4, #4
 800d8aa:	e7ea      	b.n	800d882 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5+0x36>
 800d8ac:	20000758 	.word	0x20000758

0800d8b0 <__cxa_allocate_exception>:
 800d8b0:	b538      	push	{r3, r4, r5, lr}
 800d8b2:	f100 0580 	add.w	r5, r0, #128	; 0x80
 800d8b6:	4628      	mov	r0, r5
 800d8b8:	f001 fa3e 	bl	800ed38 <malloc>
 800d8bc:	4604      	mov	r4, r0
 800d8be:	b138      	cbz	r0, 800d8d0 <__cxa_allocate_exception+0x20>
 800d8c0:	2280      	movs	r2, #128	; 0x80
 800d8c2:	2100      	movs	r1, #0
 800d8c4:	4620      	mov	r0, r4
 800d8c6:	f001 fc9c 	bl	800f202 <memset>
 800d8ca:	f104 0080 	add.w	r0, r4, #128	; 0x80
 800d8ce:	bd38      	pop	{r3, r4, r5, pc}
 800d8d0:	4628      	mov	r0, r5
 800d8d2:	f7ff ffbb 	bl	800d84c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.5>
 800d8d6:	4604      	mov	r4, r0
 800d8d8:	2800      	cmp	r0, #0
 800d8da:	d1f1      	bne.n	800d8c0 <__cxa_allocate_exception+0x10>
 800d8dc:	f000 f972 	bl	800dbc4 <_ZSt9terminatev>

0800d8e0 <__cxa_free_exception>:
 800d8e0:	4a06      	ldr	r2, [pc, #24]	; (800d8fc <__cxa_free_exception+0x1c>)
 800d8e2:	6893      	ldr	r3, [r2, #8]
 800d8e4:	3880      	subs	r0, #128	; 0x80
 800d8e6:	4298      	cmp	r0, r3
 800d8e8:	d905      	bls.n	800d8f6 <__cxa_free_exception+0x16>
 800d8ea:	68d2      	ldr	r2, [r2, #12]
 800d8ec:	4413      	add	r3, r2
 800d8ee:	4298      	cmp	r0, r3
 800d8f0:	d201      	bcs.n	800d8f6 <__cxa_free_exception+0x16>
 800d8f2:	f7ff bf71 	b.w	800d7d8 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.4>
 800d8f6:	f001 ba27 	b.w	800ed48 <free>
 800d8fa:	bf00      	nop
 800d8fc:	20000758 	.word	0x20000758

0800d900 <_GLOBAL__sub_I___cxa_allocate_exception>:
 800d900:	b538      	push	{r3, r4, r5, lr}
 800d902:	4c08      	ldr	r4, [pc, #32]	; (800d924 <_GLOBAL__sub_I___cxa_allocate_exception+0x24>)
 800d904:	f44f 651e 	mov.w	r5, #2528	; 0x9e0
 800d908:	4628      	mov	r0, r5
 800d90a:	60e5      	str	r5, [r4, #12]
 800d90c:	f001 fa14 	bl	800ed38 <malloc>
 800d910:	60a0      	str	r0, [r4, #8]
 800d912:	b120      	cbz	r0, 800d91e <_GLOBAL__sub_I___cxa_allocate_exception+0x1e>
 800d914:	2300      	movs	r3, #0
 800d916:	6060      	str	r0, [r4, #4]
 800d918:	6005      	str	r5, [r0, #0]
 800d91a:	6043      	str	r3, [r0, #4]
 800d91c:	bd38      	pop	{r3, r4, r5, pc}
 800d91e:	60e0      	str	r0, [r4, #12]
 800d920:	6060      	str	r0, [r4, #4]
 800d922:	bd38      	pop	{r3, r4, r5, pc}
 800d924:	20000758 	.word	0x20000758

0800d928 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block>:
 800d928:	2801      	cmp	r0, #1
 800d92a:	b510      	push	{r4, lr}
 800d92c:	d81a      	bhi.n	800d964 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3c>
 800d92e:	f3bf 8f5f 	dmb	sy
 800d932:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
 800d936:	e853 2f00 	ldrex	r2, [r3]
 800d93a:	3a01      	subs	r2, #1
 800d93c:	e843 2000 	strex	r0, r2, [r3]
 800d940:	2800      	cmp	r0, #0
 800d942:	d1f8      	bne.n	800d936 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0xe>
 800d944:	f3bf 8f5f 	dmb	sy
 800d948:	b95a      	cbnz	r2, 800d962 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3a>
 800d94a:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 800d94e:	f101 0458 	add.w	r4, r1, #88	; 0x58
 800d952:	b10b      	cbz	r3, 800d958 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x30>
 800d954:	4620      	mov	r0, r4
 800d956:	4798      	blx	r3
 800d958:	4620      	mov	r0, r4
 800d95a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d95e:	f7ff bfbf 	b.w	800d8e0 <__cxa_free_exception>
 800d962:	bd10      	pop	{r4, pc}
 800d964:	f851 0c14 	ldr.w	r0, [r1, #-20]
 800d968:	f000 f918 	bl	800db9c <_ZN10__cxxabiv111__terminateEPFvvE>

0800d96c <__cxa_throw>:
 800d96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d96e:	4604      	mov	r4, r0
 800d970:	460f      	mov	r7, r1
 800d972:	4616      	mov	r6, r2
 800d974:	f000 f882 	bl	800da7c <__cxa_get_globals>
 800d978:	6843      	ldr	r3, [r0, #4]
 800d97a:	2501      	movs	r5, #1
 800d97c:	442b      	add	r3, r5
 800d97e:	6043      	str	r3, [r0, #4]
 800d980:	f844 7c78 	str.w	r7, [r4, #-120]
 800d984:	f844 6c74 	str.w	r6, [r4, #-116]
 800d988:	f844 5c80 	str.w	r5, [r4, #-128]
 800d98c:	f000 f93a 	bl	800dc04 <_ZSt14get_unexpectedv>
 800d990:	f844 0c70 	str.w	r0, [r4, #-112]
 800d994:	f000 f92e 	bl	800dbf4 <_ZSt13get_terminatev>
 800d998:	2347      	movs	r3, #71	; 0x47
 800d99a:	2243      	movs	r2, #67	; 0x43
 800d99c:	f04f 0e4e 	mov.w	lr, #78	; 0x4e
 800d9a0:	4910      	ldr	r1, [pc, #64]	; (800d9e4 <__cxa_throw+0x78>)
 800d9a2:	f804 3c58 	strb.w	r3, [r4, #-88]
 800d9a6:	f1a4 0558 	sub.w	r5, r4, #88	; 0x58
 800d9aa:	232b      	movs	r3, #43	; 0x2b
 800d9ac:	2755      	movs	r7, #85	; 0x55
 800d9ae:	2600      	movs	r6, #0
 800d9b0:	f844 0c6c 	str.w	r0, [r4, #-108]
 800d9b4:	f804 ec57 	strb.w	lr, [r4, #-87]
 800d9b8:	f844 1c50 	str.w	r1, [r4, #-80]
 800d9bc:	f804 2c55 	strb.w	r2, [r4, #-85]
 800d9c0:	f804 2c54 	strb.w	r2, [r4, #-84]
 800d9c4:	f804 3c53 	strb.w	r3, [r4, #-83]
 800d9c8:	f804 3c52 	strb.w	r3, [r4, #-82]
 800d9cc:	f804 7c56 	strb.w	r7, [r4, #-86]
 800d9d0:	f804 6c51 	strb.w	r6, [r4, #-81]
 800d9d4:	4628      	mov	r0, r5
 800d9d6:	f7fc f969 	bl	8009cac <_Unwind_RaiseException>
 800d9da:	4628      	mov	r0, r5
 800d9dc:	f000 f852 	bl	800da84 <__cxa_begin_catch>
 800d9e0:	f000 f8f0 	bl	800dbc4 <_ZSt9terminatev>
 800d9e4:	0800d929 	.word	0x0800d929

0800d9e8 <__cxa_rethrow>:
 800d9e8:	b510      	push	{r4, lr}
 800d9ea:	f000 f847 	bl	800da7c <__cxa_get_globals>
 800d9ee:	6842      	ldr	r2, [r0, #4]
 800d9f0:	6803      	ldr	r3, [r0, #0]
 800d9f2:	3201      	adds	r2, #1
 800d9f4:	6042      	str	r2, [r0, #4]
 800d9f6:	b16b      	cbz	r3, 800da14 <__cxa_rethrow+0x2c>
 800d9f8:	f893 2020 	ldrb.w	r2, [r3, #32]
 800d9fc:	2a47      	cmp	r2, #71	; 0x47
 800d9fe:	d00b      	beq.n	800da18 <__cxa_rethrow+0x30>
 800da00:	2200      	movs	r2, #0
 800da02:	6002      	str	r2, [r0, #0]
 800da04:	f103 0420 	add.w	r4, r3, #32
 800da08:	4620      	mov	r0, r4
 800da0a:	f7fc f973 	bl	8009cf4 <_Unwind_Resume_or_Rethrow>
 800da0e:	4620      	mov	r0, r4
 800da10:	f000 f838 	bl	800da84 <__cxa_begin_catch>
 800da14:	f000 f8d6 	bl	800dbc4 <_ZSt9terminatev>
 800da18:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800da1c:	2a4e      	cmp	r2, #78	; 0x4e
 800da1e:	d1ef      	bne.n	800da00 <__cxa_rethrow+0x18>
 800da20:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800da24:	2a55      	cmp	r2, #85	; 0x55
 800da26:	d1eb      	bne.n	800da00 <__cxa_rethrow+0x18>
 800da28:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800da2c:	2a43      	cmp	r2, #67	; 0x43
 800da2e:	d1e7      	bne.n	800da00 <__cxa_rethrow+0x18>
 800da30:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800da34:	2a43      	cmp	r2, #67	; 0x43
 800da36:	d1e3      	bne.n	800da00 <__cxa_rethrow+0x18>
 800da38:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800da3c:	2a2b      	cmp	r2, #43	; 0x2b
 800da3e:	d1df      	bne.n	800da00 <__cxa_rethrow+0x18>
 800da40:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800da44:	2a2b      	cmp	r2, #43	; 0x2b
 800da46:	d1db      	bne.n	800da00 <__cxa_rethrow+0x18>
 800da48:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800da4c:	2a01      	cmp	r2, #1
 800da4e:	d8d7      	bhi.n	800da00 <__cxa_rethrow+0x18>
 800da50:	695a      	ldr	r2, [r3, #20]
 800da52:	4252      	negs	r2, r2
 800da54:	615a      	str	r2, [r3, #20]
 800da56:	e7d5      	b.n	800da04 <__cxa_rethrow+0x1c>

0800da58 <_ZNSt9exceptionD1Ev>:
 800da58:	4770      	bx	lr
 800da5a:	bf00      	nop

0800da5c <_ZNSt13bad_exceptionD1Ev>:
 800da5c:	4770      	bx	lr
 800da5e:	bf00      	nop

0800da60 <_ZNKSt13bad_exception4whatEv>:
 800da60:	4800      	ldr	r0, [pc, #0]	; (800da64 <_ZNKSt13bad_exception4whatEv+0x4>)
 800da62:	4770      	bx	lr
 800da64:	08012c2c 	.word	0x08012c2c

0800da68 <_ZNSt13bad_exceptionD0Ev>:
 800da68:	b510      	push	{r4, lr}
 800da6a:	4604      	mov	r4, r0
 800da6c:	f000 f966 	bl	800dd3c <_ZdlPv>
 800da70:	4620      	mov	r0, r4
 800da72:	bd10      	pop	{r4, pc}

0800da74 <__cxa_get_globals_fast>:
 800da74:	4800      	ldr	r0, [pc, #0]	; (800da78 <__cxa_get_globals_fast+0x4>)
 800da76:	4770      	bx	lr
 800da78:	20000768 	.word	0x20000768

0800da7c <__cxa_get_globals>:
 800da7c:	4800      	ldr	r0, [pc, #0]	; (800da80 <__cxa_get_globals+0x4>)
 800da7e:	4770      	bx	lr
 800da80:	20000768 	.word	0x20000768

0800da84 <__cxa_begin_catch>:
 800da84:	b538      	push	{r3, r4, r5, lr}
 800da86:	4604      	mov	r4, r0
 800da88:	f7ff fff8 	bl	800da7c <__cxa_get_globals>
 800da8c:	7822      	ldrb	r2, [r4, #0]
 800da8e:	6803      	ldr	r3, [r0, #0]
 800da90:	2a47      	cmp	r2, #71	; 0x47
 800da92:	f1a4 0120 	sub.w	r1, r4, #32
 800da96:	d005      	beq.n	800daa4 <__cxa_begin_catch+0x20>
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d131      	bne.n	800db00 <__cxa_begin_catch+0x7c>
 800da9c:	461c      	mov	r4, r3
 800da9e:	6001      	str	r1, [r0, #0]
 800daa0:	4620      	mov	r0, r4
 800daa2:	bd38      	pop	{r3, r4, r5, pc}
 800daa4:	7862      	ldrb	r2, [r4, #1]
 800daa6:	2a4e      	cmp	r2, #78	; 0x4e
 800daa8:	d1f6      	bne.n	800da98 <__cxa_begin_catch+0x14>
 800daaa:	78a2      	ldrb	r2, [r4, #2]
 800daac:	2a55      	cmp	r2, #85	; 0x55
 800daae:	d1f3      	bne.n	800da98 <__cxa_begin_catch+0x14>
 800dab0:	78e2      	ldrb	r2, [r4, #3]
 800dab2:	2a43      	cmp	r2, #67	; 0x43
 800dab4:	d1f0      	bne.n	800da98 <__cxa_begin_catch+0x14>
 800dab6:	7922      	ldrb	r2, [r4, #4]
 800dab8:	2a43      	cmp	r2, #67	; 0x43
 800daba:	d1ed      	bne.n	800da98 <__cxa_begin_catch+0x14>
 800dabc:	7962      	ldrb	r2, [r4, #5]
 800dabe:	2a2b      	cmp	r2, #43	; 0x2b
 800dac0:	d1ea      	bne.n	800da98 <__cxa_begin_catch+0x14>
 800dac2:	79a2      	ldrb	r2, [r4, #6]
 800dac4:	2a2b      	cmp	r2, #43	; 0x2b
 800dac6:	d1e7      	bne.n	800da98 <__cxa_begin_catch+0x14>
 800dac8:	79e2      	ldrb	r2, [r4, #7]
 800daca:	2a01      	cmp	r2, #1
 800dacc:	d8e4      	bhi.n	800da98 <__cxa_begin_catch+0x14>
 800dace:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 800dad2:	2a00      	cmp	r2, #0
 800dad4:	db11      	blt.n	800dafa <__cxa_begin_catch+0x76>
 800dad6:	3201      	adds	r2, #1
 800dad8:	6845      	ldr	r5, [r0, #4]
 800dada:	f844 2c0c 	str.w	r2, [r4, #-12]
 800dade:	428b      	cmp	r3, r1
 800dae0:	f105 32ff 	add.w	r2, r5, #4294967295
 800dae4:	6042      	str	r2, [r0, #4]
 800dae6:	bf1c      	itt	ne
 800dae8:	f844 3c10 	strne.w	r3, [r4, #-16]
 800daec:	6001      	strne	r1, [r0, #0]
 800daee:	4620      	mov	r0, r4
 800daf0:	6a64      	ldr	r4, [r4, #36]	; 0x24
 800daf2:	f7fb fd35 	bl	8009560 <_Unwind_Complete>
 800daf6:	4620      	mov	r0, r4
 800daf8:	bd38      	pop	{r3, r4, r5, pc}
 800dafa:	f1c2 0201 	rsb	r2, r2, #1
 800dafe:	e7eb      	b.n	800dad8 <__cxa_begin_catch+0x54>
 800db00:	f000 f860 	bl	800dbc4 <_ZSt9terminatev>
 800db04:	3101      	adds	r1, #1
 800db06:	d001      	beq.n	800db0c <__cxa_begin_catch+0x88>
 800db08:	f000 f91a 	bl	800dd40 <__cxa_end_cleanup>
 800db0c:	f000 fa0e 	bl	800df2c <__cxa_call_unexpected>

0800db10 <__cxa_end_catch>:
 800db10:	b508      	push	{r3, lr}
 800db12:	f7ff ffaf 	bl	800da74 <__cxa_get_globals_fast>
 800db16:	4602      	mov	r2, r0
 800db18:	6800      	ldr	r0, [r0, #0]
 800db1a:	2800      	cmp	r0, #0
 800db1c:	d03d      	beq.n	800db9a <__cxa_end_catch+0x8a>
 800db1e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800db22:	2b47      	cmp	r3, #71	; 0x47
 800db24:	d006      	beq.n	800db34 <__cxa_end_catch+0x24>
 800db26:	2300      	movs	r3, #0
 800db28:	6013      	str	r3, [r2, #0]
 800db2a:	3020      	adds	r0, #32
 800db2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800db30:	f7fb bd18 	b.w	8009564 <_Unwind_DeleteException>
 800db34:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800db38:	2b4e      	cmp	r3, #78	; 0x4e
 800db3a:	d1f4      	bne.n	800db26 <__cxa_end_catch+0x16>
 800db3c:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800db40:	2b55      	cmp	r3, #85	; 0x55
 800db42:	d1f0      	bne.n	800db26 <__cxa_end_catch+0x16>
 800db44:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 800db48:	2b43      	cmp	r3, #67	; 0x43
 800db4a:	d1ec      	bne.n	800db26 <__cxa_end_catch+0x16>
 800db4c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800db50:	2b43      	cmp	r3, #67	; 0x43
 800db52:	d1e8      	bne.n	800db26 <__cxa_end_catch+0x16>
 800db54:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800db58:	2b2b      	cmp	r3, #43	; 0x2b
 800db5a:	d1e4      	bne.n	800db26 <__cxa_end_catch+0x16>
 800db5c:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26
 800db60:	2b2b      	cmp	r3, #43	; 0x2b
 800db62:	d1e0      	bne.n	800db26 <__cxa_end_catch+0x16>
 800db64:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 800db68:	2b01      	cmp	r3, #1
 800db6a:	d8dc      	bhi.n	800db26 <__cxa_end_catch+0x16>
 800db6c:	6943      	ldr	r3, [r0, #20]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	db05      	blt.n	800db7e <__cxa_end_catch+0x6e>
 800db72:	3b01      	subs	r3, #1
 800db74:	d008      	beq.n	800db88 <__cxa_end_catch+0x78>
 800db76:	1c5a      	adds	r2, r3, #1
 800db78:	d00d      	beq.n	800db96 <__cxa_end_catch+0x86>
 800db7a:	6143      	str	r3, [r0, #20]
 800db7c:	bd08      	pop	{r3, pc}
 800db7e:	3301      	adds	r3, #1
 800db80:	d1fb      	bne.n	800db7a <__cxa_end_catch+0x6a>
 800db82:	6901      	ldr	r1, [r0, #16]
 800db84:	6011      	str	r1, [r2, #0]
 800db86:	e7f8      	b.n	800db7a <__cxa_end_catch+0x6a>
 800db88:	6903      	ldr	r3, [r0, #16]
 800db8a:	6013      	str	r3, [r2, #0]
 800db8c:	3020      	adds	r0, #32
 800db8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800db92:	f7fb bce7 	b.w	8009564 <_Unwind_DeleteException>
 800db96:	f000 f815 	bl	800dbc4 <_ZSt9terminatev>
 800db9a:	bd08      	pop	{r3, pc}

0800db9c <_ZN10__cxxabiv111__terminateEPFvvE>:
 800db9c:	b508      	push	{r3, lr}
 800db9e:	4780      	blx	r0
 800dba0:	f000 fe92 	bl	800e8c8 <abort>
 800dba4:	f7ff ff6e 	bl	800da84 <__cxa_begin_catch>
 800dba8:	f000 fe8e 	bl	800e8c8 <abort>
 800dbac:	460d      	mov	r5, r1
 800dbae:	4604      	mov	r4, r0
 800dbb0:	f7ff ffae 	bl	800db10 <__cxa_end_catch>
 800dbb4:	3501      	adds	r5, #1
 800dbb6:	d001      	beq.n	800dbbc <_ZN10__cxxabiv111__terminateEPFvvE+0x20>
 800dbb8:	f000 f8c2 	bl	800dd40 <__cxa_end_cleanup>
 800dbbc:	4620      	mov	r0, r4
 800dbbe:	f000 f9b5 	bl	800df2c <__cxa_call_unexpected>
 800dbc2:	bf00      	nop

0800dbc4 <_ZSt9terminatev>:
 800dbc4:	b508      	push	{r3, lr}
 800dbc6:	4b03      	ldr	r3, [pc, #12]	; (800dbd4 <_ZSt9terminatev+0x10>)
 800dbc8:	6818      	ldr	r0, [r3, #0]
 800dbca:	f3bf 8f5f 	dmb	sy
 800dbce:	f7ff ffe5 	bl	800db9c <_ZN10__cxxabiv111__terminateEPFvvE>
 800dbd2:	bf00      	nop
 800dbd4:	20000138 	.word	0x20000138

0800dbd8 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 800dbd8:	b508      	push	{r3, lr}
 800dbda:	4780      	blx	r0
 800dbdc:	f7ff fff2 	bl	800dbc4 <_ZSt9terminatev>

0800dbe0 <_ZSt10unexpectedv>:
 800dbe0:	b508      	push	{r3, lr}
 800dbe2:	4b03      	ldr	r3, [pc, #12]	; (800dbf0 <_ZSt10unexpectedv+0x10>)
 800dbe4:	6818      	ldr	r0, [r3, #0]
 800dbe6:	f3bf 8f5f 	dmb	sy
 800dbea:	f7ff fff5 	bl	800dbd8 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800dbee:	bf00      	nop
 800dbf0:	2000013c 	.word	0x2000013c

0800dbf4 <_ZSt13get_terminatev>:
 800dbf4:	4b02      	ldr	r3, [pc, #8]	; (800dc00 <_ZSt13get_terminatev+0xc>)
 800dbf6:	6818      	ldr	r0, [r3, #0]
 800dbf8:	f3bf 8f5f 	dmb	sy
 800dbfc:	4770      	bx	lr
 800dbfe:	bf00      	nop
 800dc00:	20000138 	.word	0x20000138

0800dc04 <_ZSt14get_unexpectedv>:
 800dc04:	4b02      	ldr	r3, [pc, #8]	; (800dc10 <_ZSt14get_unexpectedv+0xc>)
 800dc06:	6818      	ldr	r0, [r3, #0]
 800dc08:	f3bf 8f5f 	dmb	sy
 800dc0c:	4770      	bx	lr
 800dc0e:	bf00      	nop
 800dc10:	2000013c 	.word	0x2000013c

0800dc14 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 800dc14:	b510      	push	{r4, lr}
 800dc16:	4b03      	ldr	r3, [pc, #12]	; (800dc24 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 800dc18:	6003      	str	r3, [r0, #0]
 800dc1a:	4604      	mov	r4, r0
 800dc1c:	f000 fdd2 	bl	800e7c4 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800dc20:	4620      	mov	r0, r4
 800dc22:	bd10      	pop	{r4, pc}
 800dc24:	08012c94 	.word	0x08012c94

0800dc28 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 800dc28:	b510      	push	{r4, lr}
 800dc2a:	4b05      	ldr	r3, [pc, #20]	; (800dc40 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 800dc2c:	6003      	str	r3, [r0, #0]
 800dc2e:	4604      	mov	r4, r0
 800dc30:	f000 fdc8 	bl	800e7c4 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800dc34:	4620      	mov	r0, r4
 800dc36:	f000 f881 	bl	800dd3c <_ZdlPv>
 800dc3a:	4620      	mov	r0, r4
 800dc3c:	bd10      	pop	{r4, pc}
 800dc3e:	bf00      	nop
 800dc40:	08012c94 	.word	0x08012c94

0800dc44 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 800dc44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc48:	b081      	sub	sp, #4
 800dc4a:	460e      	mov	r6, r1
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	461f      	mov	r7, r3
 800dc50:	4691      	mov	r9, r2
 800dc52:	4683      	mov	fp, r0
 800dc54:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dc56:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800dc5a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800dc5e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800dc60:	f000 fe0e 	bl	800e880 <_ZNKSt9type_infoeqERKS_>
 800dc64:	b170      	cbz	r0, 800dc84 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 800dc66:	2e00      	cmp	r6, #0
 800dc68:	602c      	str	r4, [r5, #0]
 800dc6a:	f885 9004 	strb.w	r9, [r5, #4]
 800dc6e:	db1f      	blt.n	800dcb0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x6c>
 800dc70:	4434      	add	r4, r6
 800dc72:	45a0      	cmp	r8, r4
 800dc74:	bf0c      	ite	eq
 800dc76:	2406      	moveq	r4, #6
 800dc78:	2401      	movne	r4, #1
 800dc7a:	71ac      	strb	r4, [r5, #6]
 800dc7c:	2000      	movs	r0, #0
 800dc7e:	b001      	add	sp, #4
 800dc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc84:	4544      	cmp	r4, r8
 800dc86:	d018      	beq.n	800dcba <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x76>
 800dc88:	f8db 0008 	ldr.w	r0, [fp, #8]
 800dc8c:	f8d0 e000 	ldr.w	lr, [r0]
 800dc90:	950d      	str	r5, [sp, #52]	; 0x34
 800dc92:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800dc96:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800dc9a:	940a      	str	r4, [sp, #40]	; 0x28
 800dc9c:	f8de 401c 	ldr.w	r4, [lr, #28]
 800dca0:	463b      	mov	r3, r7
 800dca2:	464a      	mov	r2, r9
 800dca4:	4631      	mov	r1, r6
 800dca6:	46a4      	mov	ip, r4
 800dca8:	b001      	add	sp, #4
 800dcaa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcae:	4760      	bx	ip
 800dcb0:	3602      	adds	r6, #2
 800dcb2:	d1e3      	bne.n	800dc7c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 800dcb4:	2301      	movs	r3, #1
 800dcb6:	71ab      	strb	r3, [r5, #6]
 800dcb8:	e7e0      	b.n	800dc7c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 800dcba:	4651      	mov	r1, sl
 800dcbc:	4658      	mov	r0, fp
 800dcbe:	f000 fddf 	bl	800e880 <_ZNKSt9type_infoeqERKS_>
 800dcc2:	2800      	cmp	r0, #0
 800dcc4:	d0e0      	beq.n	800dc88 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x44>
 800dcc6:	2000      	movs	r0, #0
 800dcc8:	f885 9005 	strb.w	r9, [r5, #5]
 800dccc:	b001      	add	sp, #4
 800dcce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcd2:	bf00      	nop

0800dcd4 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 800dcd4:	b570      	push	{r4, r5, r6, lr}
 800dcd6:	b082      	sub	sp, #8
 800dcd8:	460d      	mov	r5, r1
 800dcda:	9c06      	ldr	r4, [sp, #24]
 800dcdc:	4294      	cmp	r4, r2
 800dcde:	4606      	mov	r6, r0
 800dce0:	d009      	beq.n	800dcf6 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x22>
 800dce2:	68b0      	ldr	r0, [r6, #8]
 800dce4:	6806      	ldr	r6, [r0, #0]
 800dce6:	9406      	str	r4, [sp, #24]
 800dce8:	6a34      	ldr	r4, [r6, #32]
 800dcea:	4629      	mov	r1, r5
 800dcec:	46a4      	mov	ip, r4
 800dcee:	b002      	add	sp, #8
 800dcf0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dcf4:	4760      	bx	ip
 800dcf6:	4619      	mov	r1, r3
 800dcf8:	9201      	str	r2, [sp, #4]
 800dcfa:	9300      	str	r3, [sp, #0]
 800dcfc:	f000 fdc0 	bl	800e880 <_ZNKSt9type_infoeqERKS_>
 800dd00:	9b00      	ldr	r3, [sp, #0]
 800dd02:	9a01      	ldr	r2, [sp, #4]
 800dd04:	2800      	cmp	r0, #0
 800dd06:	d0ec      	beq.n	800dce2 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 800dd08:	2006      	movs	r0, #6
 800dd0a:	b002      	add	sp, #8
 800dd0c:	bd70      	pop	{r4, r5, r6, pc}
 800dd0e:	bf00      	nop

0800dd10 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 800dd10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd14:	4607      	mov	r7, r0
 800dd16:	460c      	mov	r4, r1
 800dd18:	4615      	mov	r5, r2
 800dd1a:	461e      	mov	r6, r3
 800dd1c:	f000 fd6a 	bl	800e7f4 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 800dd20:	b108      	cbz	r0, 800dd26 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x16>
 800dd22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd26:	68b8      	ldr	r0, [r7, #8]
 800dd28:	6807      	ldr	r7, [r0, #0]
 800dd2a:	4621      	mov	r1, r4
 800dd2c:	69bc      	ldr	r4, [r7, #24]
 800dd2e:	4633      	mov	r3, r6
 800dd30:	462a      	mov	r2, r5
 800dd32:	46a4      	mov	ip, r4
 800dd34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd38:	4760      	bx	ip
 800dd3a:	bf00      	nop

0800dd3c <_ZdlPv>:
 800dd3c:	f001 b804 	b.w	800ed48 <free>

0800dd40 <__cxa_end_cleanup>:
 800dd40:	b41e      	push	{r1, r2, r3, r4}
 800dd42:	f000 f88d 	bl	800de60 <__gnu_end_cleanup>
 800dd46:	bc1e      	pop	{r1, r2, r3, r4}
 800dd48:	f7fb ffc2 	bl	8009cd0 <_Unwind_Resume>

0800dd4c <__cxa_type_match>:
 800dd4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd4e:	7802      	ldrb	r2, [r0, #0]
 800dd50:	2a47      	cmp	r2, #71	; 0x47
 800dd52:	b083      	sub	sp, #12
 800dd54:	460e      	mov	r6, r1
 800dd56:	461f      	mov	r7, r3
 800dd58:	d01a      	beq.n	800dd90 <__cxa_type_match+0x44>
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	4c25      	ldr	r4, [pc, #148]	; (800ddf4 <__cxa_type_match+0xa8>)
 800dd5e:	9301      	str	r3, [sp, #4]
 800dd60:	6823      	ldr	r3, [r4, #0]
 800dd62:	4620      	mov	r0, r4
 800dd64:	689b      	ldr	r3, [r3, #8]
 800dd66:	4798      	blx	r3
 800dd68:	b180      	cbz	r0, 800dd8c <__cxa_type_match+0x40>
 800dd6a:	9b01      	ldr	r3, [sp, #4]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	9301      	str	r3, [sp, #4]
 800dd70:	2502      	movs	r5, #2
 800dd72:	6833      	ldr	r3, [r6, #0]
 800dd74:	4621      	mov	r1, r4
 800dd76:	4630      	mov	r0, r6
 800dd78:	691c      	ldr	r4, [r3, #16]
 800dd7a:	aa01      	add	r2, sp, #4
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	47a0      	blx	r4
 800dd80:	b110      	cbz	r0, 800dd88 <__cxa_type_match+0x3c>
 800dd82:	9b01      	ldr	r3, [sp, #4]
 800dd84:	603b      	str	r3, [r7, #0]
 800dd86:	4628      	mov	r0, r5
 800dd88:	b003      	add	sp, #12
 800dd8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd8c:	2501      	movs	r5, #1
 800dd8e:	e7f0      	b.n	800dd72 <__cxa_type_match+0x26>
 800dd90:	7843      	ldrb	r3, [r0, #1]
 800dd92:	2b4e      	cmp	r3, #78	; 0x4e
 800dd94:	d1e1      	bne.n	800dd5a <__cxa_type_match+0xe>
 800dd96:	7883      	ldrb	r3, [r0, #2]
 800dd98:	2b55      	cmp	r3, #85	; 0x55
 800dd9a:	d1de      	bne.n	800dd5a <__cxa_type_match+0xe>
 800dd9c:	78c3      	ldrb	r3, [r0, #3]
 800dd9e:	2b43      	cmp	r3, #67	; 0x43
 800dda0:	d019      	beq.n	800ddd6 <__cxa_type_match+0x8a>
 800dda2:	78c3      	ldrb	r3, [r0, #3]
 800dda4:	2b43      	cmp	r3, #67	; 0x43
 800dda6:	d1d8      	bne.n	800dd5a <__cxa_type_match+0xe>
 800dda8:	7903      	ldrb	r3, [r0, #4]
 800ddaa:	2b43      	cmp	r3, #67	; 0x43
 800ddac:	d1d5      	bne.n	800dd5a <__cxa_type_match+0xe>
 800ddae:	7943      	ldrb	r3, [r0, #5]
 800ddb0:	2b2b      	cmp	r3, #43	; 0x2b
 800ddb2:	d1d2      	bne.n	800dd5a <__cxa_type_match+0xe>
 800ddb4:	7983      	ldrb	r3, [r0, #6]
 800ddb6:	2b2b      	cmp	r3, #43	; 0x2b
 800ddb8:	d1cf      	bne.n	800dd5a <__cxa_type_match+0xe>
 800ddba:	79c3      	ldrb	r3, [r0, #7]
 800ddbc:	2b01      	cmp	r3, #1
 800ddbe:	d8cc      	bhi.n	800dd5a <__cxa_type_match+0xe>
 800ddc0:	d004      	beq.n	800ddcc <__cxa_type_match+0x80>
 800ddc2:	f850 4c20 	ldr.w	r4, [r0, #-32]
 800ddc6:	3058      	adds	r0, #88	; 0x58
 800ddc8:	9001      	str	r0, [sp, #4]
 800ddca:	e7c9      	b.n	800dd60 <__cxa_type_match+0x14>
 800ddcc:	f850 0c20 	ldr.w	r0, [r0, #-32]
 800ddd0:	f850 4c78 	ldr.w	r4, [r0, #-120]
 800ddd4:	e7f8      	b.n	800ddc8 <__cxa_type_match+0x7c>
 800ddd6:	7903      	ldrb	r3, [r0, #4]
 800ddd8:	2b46      	cmp	r3, #70	; 0x46
 800ddda:	d1e2      	bne.n	800dda2 <__cxa_type_match+0x56>
 800dddc:	7943      	ldrb	r3, [r0, #5]
 800ddde:	2b4f      	cmp	r3, #79	; 0x4f
 800dde0:	d1df      	bne.n	800dda2 <__cxa_type_match+0x56>
 800dde2:	7983      	ldrb	r3, [r0, #6]
 800dde4:	2b52      	cmp	r3, #82	; 0x52
 800dde6:	d1dc      	bne.n	800dda2 <__cxa_type_match+0x56>
 800dde8:	79c3      	ldrb	r3, [r0, #7]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d1d9      	bne.n	800dda2 <__cxa_type_match+0x56>
 800ddee:	9301      	str	r3, [sp, #4]
 800ddf0:	4c01      	ldr	r4, [pc, #4]	; (800ddf8 <__cxa_type_match+0xac>)
 800ddf2:	e7b5      	b.n	800dd60 <__cxa_type_match+0x14>
 800ddf4:	08012c40 	.word	0x08012c40
 800ddf8:	08012be8 	.word	0x08012be8

0800ddfc <__cxa_begin_cleanup>:
 800ddfc:	b510      	push	{r4, lr}
 800ddfe:	4604      	mov	r4, r0
 800de00:	f7ff fe3c 	bl	800da7c <__cxa_get_globals>
 800de04:	7823      	ldrb	r3, [r4, #0]
 800de06:	2b47      	cmp	r3, #71	; 0x47
 800de08:	f1a4 0220 	sub.w	r2, r4, #32
 800de0c:	d004      	beq.n	800de18 <__cxa_begin_cleanup+0x1c>
 800de0e:	6883      	ldr	r3, [r0, #8]
 800de10:	bb23      	cbnz	r3, 800de5c <__cxa_begin_cleanup+0x60>
 800de12:	6082      	str	r2, [r0, #8]
 800de14:	2001      	movs	r0, #1
 800de16:	bd10      	pop	{r4, pc}
 800de18:	7863      	ldrb	r3, [r4, #1]
 800de1a:	2b4e      	cmp	r3, #78	; 0x4e
 800de1c:	d1f7      	bne.n	800de0e <__cxa_begin_cleanup+0x12>
 800de1e:	78a3      	ldrb	r3, [r4, #2]
 800de20:	2b55      	cmp	r3, #85	; 0x55
 800de22:	d1f4      	bne.n	800de0e <__cxa_begin_cleanup+0x12>
 800de24:	78e3      	ldrb	r3, [r4, #3]
 800de26:	2b43      	cmp	r3, #67	; 0x43
 800de28:	d1f1      	bne.n	800de0e <__cxa_begin_cleanup+0x12>
 800de2a:	7923      	ldrb	r3, [r4, #4]
 800de2c:	2b43      	cmp	r3, #67	; 0x43
 800de2e:	d1ee      	bne.n	800de0e <__cxa_begin_cleanup+0x12>
 800de30:	7963      	ldrb	r3, [r4, #5]
 800de32:	2b2b      	cmp	r3, #43	; 0x2b
 800de34:	d1eb      	bne.n	800de0e <__cxa_begin_cleanup+0x12>
 800de36:	79a3      	ldrb	r3, [r4, #6]
 800de38:	2b2b      	cmp	r3, #43	; 0x2b
 800de3a:	d1e8      	bne.n	800de0e <__cxa_begin_cleanup+0x12>
 800de3c:	79e3      	ldrb	r3, [r4, #7]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d8e5      	bhi.n	800de0e <__cxa_begin_cleanup+0x12>
 800de42:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800de46:	3301      	adds	r3, #1
 800de48:	2b01      	cmp	r3, #1
 800de4a:	f844 3c04 	str.w	r3, [r4, #-4]
 800de4e:	d1e1      	bne.n	800de14 <__cxa_begin_cleanup+0x18>
 800de50:	6883      	ldr	r3, [r0, #8]
 800de52:	f844 3c08 	str.w	r3, [r4, #-8]
 800de56:	6082      	str	r2, [r0, #8]
 800de58:	2001      	movs	r0, #1
 800de5a:	bd10      	pop	{r4, pc}
 800de5c:	f7ff feb2 	bl	800dbc4 <_ZSt9terminatev>

0800de60 <__gnu_end_cleanup>:
 800de60:	b508      	push	{r3, lr}
 800de62:	f7ff fe0b 	bl	800da7c <__cxa_get_globals>
 800de66:	6883      	ldr	r3, [r0, #8]
 800de68:	b383      	cbz	r3, 800decc <__gnu_end_cleanup+0x6c>
 800de6a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800de6e:	2a47      	cmp	r2, #71	; 0x47
 800de70:	d004      	beq.n	800de7c <__gnu_end_cleanup+0x1c>
 800de72:	2200      	movs	r2, #0
 800de74:	6082      	str	r2, [r0, #8]
 800de76:	f103 0020 	add.w	r0, r3, #32
 800de7a:	bd08      	pop	{r3, pc}
 800de7c:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800de80:	2a4e      	cmp	r2, #78	; 0x4e
 800de82:	d1f6      	bne.n	800de72 <__gnu_end_cleanup+0x12>
 800de84:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800de88:	2a55      	cmp	r2, #85	; 0x55
 800de8a:	d1f2      	bne.n	800de72 <__gnu_end_cleanup+0x12>
 800de8c:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800de90:	2a43      	cmp	r2, #67	; 0x43
 800de92:	d1ee      	bne.n	800de72 <__gnu_end_cleanup+0x12>
 800de94:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800de98:	2a43      	cmp	r2, #67	; 0x43
 800de9a:	d1ea      	bne.n	800de72 <__gnu_end_cleanup+0x12>
 800de9c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800dea0:	2a2b      	cmp	r2, #43	; 0x2b
 800dea2:	d1e6      	bne.n	800de72 <__gnu_end_cleanup+0x12>
 800dea4:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800dea8:	2a2b      	cmp	r2, #43	; 0x2b
 800deaa:	d1e2      	bne.n	800de72 <__gnu_end_cleanup+0x12>
 800deac:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800deb0:	2a01      	cmp	r2, #1
 800deb2:	d8de      	bhi.n	800de72 <__gnu_end_cleanup+0x12>
 800deb4:	69da      	ldr	r2, [r3, #28]
 800deb6:	3a01      	subs	r2, #1
 800deb8:	61da      	str	r2, [r3, #28]
 800deba:	2a00      	cmp	r2, #0
 800debc:	d1db      	bne.n	800de76 <__gnu_end_cleanup+0x16>
 800debe:	699a      	ldr	r2, [r3, #24]
 800dec0:	6082      	str	r2, [r0, #8]
 800dec2:	2200      	movs	r2, #0
 800dec4:	619a      	str	r2, [r3, #24]
 800dec6:	f103 0020 	add.w	r0, r3, #32
 800deca:	bd08      	pop	{r3, pc}
 800decc:	f7ff fe7a 	bl	800dbc4 <_ZSt9terminatev>

0800ded0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800ded0:	7803      	ldrb	r3, [r0, #0]
 800ded2:	2b47      	cmp	r3, #71	; 0x47
 800ded4:	d001      	beq.n	800deda <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0xa>
 800ded6:	2000      	movs	r0, #0
 800ded8:	4770      	bx	lr
 800deda:	7843      	ldrb	r3, [r0, #1]
 800dedc:	2b4e      	cmp	r3, #78	; 0x4e
 800dede:	d1fa      	bne.n	800ded6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800dee0:	7883      	ldrb	r3, [r0, #2]
 800dee2:	2b55      	cmp	r3, #85	; 0x55
 800dee4:	d1f7      	bne.n	800ded6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800dee6:	78c3      	ldrb	r3, [r0, #3]
 800dee8:	2b43      	cmp	r3, #67	; 0x43
 800deea:	d1f4      	bne.n	800ded6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800deec:	7903      	ldrb	r3, [r0, #4]
 800deee:	2b43      	cmp	r3, #67	; 0x43
 800def0:	d1f1      	bne.n	800ded6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800def2:	7943      	ldrb	r3, [r0, #5]
 800def4:	2b2b      	cmp	r3, #43	; 0x2b
 800def6:	d1ee      	bne.n	800ded6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800def8:	7983      	ldrb	r3, [r0, #6]
 800defa:	2b2b      	cmp	r3, #43	; 0x2b
 800defc:	d1eb      	bne.n	800ded6 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800defe:	79c0      	ldrb	r0, [r0, #7]
 800df00:	2801      	cmp	r0, #1
 800df02:	bf8c      	ite	hi
 800df04:	2000      	movhi	r0, #0
 800df06:	2001      	movls	r0, #1
 800df08:	4770      	bx	lr
 800df0a:	bf00      	nop

0800df0c <__cxa_call_terminate>:
 800df0c:	b510      	push	{r4, lr}
 800df0e:	b130      	cbz	r0, 800df1e <__cxa_call_terminate+0x12>
 800df10:	4604      	mov	r4, r0
 800df12:	f7ff fdb7 	bl	800da84 <__cxa_begin_catch>
 800df16:	4620      	mov	r0, r4
 800df18:	f7ff ffda 	bl	800ded0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800df1c:	b908      	cbnz	r0, 800df22 <__cxa_call_terminate+0x16>
 800df1e:	f7ff fe51 	bl	800dbc4 <_ZSt9terminatev>
 800df22:	f854 0c14 	ldr.w	r0, [r4, #-20]
 800df26:	f7ff fe39 	bl	800db9c <_ZN10__cxxabiv111__terminateEPFvvE>
 800df2a:	bf00      	nop

0800df2c <__cxa_call_unexpected>:
 800df2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df30:	b085      	sub	sp, #20
 800df32:	4602      	mov	r2, r0
 800df34:	f7ff ffcc 	bl	800ded0 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800df38:	b160      	cbz	r0, 800df54 <__cxa_call_unexpected+0x28>
 800df3a:	f852 8c18 	ldr.w	r8, [r2, #-24]
 800df3e:	f852 5c14 	ldr.w	r5, [r2, #-20]
 800df42:	6a96      	ldr	r6, [r2, #40]	; 0x28
 800df44:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800df46:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800df48:	4610      	mov	r0, r2
 800df4a:	f7ff fd9b 	bl	800da84 <__cxa_begin_catch>
 800df4e:	4640      	mov	r0, r8
 800df50:	f7ff fe42 	bl	800dbd8 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800df54:	4610      	mov	r0, r2
 800df56:	f7ff fd95 	bl	800da84 <__cxa_begin_catch>
 800df5a:	f7ff fe41 	bl	800dbe0 <_ZSt10unexpectedv>
 800df5e:	f7ff fd91 	bl	800da84 <__cxa_begin_catch>
 800df62:	f7ff fe2f 	bl	800dbc4 <_ZSt9terminatev>
 800df66:	f7ff fd8d 	bl	800da84 <__cxa_begin_catch>
 800df6a:	f7ff fd83 	bl	800da74 <__cxa_get_globals_fast>
 800df6e:	f8d0 8000 	ldr.w	r8, [r0]
 800df72:	f898 3027 	ldrb.w	r3, [r8, #39]	; 0x27
 800df76:	2b01      	cmp	r3, #1
 800df78:	d038      	beq.n	800dfec <__cxa_call_unexpected+0xc0>
 800df7a:	f108 0378 	add.w	r3, r8, #120	; 0x78
 800df7e:	f10d 0a10 	add.w	sl, sp, #16
 800df82:	f04f 0900 	mov.w	r9, #0
 800df86:	f84a 3d08 	str.w	r3, [sl, #-8]!
 800df8a:	f027 0303 	bic.w	r3, r7, #3
 800df8e:	9300      	str	r3, [sp, #0]
 800df90:	46cb      	mov	fp, r9
 800df92:	45b3      	cmp	fp, r6
 800df94:	da1e      	bge.n	800dfd4 <__cxa_call_unexpected+0xa8>
 800df96:	6827      	ldr	r7, [r4, #0]
 800df98:	b107      	cbz	r7, 800df9c <__cxa_call_unexpected+0x70>
 800df9a:	4427      	add	r7, r4
 800df9c:	4653      	mov	r3, sl
 800df9e:	2200      	movs	r2, #0
 800dfa0:	4639      	mov	r1, r7
 800dfa2:	f108 0020 	add.w	r0, r8, #32
 800dfa6:	f7ff fed1 	bl	800dd4c <__cxa_type_match>
 800dfaa:	bb28      	cbnz	r0, 800dff8 <__cxa_call_unexpected+0xcc>
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	4916      	ldr	r1, [pc, #88]	; (800e008 <__cxa_call_unexpected+0xdc>)
 800dfb0:	691b      	ldr	r3, [r3, #16]
 800dfb2:	9301      	str	r3, [sp, #4]
 800dfb4:	aa04      	add	r2, sp, #16
 800dfb6:	2301      	movs	r3, #1
 800dfb8:	f842 0d04 	str.w	r0, [r2, #-4]!
 800dfbc:	4638      	mov	r0, r7
 800dfbe:	9f01      	ldr	r7, [sp, #4]
 800dfc0:	47b8      	blx	r7
 800dfc2:	9b00      	ldr	r3, [sp, #0]
 800dfc4:	2800      	cmp	r0, #0
 800dfc6:	bf18      	it	ne
 800dfc8:	f04f 0901 	movne.w	r9, #1
 800dfcc:	f10b 0b01 	add.w	fp, fp, #1
 800dfd0:	441c      	add	r4, r3
 800dfd2:	e7de      	b.n	800df92 <__cxa_call_unexpected+0x66>
 800dfd4:	f1b9 0f00 	cmp.w	r9, #0
 800dfd8:	d00b      	beq.n	800dff2 <__cxa_call_unexpected+0xc6>
 800dfda:	2004      	movs	r0, #4
 800dfdc:	f7ff fc68 	bl	800d8b0 <__cxa_allocate_exception>
 800dfe0:	4b0a      	ldr	r3, [pc, #40]	; (800e00c <__cxa_call_unexpected+0xe0>)
 800dfe2:	6003      	str	r3, [r0, #0]
 800dfe4:	4a0a      	ldr	r2, [pc, #40]	; (800e010 <__cxa_call_unexpected+0xe4>)
 800dfe6:	4908      	ldr	r1, [pc, #32]	; (800e008 <__cxa_call_unexpected+0xdc>)
 800dfe8:	f7ff fcc0 	bl	800d96c <__cxa_throw>
 800dfec:	f8d8 3000 	ldr.w	r3, [r8]
 800dff0:	e7c5      	b.n	800df7e <__cxa_call_unexpected+0x52>
 800dff2:	4628      	mov	r0, r5
 800dff4:	f7ff fdd2 	bl	800db9c <_ZN10__cxxabiv111__terminateEPFvvE>
 800dff8:	f7ff fcf6 	bl	800d9e8 <__cxa_rethrow>
 800dffc:	f7ff fd88 	bl	800db10 <__cxa_end_catch>
 800e000:	f7ff fd86 	bl	800db10 <__cxa_end_catch>
 800e004:	f7ff fe9c 	bl	800dd40 <__cxa_end_cleanup>
 800e008:	08012c80 	.word	0x08012c80
 800e00c:	08012c50 	.word	0x08012c50
 800e010:	0800da5d 	.word	0x0800da5d

0800e014 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 800e014:	b570      	push	{r4, r5, r6, lr}
 800e016:	4b3d      	ldr	r3, [pc, #244]	; (800e10c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 800e018:	781a      	ldrb	r2, [r3, #0]
 800e01a:	b082      	sub	sp, #8
 800e01c:	2a00      	cmp	r2, #0
 800e01e:	d136      	bne.n	800e08e <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x7a>
 800e020:	2401      	movs	r4, #1
 800e022:	701c      	strb	r4, [r3, #0]
 800e024:	f000 fc42 	bl	800e8ac <__cxa_current_exception_type>
 800e028:	2800      	cmp	r0, #0
 800e02a:	d05c      	beq.n	800e0e6 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xd2>
 800e02c:	6840      	ldr	r0, [r0, #4]
 800e02e:	4d38      	ldr	r5, [pc, #224]	; (800e110 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800e030:	7803      	ldrb	r3, [r0, #0]
 800e032:	2b2a      	cmp	r3, #42	; 0x2a
 800e034:	ab02      	add	r3, sp, #8
 800e036:	f04f 32ff 	mov.w	r2, #4294967295
 800e03a:	bf0c      	ite	eq
 800e03c:	1904      	addeq	r4, r0, r4
 800e03e:	4604      	movne	r4, r0
 800e040:	f843 2d04 	str.w	r2, [r3, #-4]!
 800e044:	2200      	movs	r2, #0
 800e046:	4611      	mov	r1, r2
 800e048:	4620      	mov	r0, r4
 800e04a:	f7fa f985 	bl	8008358 <__cxa_demangle>
 800e04e:	682b      	ldr	r3, [r5, #0]
 800e050:	4606      	mov	r6, r0
 800e052:	68db      	ldr	r3, [r3, #12]
 800e054:	482f      	ldr	r0, [pc, #188]	; (800e114 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x100>)
 800e056:	2230      	movs	r2, #48	; 0x30
 800e058:	2101      	movs	r1, #1
 800e05a:	f000 fe39 	bl	800ecd0 <fwrite>
 800e05e:	9b01      	ldr	r3, [sp, #4]
 800e060:	b17b      	cbz	r3, 800e082 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6e>
 800e062:	682b      	ldr	r3, [r5, #0]
 800e064:	4620      	mov	r0, r4
 800e066:	68d9      	ldr	r1, [r3, #12]
 800e068:	f000 fc9c 	bl	800e9a4 <fputs>
 800e06c:	682b      	ldr	r3, [r5, #0]
 800e06e:	482a      	ldr	r0, [pc, #168]	; (800e118 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x104>)
 800e070:	68db      	ldr	r3, [r3, #12]
 800e072:	2202      	movs	r2, #2
 800e074:	2101      	movs	r1, #1
 800e076:	f000 fe2b 	bl	800ecd0 <fwrite>
 800e07a:	9b01      	ldr	r3, [sp, #4]
 800e07c:	b18b      	cbz	r3, 800e0a2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8e>
 800e07e:	f7ff fcb3 	bl	800d9e8 <__cxa_rethrow>
 800e082:	682b      	ldr	r3, [r5, #0]
 800e084:	4630      	mov	r0, r6
 800e086:	68d9      	ldr	r1, [r3, #12]
 800e088:	f000 fc8c 	bl	800e9a4 <fputs>
 800e08c:	e7ee      	b.n	800e06c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x58>
 800e08e:	4b20      	ldr	r3, [pc, #128]	; (800e110 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800e090:	4822      	ldr	r0, [pc, #136]	; (800e11c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x108>)
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	221d      	movs	r2, #29
 800e096:	68db      	ldr	r3, [r3, #12]
 800e098:	2101      	movs	r1, #1
 800e09a:	f000 fe19 	bl	800ecd0 <fwrite>
 800e09e:	f000 fc13 	bl	800e8c8 <abort>
 800e0a2:	4630      	mov	r0, r6
 800e0a4:	f000 fe50 	bl	800ed48 <free>
 800e0a8:	e7e9      	b.n	800e07e <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6a>
 800e0aa:	2901      	cmp	r1, #1
 800e0ac:	460c      	mov	r4, r1
 800e0ae:	d127      	bne.n	800e100 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xec>
 800e0b0:	f7ff fce8 	bl	800da84 <__cxa_begin_catch>
 800e0b4:	6803      	ldr	r3, [r0, #0]
 800e0b6:	689b      	ldr	r3, [r3, #8]
 800e0b8:	4798      	blx	r3
 800e0ba:	682b      	ldr	r3, [r5, #0]
 800e0bc:	4606      	mov	r6, r0
 800e0be:	68db      	ldr	r3, [r3, #12]
 800e0c0:	4817      	ldr	r0, [pc, #92]	; (800e120 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x10c>)
 800e0c2:	4621      	mov	r1, r4
 800e0c4:	220b      	movs	r2, #11
 800e0c6:	f000 fe03 	bl	800ecd0 <fwrite>
 800e0ca:	682b      	ldr	r3, [r5, #0]
 800e0cc:	4630      	mov	r0, r6
 800e0ce:	68d9      	ldr	r1, [r3, #12]
 800e0d0:	f000 fc68 	bl	800e9a4 <fputs>
 800e0d4:	682b      	ldr	r3, [r5, #0]
 800e0d6:	200a      	movs	r0, #10
 800e0d8:	68d9      	ldr	r1, [r3, #12]
 800e0da:	f000 fc21 	bl	800e920 <fputc>
 800e0de:	f7ff fd17 	bl	800db10 <__cxa_end_catch>
 800e0e2:	f000 fbf1 	bl	800e8c8 <abort>
 800e0e6:	4b0a      	ldr	r3, [pc, #40]	; (800e110 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800e0e8:	480e      	ldr	r0, [pc, #56]	; (800e124 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x110>)
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	4621      	mov	r1, r4
 800e0ee:	68db      	ldr	r3, [r3, #12]
 800e0f0:	222d      	movs	r2, #45	; 0x2d
 800e0f2:	f000 fded 	bl	800ecd0 <fwrite>
 800e0f6:	e7f4      	b.n	800e0e2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xce>
 800e0f8:	f7ff fd0a 	bl	800db10 <__cxa_end_catch>
 800e0fc:	f7ff fe20 	bl	800dd40 <__cxa_end_cleanup>
 800e100:	f7ff fcc0 	bl	800da84 <__cxa_begin_catch>
 800e104:	f7ff fd04 	bl	800db10 <__cxa_end_catch>
 800e108:	e7eb      	b.n	800e0e2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xce>
 800e10a:	bf00      	nop
 800e10c:	20000774 	.word	0x20000774
 800e110:	20000230 	.word	0x20000230
 800e114:	08012d0c 	.word	0x08012d0c
 800e118:	08012d40 	.word	0x08012d40
 800e11c:	08012cec 	.word	0x08012cec
 800e120:	08012d74 	.word	0x08012d74
 800e124:	08012d44 	.word	0x08012d44

0800e128 <_ZL28read_encoded_value_with_basehjPKhPj>:
 800e128:	2850      	cmp	r0, #80	; 0x50
 800e12a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e12c:	d054      	beq.n	800e1d8 <_ZL28read_encoded_value_with_basehjPKhPj+0xb0>
 800e12e:	f000 040f 	and.w	r4, r0, #15
 800e132:	2c0c      	cmp	r4, #12
 800e134:	d84e      	bhi.n	800e1d4 <_ZL28read_encoded_value_with_basehjPKhPj+0xac>
 800e136:	e8df f004 	tbb	[pc, r4]
 800e13a:	3907      	.short	0x3907
 800e13c:	4d170749 	.word	0x4d170749
 800e140:	1f4d4d4d 	.word	0x1f4d4d4d
 800e144:	071b      	.short	0x071b
 800e146:	17          	.byte	0x17
 800e147:	00          	.byte	0x00
 800e148:	4615      	mov	r5, r2
 800e14a:	f855 4b04 	ldr.w	r4, [r5], #4
 800e14e:	b144      	cbz	r4, 800e162 <_ZL28read_encoded_value_with_basehjPKhPj+0x3a>
 800e150:	f000 0670 	and.w	r6, r0, #112	; 0x70
 800e154:	2e10      	cmp	r6, #16
 800e156:	bf18      	it	ne
 800e158:	460a      	movne	r2, r1
 800e15a:	4414      	add	r4, r2
 800e15c:	0602      	lsls	r2, r0, #24
 800e15e:	bf48      	it	mi
 800e160:	6824      	ldrmi	r4, [r4, #0]
 800e162:	601c      	str	r4, [r3, #0]
 800e164:	4628      	mov	r0, r5
 800e166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e168:	4615      	mov	r5, r2
 800e16a:	f855 4b08 	ldr.w	r4, [r5], #8
 800e16e:	e7ee      	b.n	800e14e <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800e170:	4615      	mov	r5, r2
 800e172:	f935 4b02 	ldrsh.w	r4, [r5], #2
 800e176:	e7ea      	b.n	800e14e <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800e178:	2400      	movs	r4, #0
 800e17a:	4627      	mov	r7, r4
 800e17c:	4615      	mov	r5, r2
 800e17e:	f815 eb01 	ldrb.w	lr, [r5], #1
 800e182:	f00e 067f 	and.w	r6, lr, #127	; 0x7f
 800e186:	40be      	lsls	r6, r7
 800e188:	f01e 0f80 	tst.w	lr, #128	; 0x80
 800e18c:	ea44 0406 	orr.w	r4, r4, r6
 800e190:	f107 0707 	add.w	r7, r7, #7
 800e194:	d1f3      	bne.n	800e17e <_ZL28read_encoded_value_with_basehjPKhPj+0x56>
 800e196:	2f1f      	cmp	r7, #31
 800e198:	d8d9      	bhi.n	800e14e <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800e19a:	f01e 0f40 	tst.w	lr, #64	; 0x40
 800e19e:	d0d6      	beq.n	800e14e <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800e1a0:	f04f 36ff 	mov.w	r6, #4294967295
 800e1a4:	fa06 f707 	lsl.w	r7, r6, r7
 800e1a8:	433c      	orrs	r4, r7
 800e1aa:	e7d1      	b.n	800e150 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800e1ac:	2400      	movs	r4, #0
 800e1ae:	4627      	mov	r7, r4
 800e1b0:	4615      	mov	r5, r2
 800e1b2:	f815 eb01 	ldrb.w	lr, [r5], #1
 800e1b6:	f00e 067f 	and.w	r6, lr, #127	; 0x7f
 800e1ba:	40be      	lsls	r6, r7
 800e1bc:	f01e 0f80 	tst.w	lr, #128	; 0x80
 800e1c0:	ea44 0406 	orr.w	r4, r4, r6
 800e1c4:	f107 0707 	add.w	r7, r7, #7
 800e1c8:	d1f3      	bne.n	800e1b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x8a>
 800e1ca:	e7c0      	b.n	800e14e <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800e1cc:	4615      	mov	r5, r2
 800e1ce:	f835 4b02 	ldrh.w	r4, [r5], #2
 800e1d2:	e7bc      	b.n	800e14e <_ZL28read_encoded_value_with_basehjPKhPj+0x26>
 800e1d4:	f000 fb78 	bl	800e8c8 <abort>
 800e1d8:	3203      	adds	r2, #3
 800e1da:	f022 0503 	bic.w	r5, r2, #3
 800e1de:	f855 4b04 	ldr.w	r4, [r5], #4
 800e1e2:	601c      	str	r4, [r3, #0]
 800e1e4:	4628      	mov	r0, r5
 800e1e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e1e8 <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 800e1e8:	28ff      	cmp	r0, #255	; 0xff
 800e1ea:	d015      	beq.n	800e218 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x30>
 800e1ec:	b508      	push	{r3, lr}
 800e1ee:	f000 0370 	and.w	r3, r0, #112	; 0x70
 800e1f2:	2b20      	cmp	r3, #32
 800e1f4:	d012      	beq.n	800e21c <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x34>
 800e1f6:	d90a      	bls.n	800e20e <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x26>
 800e1f8:	2b40      	cmp	r3, #64	; 0x40
 800e1fa:	d014      	beq.n	800e226 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3e>
 800e1fc:	2b50      	cmp	r3, #80	; 0x50
 800e1fe:	d017      	beq.n	800e230 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x48>
 800e200:	2b30      	cmp	r3, #48	; 0x30
 800e202:	d107      	bne.n	800e214 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 800e204:	4608      	mov	r0, r1
 800e206:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e20a:	f7fb bf4f 	b.w	800a0ac <_Unwind_GetDataRelBase>
 800e20e:	b17b      	cbz	r3, 800e230 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x48>
 800e210:	2b10      	cmp	r3, #16
 800e212:	d00d      	beq.n	800e230 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x48>
 800e214:	f000 fb58 	bl	800e8c8 <abort>
 800e218:	2000      	movs	r0, #0
 800e21a:	4770      	bx	lr
 800e21c:	4608      	mov	r0, r1
 800e21e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e222:	f7fb bf3f 	b.w	800a0a4 <_Unwind_GetTextRelBase>
 800e226:	4608      	mov	r0, r1
 800e228:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e22c:	f7fb bf2a 	b.w	800a084 <_Unwind_GetRegionStart>
 800e230:	2000      	movs	r0, #0
 800e232:	bd08      	pop	{r3, pc}

0800e234 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 800e234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e236:	460c      	mov	r4, r1
 800e238:	4615      	mov	r5, r2
 800e23a:	4607      	mov	r7, r0
 800e23c:	2800      	cmp	r0, #0
 800e23e:	d044      	beq.n	800e2ca <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x96>
 800e240:	f7fb ff20 	bl	800a084 <_Unwind_GetRegionStart>
 800e244:	6028      	str	r0, [r5, #0]
 800e246:	7826      	ldrb	r6, [r4, #0]
 800e248:	2eff      	cmp	r6, #255	; 0xff
 800e24a:	f104 0401 	add.w	r4, r4, #1
 800e24e:	d032      	beq.n	800e2b6 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x82>
 800e250:	4639      	mov	r1, r7
 800e252:	4630      	mov	r0, r6
 800e254:	f7ff ffc8 	bl	800e1e8 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800e258:	4622      	mov	r2, r4
 800e25a:	4601      	mov	r1, r0
 800e25c:	1d2b      	adds	r3, r5, #4
 800e25e:	4630      	mov	r0, r6
 800e260:	f7ff ff62 	bl	800e128 <_ZL28read_encoded_value_with_basehjPKhPj>
 800e264:	4604      	mov	r4, r0
 800e266:	1c60      	adds	r0, r4, #1
 800e268:	7823      	ldrb	r3, [r4, #0]
 800e26a:	752b      	strb	r3, [r5, #20]
 800e26c:	2bff      	cmp	r3, #255	; 0xff
 800e26e:	d029      	beq.n	800e2c4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x90>
 800e270:	2310      	movs	r3, #16
 800e272:	2400      	movs	r4, #0
 800e274:	752b      	strb	r3, [r5, #20]
 800e276:	4622      	mov	r2, r4
 800e278:	f810 1b01 	ldrb.w	r1, [r0], #1
 800e27c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800e280:	4093      	lsls	r3, r2
 800e282:	0609      	lsls	r1, r1, #24
 800e284:	ea44 0403 	orr.w	r4, r4, r3
 800e288:	f102 0207 	add.w	r2, r2, #7
 800e28c:	d4f4      	bmi.n	800e278 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x44>
 800e28e:	4404      	add	r4, r0
 800e290:	60ec      	str	r4, [r5, #12]
 800e292:	7803      	ldrb	r3, [r0, #0]
 800e294:	756b      	strb	r3, [r5, #21]
 800e296:	2400      	movs	r4, #0
 800e298:	3001      	adds	r0, #1
 800e29a:	4622      	mov	r2, r4
 800e29c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800e2a0:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800e2a4:	4093      	lsls	r3, r2
 800e2a6:	431c      	orrs	r4, r3
 800e2a8:	060b      	lsls	r3, r1, #24
 800e2aa:	f102 0207 	add.w	r2, r2, #7
 800e2ae:	d4f5      	bmi.n	800e29c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x68>
 800e2b0:	4404      	add	r4, r0
 800e2b2:	612c      	str	r4, [r5, #16]
 800e2b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e2b6:	6068      	str	r0, [r5, #4]
 800e2b8:	7823      	ldrb	r3, [r4, #0]
 800e2ba:	752b      	strb	r3, [r5, #20]
 800e2bc:	2bff      	cmp	r3, #255	; 0xff
 800e2be:	f104 0001 	add.w	r0, r4, #1
 800e2c2:	d1d5      	bne.n	800e270 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3c>
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	60eb      	str	r3, [r5, #12]
 800e2c8:	e7e3      	b.n	800e292 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x5e>
 800e2ca:	e7bb      	b.n	800e244 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x10>

0800e2cc <__gxx_personality_v0>:
 800e2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d0:	f000 0403 	and.w	r4, r0, #3
 800e2d4:	b097      	sub	sp, #92	; 0x5c
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	2c01      	cmp	r4, #1
 800e2da:	4689      	mov	r9, r1
 800e2dc:	4690      	mov	r8, r2
 800e2de:	930a      	str	r3, [sp, #40]	; 0x28
 800e2e0:	d021      	beq.n	800e326 <__gxx_personality_v0+0x5a>
 800e2e2:	d30e      	bcc.n	800e302 <__gxx_personality_v0+0x36>
 800e2e4:	2c02      	cmp	r4, #2
 800e2e6:	d10a      	bne.n	800e2fe <__gxx_personality_v0+0x32>
 800e2e8:	4641      	mov	r1, r8
 800e2ea:	4648      	mov	r0, r9
 800e2ec:	f7fb feb6 	bl	800a05c <__gnu_unwind_frame>
 800e2f0:	2800      	cmp	r0, #0
 800e2f2:	f000 80d4 	beq.w	800e49e <__gxx_personality_v0+0x1d2>
 800e2f6:	2009      	movs	r0, #9
 800e2f8:	b017      	add	sp, #92	; 0x5c
 800e2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2fe:	f000 fae3 	bl	800e8c8 <abort>
 800e302:	f000 0008 	and.w	r0, r0, #8
 800e306:	f000 03ff 	and.w	r3, r0, #255	; 0xff
 800e30a:	2800      	cmp	r0, #0
 800e30c:	d1ec      	bne.n	800e2e8 <__gxx_personality_v0+0x1c>
 800e30e:	aa16      	add	r2, sp, #88	; 0x58
 800e310:	4640      	mov	r0, r8
 800e312:	f842 1d2c 	str.w	r1, [r2, #-44]!
 800e316:	4619      	mov	r1, r3
 800e318:	9200      	str	r2, [sp, #0]
 800e31a:	220c      	movs	r2, #12
 800e31c:	f7fb f94e 	bl	80095bc <_Unwind_VRS_Set>
 800e320:	2301      	movs	r3, #1
 800e322:	9304      	str	r3, [sp, #16]
 800e324:	e013      	b.n	800e34e <__gxx_personality_v0+0x82>
 800e326:	f000 0008 	and.w	r0, r0, #8
 800e32a:	f000 04ff 	and.w	r4, r0, #255	; 0xff
 800e32e:	2800      	cmp	r0, #0
 800e330:	f000 80b9 	beq.w	800e4a6 <__gxx_personality_v0+0x1da>
 800e334:	aa16      	add	r2, sp, #88	; 0x58
 800e336:	f044 0402 	orr.w	r4, r4, #2
 800e33a:	f842 1d2c 	str.w	r1, [r2, #-44]!
 800e33e:	b2e4      	uxtb	r4, r4
 800e340:	9200      	str	r2, [sp, #0]
 800e342:	4619      	mov	r1, r3
 800e344:	220c      	movs	r2, #12
 800e346:	4640      	mov	r0, r8
 800e348:	9404      	str	r4, [sp, #16]
 800e34a:	f7fb f937 	bl	80095bc <_Unwind_VRS_Set>
 800e34e:	4640      	mov	r0, r8
 800e350:	f7fb fe9e 	bl	800a090 <_Unwind_GetLanguageSpecificData>
 800e354:	9005      	str	r0, [sp, #20]
 800e356:	2800      	cmp	r0, #0
 800e358:	d0c6      	beq.n	800e2e8 <__gxx_personality_v0+0x1c>
 800e35a:	ab10      	add	r3, sp, #64	; 0x40
 800e35c:	461a      	mov	r2, r3
 800e35e:	9905      	ldr	r1, [sp, #20]
 800e360:	9306      	str	r3, [sp, #24]
 800e362:	4640      	mov	r0, r8
 800e364:	f7ff ff66 	bl	800e234 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800e368:	4641      	mov	r1, r8
 800e36a:	4604      	mov	r4, r0
 800e36c:	f89d 0054 	ldrb.w	r0, [sp, #84]	; 0x54
 800e370:	f7ff ff3a 	bl	800e1e8 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800e374:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
 800e378:	2300      	movs	r3, #0
 800e37a:	9012      	str	r0, [sp, #72]	; 0x48
 800e37c:	4619      	mov	r1, r3
 800e37e:	220f      	movs	r2, #15
 800e380:	f8cd b000 	str.w	fp, [sp]
 800e384:	4640      	mov	r0, r8
 800e386:	f7fb f8f3 	bl	8009570 <_Unwind_VRS_Get>
 800e38a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e38c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e38e:	f023 0301 	bic.w	r3, r3, #1
 800e392:	4294      	cmp	r4, r2
 800e394:	f103 36ff 	add.w	r6, r3, #4294967295
 800e398:	d243      	bcs.n	800e422 <__gxx_personality_v0+0x156>
 800e39a:	f10d 0a34 	add.w	sl, sp, #52	; 0x34
 800e39e:	af0e      	add	r7, sp, #56	; 0x38
 800e3a0:	f89d 5055 	ldrb.w	r5, [sp, #85]	; 0x55
 800e3a4:	2100      	movs	r1, #0
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	f7ff ff1e 	bl	800e1e8 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800e3ac:	4622      	mov	r2, r4
 800e3ae:	4653      	mov	r3, sl
 800e3b0:	4601      	mov	r1, r0
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	f7ff feb8 	bl	800e128 <_ZL28read_encoded_value_with_basehjPKhPj>
 800e3b8:	f89d 4055 	ldrb.w	r4, [sp, #85]	; 0x55
 800e3bc:	4605      	mov	r5, r0
 800e3be:	2100      	movs	r1, #0
 800e3c0:	4620      	mov	r0, r4
 800e3c2:	f7ff ff11 	bl	800e1e8 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800e3c6:	462a      	mov	r2, r5
 800e3c8:	463b      	mov	r3, r7
 800e3ca:	4601      	mov	r1, r0
 800e3cc:	4620      	mov	r0, r4
 800e3ce:	f7ff feab 	bl	800e128 <_ZL28read_encoded_value_with_basehjPKhPj>
 800e3d2:	f89d 4055 	ldrb.w	r4, [sp, #85]	; 0x55
 800e3d6:	4605      	mov	r5, r0
 800e3d8:	2100      	movs	r1, #0
 800e3da:	4620      	mov	r0, r4
 800e3dc:	f7ff ff04 	bl	800e1e8 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800e3e0:	462a      	mov	r2, r5
 800e3e2:	4601      	mov	r1, r0
 800e3e4:	465b      	mov	r3, fp
 800e3e6:	4620      	mov	r0, r4
 800e3e8:	f7ff fe9e 	bl	800e128 <_ZL28read_encoded_value_with_basehjPKhPj>
 800e3ec:	4604      	mov	r4, r0
 800e3ee:	2000      	movs	r0, #0
 800e3f0:	4602      	mov	r2, r0
 800e3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3f6:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800e3fa:	4093      	lsls	r3, r2
 800e3fc:	060d      	lsls	r5, r1, #24
 800e3fe:	ea40 0003 	orr.w	r0, r0, r3
 800e402:	f102 0207 	add.w	r2, r2, #7
 800e406:	d4f4      	bmi.n	800e3f2 <__gxx_personality_v0+0x126>
 800e408:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e40a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e40c:	4413      	add	r3, r2
 800e40e:	429e      	cmp	r6, r3
 800e410:	d307      	bcc.n	800e422 <__gxx_personality_v0+0x156>
 800e412:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e414:	4413      	add	r3, r2
 800e416:	429e      	cmp	r6, r3
 800e418:	f0c0 80ba 	bcc.w	800e590 <__gxx_personality_v0+0x2c4>
 800e41c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e41e:	42a3      	cmp	r3, r4
 800e420:	d8be      	bhi.n	800e3a0 <__gxx_personality_v0+0xd4>
 800e422:	2500      	movs	r5, #0
 800e424:	9503      	str	r5, [sp, #12]
 800e426:	2401      	movs	r4, #1
 800e428:	9b04      	ldr	r3, [sp, #16]
 800e42a:	07db      	lsls	r3, r3, #31
 800e42c:	d456      	bmi.n	800e4dc <__gxx_personality_v0+0x210>
 800e42e:	9b04      	ldr	r3, [sp, #16]
 800e430:	0719      	lsls	r1, r3, #28
 800e432:	f140 80a8 	bpl.w	800e586 <__gxx_personality_v0+0x2ba>
 800e436:	2c01      	cmp	r4, #1
 800e438:	f000 819d 	beq.w	800e776 <__gxx_personality_v0+0x4aa>
 800e43c:	f10d 0a34 	add.w	sl, sp, #52	; 0x34
 800e440:	af0e      	add	r7, sp, #56	; 0x38
 800e442:	a916      	add	r1, sp, #88	; 0x58
 800e444:	2300      	movs	r3, #0
 800e446:	f841 9d28 	str.w	r9, [r1, #-40]!
 800e44a:	461a      	mov	r2, r3
 800e44c:	9100      	str	r1, [sp, #0]
 800e44e:	4640      	mov	r0, r8
 800e450:	4619      	mov	r1, r3
 800e452:	f7fb f8b3 	bl	80095bc <_Unwind_VRS_Set>
 800e456:	2300      	movs	r3, #0
 800e458:	4619      	mov	r1, r3
 800e45a:	2201      	movs	r2, #1
 800e45c:	f8cd a000 	str.w	sl, [sp]
 800e460:	4640      	mov	r0, r8
 800e462:	950d      	str	r5, [sp, #52]	; 0x34
 800e464:	f7fb f8aa 	bl	80095bc <_Unwind_VRS_Set>
 800e468:	2300      	movs	r3, #0
 800e46a:	4619      	mov	r1, r3
 800e46c:	220f      	movs	r2, #15
 800e46e:	9700      	str	r7, [sp, #0]
 800e470:	4640      	mov	r0, r8
 800e472:	f7fb f87d 	bl	8009570 <_Unwind_VRS_Get>
 800e476:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e478:	9a03      	ldr	r2, [sp, #12]
 800e47a:	9700      	str	r7, [sp, #0]
 800e47c:	f003 0501 	and.w	r5, r3, #1
 800e480:	2300      	movs	r3, #0
 800e482:	4315      	orrs	r5, r2
 800e484:	4640      	mov	r0, r8
 800e486:	4619      	mov	r1, r3
 800e488:	220f      	movs	r2, #15
 800e48a:	950e      	str	r5, [sp, #56]	; 0x38
 800e48c:	f7fb f896 	bl	80095bc <_Unwind_VRS_Set>
 800e490:	2c02      	cmp	r4, #2
 800e492:	f000 80f5 	beq.w	800e680 <__gxx_personality_v0+0x3b4>
 800e496:	2007      	movs	r0, #7
 800e498:	b017      	add	sp, #92	; 0x5c
 800e49a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e49e:	2008      	movs	r0, #8
 800e4a0:	b017      	add	sp, #92	; 0x5c
 800e4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4a6:	ab10      	add	r3, sp, #64	; 0x40
 800e4a8:	9300      	str	r3, [sp, #0]
 800e4aa:	9306      	str	r3, [sp, #24]
 800e4ac:	220d      	movs	r2, #13
 800e4ae:	4623      	mov	r3, r4
 800e4b0:	4621      	mov	r1, r4
 800e4b2:	4640      	mov	r0, r8
 800e4b4:	f8d9 5020 	ldr.w	r5, [r9, #32]
 800e4b8:	f7fb f85a 	bl	8009570 <_Unwind_VRS_Get>
 800e4bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e4be:	429d      	cmp	r5, r3
 800e4c0:	d024      	beq.n	800e50c <__gxx_personality_v0+0x240>
 800e4c2:	aa16      	add	r2, sp, #88	; 0x58
 800e4c4:	4623      	mov	r3, r4
 800e4c6:	f842 9d2c 	str.w	r9, [r2, #-44]!
 800e4ca:	4621      	mov	r1, r4
 800e4cc:	9200      	str	r2, [sp, #0]
 800e4ce:	4640      	mov	r0, r8
 800e4d0:	220c      	movs	r2, #12
 800e4d2:	f7fb f873 	bl	80095bc <_Unwind_VRS_Set>
 800e4d6:	2302      	movs	r3, #2
 800e4d8:	9304      	str	r3, [sp, #16]
 800e4da:	e738      	b.n	800e34e <__gxx_personality_v0+0x82>
 800e4dc:	af0e      	add	r7, sp, #56	; 0x38
 800e4de:	2300      	movs	r3, #0
 800e4e0:	4619      	mov	r1, r3
 800e4e2:	220d      	movs	r2, #13
 800e4e4:	9700      	str	r7, [sp, #0]
 800e4e6:	4640      	mov	r0, r8
 800e4e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e4ea:	f7fb f841 	bl	8009570 <_Unwind_VRS_Get>
 800e4ee:	9a05      	ldr	r2, [sp, #20]
 800e4f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4f2:	f8c9 202c 	str.w	r2, [r9, #44]	; 0x2c
 800e4f6:	9a03      	ldr	r2, [sp, #12]
 800e4f8:	f8c9 4024 	str.w	r4, [r9, #36]	; 0x24
 800e4fc:	f8c9 5028 	str.w	r5, [r9, #40]	; 0x28
 800e500:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
 800e504:	f8c9 3020 	str.w	r3, [r9, #32]
 800e508:	2006      	movs	r0, #6
 800e50a:	e6f5      	b.n	800e2f8 <__gxx_personality_v0+0x2c>
 800e50c:	aa16      	add	r2, sp, #88	; 0x58
 800e50e:	4623      	mov	r3, r4
 800e510:	f842 9d2c 	str.w	r9, [r2, #-44]!
 800e514:	4621      	mov	r1, r4
 800e516:	9200      	str	r2, [sp, #0]
 800e518:	4640      	mov	r0, r8
 800e51a:	220c      	movs	r2, #12
 800e51c:	f7fb f84e 	bl	80095bc <_Unwind_VRS_Set>
 800e520:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
 800e524:	9303      	str	r3, [sp, #12]
 800e526:	b383      	cbz	r3, 800e58a <__gxx_personality_v0+0x2be>
 800e528:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 800e52c:	f8d9 5028 	ldr.w	r5, [r9, #40]	; 0x28
 800e530:	9305      	str	r3, [sp, #20]
 800e532:	2403      	movs	r4, #3
 800e534:	f10d 0a34 	add.w	sl, sp, #52	; 0x34
 800e538:	af0e      	add	r7, sp, #56	; 0x38
 800e53a:	2d00      	cmp	r5, #0
 800e53c:	da81      	bge.n	800e442 <__gxx_personality_v0+0x176>
 800e53e:	9a06      	ldr	r2, [sp, #24]
 800e540:	9905      	ldr	r1, [sp, #20]
 800e542:	4640      	mov	r0, r8
 800e544:	f7ff fe76 	bl	800e234 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800e548:	4641      	mov	r1, r8
 800e54a:	f89d 0054 	ldrb.w	r0, [sp, #84]	; 0x54
 800e54e:	f7ff fe4b 	bl	800e1e8 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800e552:	00aa      	lsls	r2, r5, #2
 800e554:	f082 0203 	eor.w	r2, r2, #3
 800e558:	43d2      	mvns	r2, r2
 800e55a:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800e55c:	9012      	str	r0, [sp, #72]	; 0x48
 800e55e:	58b3      	ldr	r3, [r6, r2]
 800e560:	4416      	add	r6, r2
 800e562:	b133      	cbz	r3, 800e572 <__gxx_personality_v0+0x2a6>
 800e564:	4632      	mov	r2, r6
 800e566:	2300      	movs	r3, #0
 800e568:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800e56c:	3301      	adds	r3, #1
 800e56e:	2900      	cmp	r1, #0
 800e570:	d1fa      	bne.n	800e568 <__gxx_personality_v0+0x29c>
 800e572:	2204      	movs	r2, #4
 800e574:	f8c9 3028 	str.w	r3, [r9, #40]	; 0x28
 800e578:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
 800e57c:	f8c9 6034 	str.w	r6, [r9, #52]	; 0x34
 800e580:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
 800e584:	e75d      	b.n	800e442 <__gxx_personality_v0+0x176>
 800e586:	2c01      	cmp	r4, #1
 800e588:	d1d4      	bne.n	800e534 <__gxx_personality_v0+0x268>
 800e58a:	4648      	mov	r0, r9
 800e58c:	f7ff fcbe 	bl	800df0c <__cxa_call_terminate>
 800e590:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e592:	2b00      	cmp	r3, #0
 800e594:	f43f aea8 	beq.w	800e2e8 <__gxx_personality_v0+0x1c>
 800e598:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e59a:	4413      	add	r3, r2
 800e59c:	9303      	str	r3, [sp, #12]
 800e59e:	2800      	cmp	r0, #0
 800e5a0:	f000 80d6 	beq.w	800e750 <__gxx_personality_v0+0x484>
 800e5a4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800e5a6:	3801      	subs	r0, #1
 800e5a8:	4404      	add	r4, r0
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	f43f ae9c 	beq.w	800e2e8 <__gxx_personality_v0+0x1c>
 800e5b0:	2c00      	cmp	r4, #0
 800e5b2:	f000 80d1 	beq.w	800e758 <__gxx_personality_v0+0x48c>
 800e5b6:	9b04      	ldr	r3, [sp, #16]
 800e5b8:	f013 0308 	ands.w	r3, r3, #8
 800e5bc:	9309      	str	r3, [sp, #36]	; 0x24
 800e5be:	f000 80bd 	beq.w	800e73c <__gxx_personality_v0+0x470>
 800e5c2:	2247      	movs	r2, #71	; 0x47
 800e5c4:	234e      	movs	r3, #78	; 0x4e
 800e5c6:	f889 2000 	strb.w	r2, [r9]
 800e5ca:	f889 3001 	strb.w	r3, [r9, #1]
 800e5ce:	2255      	movs	r2, #85	; 0x55
 800e5d0:	2343      	movs	r3, #67	; 0x43
 800e5d2:	f889 2002 	strb.w	r2, [r9, #2]
 800e5d6:	f889 3003 	strb.w	r3, [r9, #3]
 800e5da:	2246      	movs	r2, #70	; 0x46
 800e5dc:	234f      	movs	r3, #79	; 0x4f
 800e5de:	f889 2004 	strb.w	r2, [r9, #4]
 800e5e2:	f889 3005 	strb.w	r3, [r9, #5]
 800e5e6:	2252      	movs	r2, #82	; 0x52
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	f889 2006 	strb.w	r2, [r9, #6]
 800e5ee:	f889 3007 	strb.w	r3, [r9, #7]
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	9307      	str	r3, [sp, #28]
 800e5f6:	f8cd 8020 	str.w	r8, [sp, #32]
 800e5fa:	2500      	movs	r5, #0
 800e5fc:	462a      	mov	r2, r5
 800e5fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e602:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800e606:	4093      	lsls	r3, r2
 800e608:	0608      	lsls	r0, r1, #24
 800e60a:	ea45 0503 	orr.w	r5, r5, r3
 800e60e:	f102 0207 	add.w	r2, r2, #7
 800e612:	d4f4      	bmi.n	800e5fe <__gxx_personality_v0+0x332>
 800e614:	2a1f      	cmp	r2, #31
 800e616:	d805      	bhi.n	800e624 <__gxx_personality_v0+0x358>
 800e618:	0649      	lsls	r1, r1, #25
 800e61a:	d503      	bpl.n	800e624 <__gxx_personality_v0+0x358>
 800e61c:	2301      	movs	r3, #1
 800e61e:	4093      	lsls	r3, r2
 800e620:	425b      	negs	r3, r3
 800e622:	431d      	orrs	r5, r3
 800e624:	2600      	movs	r6, #0
 800e626:	4632      	mov	r2, r6
 800e628:	4620      	mov	r0, r4
 800e62a:	f810 1b01 	ldrb.w	r1, [r0], #1
 800e62e:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800e632:	4093      	lsls	r3, r2
 800e634:	431e      	orrs	r6, r3
 800e636:	060b      	lsls	r3, r1, #24
 800e638:	f102 0207 	add.w	r2, r2, #7
 800e63c:	d4f5      	bmi.n	800e62a <__gxx_personality_v0+0x35e>
 800e63e:	2a1f      	cmp	r2, #31
 800e640:	d805      	bhi.n	800e64e <__gxx_personality_v0+0x382>
 800e642:	0648      	lsls	r0, r1, #25
 800e644:	d503      	bpl.n	800e64e <__gxx_personality_v0+0x382>
 800e646:	2301      	movs	r3, #1
 800e648:	4093      	lsls	r3, r2
 800e64a:	425b      	negs	r3, r3
 800e64c:	431e      	orrs	r6, r3
 800e64e:	2d00      	cmp	r5, #0
 800e650:	d03d      	beq.n	800e6ce <__gxx_personality_v0+0x402>
 800e652:	dd3f      	ble.n	800e6d4 <__gxx_personality_v0+0x408>
 800e654:	f89d 0054 	ldrb.w	r0, [sp, #84]	; 0x54
 800e658:	28ff      	cmp	r0, #255	; 0xff
 800e65a:	d06d      	beq.n	800e738 <__gxx_personality_v0+0x46c>
 800e65c:	f000 0307 	and.w	r3, r0, #7
 800e660:	2b04      	cmp	r3, #4
 800e662:	f63f ae4c 	bhi.w	800e2fe <__gxx_personality_v0+0x32>
 800e666:	a201      	add	r2, pc, #4	; (adr r2, 800e66c <__gxx_personality_v0+0x3a0>)
 800e668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e66c:	0800e6b3 	.word	0x0800e6b3
 800e670:	0800e2ff 	.word	0x0800e2ff
 800e674:	0800e6ad 	.word	0x0800e6ad
 800e678:	0800e6b3 	.word	0x0800e6b3
 800e67c:	0800e68b 	.word	0x0800e68b
 800e680:	4648      	mov	r0, r9
 800e682:	f7ff fbbb 	bl	800ddfc <__cxa_begin_cleanup>
 800e686:	2007      	movs	r0, #7
 800e688:	e636      	b.n	800e2f8 <__gxx_personality_v0+0x2c>
 800e68a:	00eb      	lsls	r3, r5, #3
 800e68c:	425b      	negs	r3, r3
 800e68e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e690:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e692:	441a      	add	r2, r3
 800e694:	463b      	mov	r3, r7
 800e696:	f7ff fd47 	bl	800e128 <_ZL28read_encoded_value_with_basehjPKhPj>
 800e69a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e69c:	b199      	cbz	r1, 800e6c6 <__gxx_personality_v0+0x3fa>
 800e69e:	f1b9 0f00 	cmp.w	r9, #0
 800e6a2:	d109      	bne.n	800e6b8 <__gxx_personality_v0+0x3ec>
 800e6a4:	2e00      	cmp	r6, #0
 800e6a6:	d05e      	beq.n	800e766 <__gxx_personality_v0+0x49a>
 800e6a8:	4434      	add	r4, r6
 800e6aa:	e7a6      	b.n	800e5fa <__gxx_personality_v0+0x32e>
 800e6ac:	006b      	lsls	r3, r5, #1
 800e6ae:	425b      	negs	r3, r3
 800e6b0:	e7ed      	b.n	800e68e <__gxx_personality_v0+0x3c2>
 800e6b2:	00ab      	lsls	r3, r5, #2
 800e6b4:	425b      	negs	r3, r3
 800e6b6:	e7ea      	b.n	800e68e <__gxx_personality_v0+0x3c2>
 800e6b8:	ab0a      	add	r3, sp, #40	; 0x28
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	4648      	mov	r0, r9
 800e6be:	f7ff fb45 	bl	800dd4c <__cxa_type_match>
 800e6c2:	2800      	cmp	r0, #0
 800e6c4:	d0ee      	beq.n	800e6a4 <__gxx_personality_v0+0x3d8>
 800e6c6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e6ca:	2403      	movs	r4, #3
 800e6cc:	e6ac      	b.n	800e428 <__gxx_personality_v0+0x15c>
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	9307      	str	r3, [sp, #28]
 800e6d2:	e7e7      	b.n	800e6a4 <__gxx_personality_v0+0x3d8>
 800e6d4:	f1b9 0f00 	cmp.w	r9, #0
 800e6d8:	d001      	beq.n	800e6de <__gxx_personality_v0+0x412>
 800e6da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6dc:	b193      	cbz	r3, 800e704 <__gxx_personality_v0+0x438>
 800e6de:	1c6b      	adds	r3, r5, #1
 800e6e0:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
 800e6e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e6e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d1da      	bne.n	800e6a4 <__gxx_personality_v0+0x3d8>
 800e6ee:	9b04      	ldr	r3, [sp, #16]
 800e6f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e6f4:	07da      	lsls	r2, r3, #31
 800e6f6:	f53f aef2 	bmi.w	800e4de <__gxx_personality_v0+0x212>
 800e6fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d03c      	beq.n	800e77a <__gxx_personality_v0+0x4ae>
 800e700:	f7ff fa6e 	bl	800dbe0 <_ZSt10unexpectedv>
 800e704:	f105 0801 	add.w	r8, r5, #1
 800e708:	ebc8 7388 	rsb	r3, r8, r8, lsl #30
 800e70c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e70e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e710:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800e714:	900f      	str	r0, [sp, #60]	; 0x3c
 800e716:	eb02 0883 	add.w	r8, r2, r3, lsl #2
 800e71a:	b921      	cbnz	r1, 800e726 <__gxx_personality_v0+0x45a>
 800e71c:	e7e7      	b.n	800e6ee <__gxx_personality_v0+0x422>
 800e71e:	f858 1f04 	ldr.w	r1, [r8, #4]!
 800e722:	2900      	cmp	r1, #0
 800e724:	d0e3      	beq.n	800e6ee <__gxx_personality_v0+0x422>
 800e726:	4441      	add	r1, r8
 800e728:	465b      	mov	r3, fp
 800e72a:	2200      	movs	r2, #0
 800e72c:	4648      	mov	r0, r9
 800e72e:	f7ff fb0d 	bl	800dd4c <__cxa_type_match>
 800e732:	2800      	cmp	r0, #0
 800e734:	d0f3      	beq.n	800e71e <__gxx_personality_v0+0x452>
 800e736:	e7b5      	b.n	800e6a4 <__gxx_personality_v0+0x3d8>
 800e738:	2300      	movs	r3, #0
 800e73a:	e7a8      	b.n	800e68e <__gxx_personality_v0+0x3c2>
 800e73c:	f899 3007 	ldrb.w	r3, [r9, #7]
 800e740:	2b01      	cmp	r3, #1
 800e742:	bf0c      	ite	eq
 800e744:	f859 3c20 	ldreq.w	r3, [r9, #-32]
 800e748:	f109 0358 	addne.w	r3, r9, #88	; 0x58
 800e74c:	930a      	str	r3, [sp, #40]	; 0x28
 800e74e:	e750      	b.n	800e5f2 <__gxx_personality_v0+0x326>
 800e750:	9b03      	ldr	r3, [sp, #12]
 800e752:	2b00      	cmp	r3, #0
 800e754:	f43f adc8 	beq.w	800e2e8 <__gxx_personality_v0+0x1c>
 800e758:	9b04      	ldr	r3, [sp, #16]
 800e75a:	f013 0501 	ands.w	r5, r3, #1
 800e75e:	f47f adc3 	bne.w	800e2e8 <__gxx_personality_v0+0x1c>
 800e762:	2402      	movs	r4, #2
 800e764:	e663      	b.n	800e42e <__gxx_personality_v0+0x162>
 800e766:	9b07      	ldr	r3, [sp, #28]
 800e768:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d1f3      	bne.n	800e758 <__gxx_personality_v0+0x48c>
 800e770:	e5ba      	b.n	800e2e8 <__gxx_personality_v0+0x1c>
 800e772:	f7ff f987 	bl	800da84 <__cxa_begin_catch>
 800e776:	f7ff fa25 	bl	800dbc4 <_ZSt9terminatev>
 800e77a:	2403      	movs	r4, #3
 800e77c:	e6dd      	b.n	800e53a <__gxx_personality_v0+0x26e>
 800e77e:	bf00      	nop

0800e780 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 800e780:	b570      	push	{r4, r5, r6, lr}
 800e782:	6803      	ldr	r3, [r0, #0]
 800e784:	b084      	sub	sp, #16
 800e786:	2400      	movs	r4, #0
 800e788:	699e      	ldr	r6, [r3, #24]
 800e78a:	9400      	str	r4, [sp, #0]
 800e78c:	2310      	movs	r3, #16
 800e78e:	4615      	mov	r5, r2
 800e790:	9302      	str	r3, [sp, #8]
 800e792:	6812      	ldr	r2, [r2, #0]
 800e794:	f88d 4004 	strb.w	r4, [sp, #4]
 800e798:	466b      	mov	r3, sp
 800e79a:	9403      	str	r4, [sp, #12]
 800e79c:	47b0      	blx	r6
 800e79e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e7a2:	f003 0306 	and.w	r3, r3, #6
 800e7a6:	2b06      	cmp	r3, #6
 800e7a8:	bf03      	ittte	eq
 800e7aa:	9b00      	ldreq	r3, [sp, #0]
 800e7ac:	602b      	streq	r3, [r5, #0]
 800e7ae:	2001      	moveq	r0, #1
 800e7b0:	4620      	movne	r0, r4
 800e7b2:	b004      	add	sp, #16
 800e7b4:	bd70      	pop	{r4, r5, r6, pc}
 800e7b6:	bf00      	nop

0800e7b8 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 800e7b8:	9800      	ldr	r0, [sp, #0]
 800e7ba:	4290      	cmp	r0, r2
 800e7bc:	bf0c      	ite	eq
 800e7be:	2006      	moveq	r0, #6
 800e7c0:	2001      	movne	r0, #1
 800e7c2:	4770      	bx	lr

0800e7c4 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 800e7c4:	b510      	push	{r4, lr}
 800e7c6:	4b03      	ldr	r3, [pc, #12]	; (800e7d4 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 800e7c8:	6003      	str	r3, [r0, #0]
 800e7ca:	4604      	mov	r4, r0
 800e7cc:	f000 f854 	bl	800e878 <_ZNSt9type_infoD1Ev>
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	bd10      	pop	{r4, pc}
 800e7d4:	08012d88 	.word	0x08012d88

0800e7d8 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 800e7d8:	b510      	push	{r4, lr}
 800e7da:	4b05      	ldr	r3, [pc, #20]	; (800e7f0 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 800e7dc:	6003      	str	r3, [r0, #0]
 800e7de:	4604      	mov	r4, r0
 800e7e0:	f000 f84a 	bl	800e878 <_ZNSt9type_infoD1Ev>
 800e7e4:	4620      	mov	r0, r4
 800e7e6:	f7ff faa9 	bl	800dd3c <_ZdlPv>
 800e7ea:	4620      	mov	r0, r4
 800e7ec:	bd10      	pop	{r4, pc}
 800e7ee:	bf00      	nop
 800e7f0:	08012d88 	.word	0x08012d88

0800e7f4 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 800e7f4:	b538      	push	{r3, r4, r5, lr}
 800e7f6:	4615      	mov	r5, r2
 800e7f8:	461c      	mov	r4, r3
 800e7fa:	f000 f841 	bl	800e880 <_ZNKSt9type_infoeqERKS_>
 800e7fe:	b120      	cbz	r0, 800e80a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 800e800:	2208      	movs	r2, #8
 800e802:	2306      	movs	r3, #6
 800e804:	6025      	str	r5, [r4, #0]
 800e806:	60e2      	str	r2, [r4, #12]
 800e808:	7123      	strb	r3, [r4, #4]
 800e80a:	bd38      	pop	{r3, r4, r5, pc}

0800e80c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 800e80c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e80e:	b083      	sub	sp, #12
 800e810:	4617      	mov	r7, r2
 800e812:	9d08      	ldr	r5, [sp, #32]
 800e814:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e816:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e818:	428d      	cmp	r5, r1
 800e81a:	4606      	mov	r6, r0
 800e81c:	d00b      	beq.n	800e836 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2a>
 800e81e:	4619      	mov	r1, r3
 800e820:	4630      	mov	r0, r6
 800e822:	f000 f82d 	bl	800e880 <_ZNKSt9type_infoeqERKS_>
 800e826:	b118      	cbz	r0, 800e830 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 800e828:	2301      	movs	r3, #1
 800e82a:	6025      	str	r5, [r4, #0]
 800e82c:	7127      	strb	r7, [r4, #4]
 800e82e:	71a3      	strb	r3, [r4, #6]
 800e830:	2000      	movs	r0, #0
 800e832:	b003      	add	sp, #12
 800e834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e836:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e838:	9301      	str	r3, [sp, #4]
 800e83a:	f000 f821 	bl	800e880 <_ZNKSt9type_infoeqERKS_>
 800e83e:	b118      	cbz	r0, 800e848 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x3c>
 800e840:	2000      	movs	r0, #0
 800e842:	7167      	strb	r7, [r4, #5]
 800e844:	b003      	add	sp, #12
 800e846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e848:	9b01      	ldr	r3, [sp, #4]
 800e84a:	e7e8      	b.n	800e81e <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x12>

0800e84c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 800e84c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e850:	4617      	mov	r7, r2
 800e852:	461c      	mov	r4, r3
 800e854:	4606      	mov	r6, r0
 800e856:	460d      	mov	r5, r1
 800e858:	f000 f812 	bl	800e880 <_ZNKSt9type_infoeqERKS_>
 800e85c:	b908      	cbnz	r0, 800e862 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x16>
 800e85e:	2c03      	cmp	r4, #3
 800e860:	d901      	bls.n	800e866 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x1a>
 800e862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e866:	682b      	ldr	r3, [r5, #0]
 800e868:	463a      	mov	r2, r7
 800e86a:	4631      	mov	r1, r6
 800e86c:	4628      	mov	r0, r5
 800e86e:	695b      	ldr	r3, [r3, #20]
 800e870:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e874:	4718      	bx	r3
 800e876:	bf00      	nop

0800e878 <_ZNSt9type_infoD1Ev>:
 800e878:	4770      	bx	lr
 800e87a:	bf00      	nop

0800e87c <_ZNKSt9type_info14__is_pointer_pEv>:
 800e87c:	2000      	movs	r0, #0
 800e87e:	4770      	bx	lr

0800e880 <_ZNKSt9type_infoeqERKS_>:
 800e880:	4281      	cmp	r1, r0
 800e882:	d011      	beq.n	800e8a8 <_ZNKSt9type_infoeqERKS_+0x28>
 800e884:	b508      	push	{r3, lr}
 800e886:	6840      	ldr	r0, [r0, #4]
 800e888:	7803      	ldrb	r3, [r0, #0]
 800e88a:	2b2a      	cmp	r3, #42	; 0x2a
 800e88c:	d00a      	beq.n	800e8a4 <_ZNKSt9type_infoeqERKS_+0x24>
 800e88e:	6849      	ldr	r1, [r1, #4]
 800e890:	780b      	ldrb	r3, [r1, #0]
 800e892:	2b2a      	cmp	r3, #42	; 0x2a
 800e894:	bf08      	it	eq
 800e896:	3101      	addeq	r1, #1
 800e898:	f7f9 fe22 	bl	80084e0 <strcmp>
 800e89c:	fab0 f080 	clz	r0, r0
 800e8a0:	0940      	lsrs	r0, r0, #5
 800e8a2:	bd08      	pop	{r3, pc}
 800e8a4:	2000      	movs	r0, #0
 800e8a6:	bd08      	pop	{r3, pc}
 800e8a8:	2001      	movs	r0, #1
 800e8aa:	4770      	bx	lr

0800e8ac <__cxa_current_exception_type>:
 800e8ac:	b508      	push	{r3, lr}
 800e8ae:	f7ff f8e5 	bl	800da7c <__cxa_get_globals>
 800e8b2:	6800      	ldr	r0, [r0, #0]
 800e8b4:	b130      	cbz	r0, 800e8c4 <__cxa_current_exception_type+0x18>
 800e8b6:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 800e8ba:	2b01      	cmp	r3, #1
 800e8bc:	bf04      	itt	eq
 800e8be:	6800      	ldreq	r0, [r0, #0]
 800e8c0:	3878      	subeq	r0, #120	; 0x78
 800e8c2:	6800      	ldr	r0, [r0, #0]
 800e8c4:	bd08      	pop	{r3, pc}
 800e8c6:	bf00      	nop

0800e8c8 <abort>:
 800e8c8:	b508      	push	{r3, lr}
 800e8ca:	2006      	movs	r0, #6
 800e8cc:	f000 fec4 	bl	800f658 <raise>
 800e8d0:	2001      	movs	r0, #1
 800e8d2:	f003 fdaf 	bl	8012434 <_exit>
	...

0800e8d8 <_fputc_r>:
 800e8d8:	b570      	push	{r4, r5, r6, lr}
 800e8da:	460e      	mov	r6, r1
 800e8dc:	4614      	mov	r4, r2
 800e8de:	4605      	mov	r5, r0
 800e8e0:	b118      	cbz	r0, 800e8ea <_fputc_r+0x12>
 800e8e2:	6983      	ldr	r3, [r0, #24]
 800e8e4:	b90b      	cbnz	r3, 800e8ea <_fputc_r+0x12>
 800e8e6:	f002 fed9 	bl	801169c <__sinit>
 800e8ea:	4b0a      	ldr	r3, [pc, #40]	; (800e914 <_fputc_r+0x3c>)
 800e8ec:	429c      	cmp	r4, r3
 800e8ee:	d101      	bne.n	800e8f4 <_fputc_r+0x1c>
 800e8f0:	686c      	ldr	r4, [r5, #4]
 800e8f2:	e008      	b.n	800e906 <_fputc_r+0x2e>
 800e8f4:	4b08      	ldr	r3, [pc, #32]	; (800e918 <_fputc_r+0x40>)
 800e8f6:	429c      	cmp	r4, r3
 800e8f8:	d101      	bne.n	800e8fe <_fputc_r+0x26>
 800e8fa:	68ac      	ldr	r4, [r5, #8]
 800e8fc:	e003      	b.n	800e906 <_fputc_r+0x2e>
 800e8fe:	4b07      	ldr	r3, [pc, #28]	; (800e91c <_fputc_r+0x44>)
 800e900:	429c      	cmp	r4, r3
 800e902:	bf08      	it	eq
 800e904:	68ec      	ldreq	r4, [r5, #12]
 800e906:	4622      	mov	r2, r4
 800e908:	4631      	mov	r1, r6
 800e90a:	4628      	mov	r0, r5
 800e90c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e910:	f000 bc82 	b.w	800f218 <_putc_r>
 800e914:	08013654 	.word	0x08013654
 800e918:	08013674 	.word	0x08013674
 800e91c:	08013694 	.word	0x08013694

0800e920 <fputc>:
 800e920:	4b02      	ldr	r3, [pc, #8]	; (800e92c <fputc+0xc>)
 800e922:	460a      	mov	r2, r1
 800e924:	4601      	mov	r1, r0
 800e926:	6818      	ldr	r0, [r3, #0]
 800e928:	f7ff bfd6 	b.w	800e8d8 <_fputc_r>
 800e92c:	20000230 	.word	0x20000230

0800e930 <_fputs_r>:
 800e930:	b530      	push	{r4, r5, lr}
 800e932:	b087      	sub	sp, #28
 800e934:	4605      	mov	r5, r0
 800e936:	4608      	mov	r0, r1
 800e938:	4614      	mov	r4, r2
 800e93a:	9101      	str	r1, [sp, #4]
 800e93c:	f7f9 fdda 	bl	80084f4 <strlen>
 800e940:	ab01      	add	r3, sp, #4
 800e942:	9303      	str	r3, [sp, #12]
 800e944:	2301      	movs	r3, #1
 800e946:	9005      	str	r0, [sp, #20]
 800e948:	9002      	str	r0, [sp, #8]
 800e94a:	9304      	str	r3, [sp, #16]
 800e94c:	b125      	cbz	r5, 800e958 <_fputs_r+0x28>
 800e94e:	69ab      	ldr	r3, [r5, #24]
 800e950:	b913      	cbnz	r3, 800e958 <_fputs_r+0x28>
 800e952:	4628      	mov	r0, r5
 800e954:	f002 fea2 	bl	801169c <__sinit>
 800e958:	4b0f      	ldr	r3, [pc, #60]	; (800e998 <_fputs_r+0x68>)
 800e95a:	429c      	cmp	r4, r3
 800e95c:	d101      	bne.n	800e962 <_fputs_r+0x32>
 800e95e:	686c      	ldr	r4, [r5, #4]
 800e960:	e008      	b.n	800e974 <_fputs_r+0x44>
 800e962:	4b0e      	ldr	r3, [pc, #56]	; (800e99c <_fputs_r+0x6c>)
 800e964:	429c      	cmp	r4, r3
 800e966:	d101      	bne.n	800e96c <_fputs_r+0x3c>
 800e968:	68ac      	ldr	r4, [r5, #8]
 800e96a:	e003      	b.n	800e974 <_fputs_r+0x44>
 800e96c:	4b0c      	ldr	r3, [pc, #48]	; (800e9a0 <_fputs_r+0x70>)
 800e96e:	429c      	cmp	r4, r3
 800e970:	bf08      	it	eq
 800e972:	68ec      	ldreq	r4, [r5, #12]
 800e974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e978:	049a      	lsls	r2, r3, #18
 800e97a:	d406      	bmi.n	800e98a <_fputs_r+0x5a>
 800e97c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e97e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e982:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e986:	81a3      	strh	r3, [r4, #12]
 800e988:	6662      	str	r2, [r4, #100]	; 0x64
 800e98a:	aa03      	add	r2, sp, #12
 800e98c:	4621      	mov	r1, r4
 800e98e:	4628      	mov	r0, r5
 800e990:	f000 f810 	bl	800e9b4 <__sfvwrite_r>
 800e994:	b007      	add	sp, #28
 800e996:	bd30      	pop	{r4, r5, pc}
 800e998:	08013654 	.word	0x08013654
 800e99c:	08013674 	.word	0x08013674
 800e9a0:	08013694 	.word	0x08013694

0800e9a4 <fputs>:
 800e9a4:	4b02      	ldr	r3, [pc, #8]	; (800e9b0 <fputs+0xc>)
 800e9a6:	460a      	mov	r2, r1
 800e9a8:	4601      	mov	r1, r0
 800e9aa:	6818      	ldr	r0, [r3, #0]
 800e9ac:	f7ff bfc0 	b.w	800e930 <_fputs_r>
 800e9b0:	20000230 	.word	0x20000230

0800e9b4 <__sfvwrite_r>:
 800e9b4:	6893      	ldr	r3, [r2, #8]
 800e9b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9ba:	4606      	mov	r6, r0
 800e9bc:	460c      	mov	r4, r1
 800e9be:	4690      	mov	r8, r2
 800e9c0:	b90b      	cbnz	r3, 800e9c6 <__sfvwrite_r+0x12>
 800e9c2:	2000      	movs	r0, #0
 800e9c4:	e13b      	b.n	800ec3e <__sfvwrite_r+0x28a>
 800e9c6:	898b      	ldrh	r3, [r1, #12]
 800e9c8:	0718      	lsls	r0, r3, #28
 800e9ca:	d50f      	bpl.n	800e9ec <__sfvwrite_r+0x38>
 800e9cc:	690b      	ldr	r3, [r1, #16]
 800e9ce:	b16b      	cbz	r3, 800e9ec <__sfvwrite_r+0x38>
 800e9d0:	f8b4 900c 	ldrh.w	r9, [r4, #12]
 800e9d4:	f8d8 b000 	ldr.w	fp, [r8]
 800e9d8:	f009 0502 	and.w	r5, r9, #2
 800e9dc:	b2ad      	uxth	r5, r5
 800e9de:	b355      	cbz	r5, 800ea36 <__sfvwrite_r+0x82>
 800e9e0:	f04f 0900 	mov.w	r9, #0
 800e9e4:	464f      	mov	r7, r9
 800e9e6:	f8df a25c 	ldr.w	sl, [pc, #604]	; 800ec44 <__sfvwrite_r+0x290>
 800e9ea:	e01b      	b.n	800ea24 <__sfvwrite_r+0x70>
 800e9ec:	4621      	mov	r1, r4
 800e9ee:	4630      	mov	r0, r6
 800e9f0:	f001 febc 	bl	801076c <__swsetup_r>
 800e9f4:	2800      	cmp	r0, #0
 800e9f6:	d0eb      	beq.n	800e9d0 <__sfvwrite_r+0x1c>
 800e9f8:	e11f      	b.n	800ec3a <__sfvwrite_r+0x286>
 800e9fa:	4557      	cmp	r7, sl
 800e9fc:	463b      	mov	r3, r7
 800e9fe:	464a      	mov	r2, r9
 800ea00:	bf28      	it	cs
 800ea02:	4653      	movcs	r3, sl
 800ea04:	6a21      	ldr	r1, [r4, #32]
 800ea06:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800ea08:	4630      	mov	r0, r6
 800ea0a:	47a8      	blx	r5
 800ea0c:	2800      	cmp	r0, #0
 800ea0e:	f340 8110 	ble.w	800ec32 <__sfvwrite_r+0x27e>
 800ea12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ea16:	4481      	add	r9, r0
 800ea18:	1a3f      	subs	r7, r7, r0
 800ea1a:	1a18      	subs	r0, r3, r0
 800ea1c:	f8c8 0008 	str.w	r0, [r8, #8]
 800ea20:	2800      	cmp	r0, #0
 800ea22:	d0ce      	beq.n	800e9c2 <__sfvwrite_r+0xe>
 800ea24:	2f00      	cmp	r7, #0
 800ea26:	d1e8      	bne.n	800e9fa <__sfvwrite_r+0x46>
 800ea28:	f8db 9000 	ldr.w	r9, [fp]
 800ea2c:	f8db 7004 	ldr.w	r7, [fp, #4]
 800ea30:	f10b 0b08 	add.w	fp, fp, #8
 800ea34:	e7f6      	b.n	800ea24 <__sfvwrite_r+0x70>
 800ea36:	f019 0901 	ands.w	r9, r9, #1
 800ea3a:	d003      	beq.n	800ea44 <__sfvwrite_r+0x90>
 800ea3c:	9500      	str	r5, [sp, #0]
 800ea3e:	46a9      	mov	r9, r5
 800ea40:	46aa      	mov	sl, r5
 800ea42:	e0bd      	b.n	800ebc0 <__sfvwrite_r+0x20c>
 800ea44:	464f      	mov	r7, r9
 800ea46:	b937      	cbnz	r7, 800ea56 <__sfvwrite_r+0xa2>
 800ea48:	f8db 9000 	ldr.w	r9, [fp]
 800ea4c:	f8db 7004 	ldr.w	r7, [fp, #4]
 800ea50:	f10b 0b08 	add.w	fp, fp, #8
 800ea54:	e7f7      	b.n	800ea46 <__sfvwrite_r+0x92>
 800ea56:	89a2      	ldrh	r2, [r4, #12]
 800ea58:	68a5      	ldr	r5, [r4, #8]
 800ea5a:	0591      	lsls	r1, r2, #22
 800ea5c:	d552      	bpl.n	800eb04 <__sfvwrite_r+0x150>
 800ea5e:	42af      	cmp	r7, r5
 800ea60:	d342      	bcc.n	800eae8 <__sfvwrite_r+0x134>
 800ea62:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ea66:	d03d      	beq.n	800eae4 <__sfvwrite_r+0x130>
 800ea68:	6921      	ldr	r1, [r4, #16]
 800ea6a:	6823      	ldr	r3, [r4, #0]
 800ea6c:	1a5b      	subs	r3, r3, r1
 800ea6e:	9300      	str	r3, [sp, #0]
 800ea70:	6963      	ldr	r3, [r4, #20]
 800ea72:	2002      	movs	r0, #2
 800ea74:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ea78:	fb93 faf0 	sdiv	sl, r3, r0
 800ea7c:	9b00      	ldr	r3, [sp, #0]
 800ea7e:	3301      	adds	r3, #1
 800ea80:	443b      	add	r3, r7
 800ea82:	459a      	cmp	sl, r3
 800ea84:	bf38      	it	cc
 800ea86:	469a      	movcc	sl, r3
 800ea88:	0553      	lsls	r3, r2, #21
 800ea8a:	d510      	bpl.n	800eaae <__sfvwrite_r+0xfa>
 800ea8c:	4651      	mov	r1, sl
 800ea8e:	4630      	mov	r0, r6
 800ea90:	f000 f962 	bl	800ed58 <_malloc_r>
 800ea94:	4605      	mov	r5, r0
 800ea96:	b1c0      	cbz	r0, 800eaca <__sfvwrite_r+0x116>
 800ea98:	9a00      	ldr	r2, [sp, #0]
 800ea9a:	6921      	ldr	r1, [r4, #16]
 800ea9c:	f000 fb8b 	bl	800f1b6 <memcpy>
 800eaa0:	89a3      	ldrh	r3, [r4, #12]
 800eaa2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eaa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eaaa:	81a3      	strh	r3, [r4, #12]
 800eaac:	e010      	b.n	800ead0 <__sfvwrite_r+0x11c>
 800eaae:	4652      	mov	r2, sl
 800eab0:	4630      	mov	r0, r6
 800eab2:	f000 fbef 	bl	800f294 <_realloc_r>
 800eab6:	4605      	mov	r5, r0
 800eab8:	b950      	cbnz	r0, 800ead0 <__sfvwrite_r+0x11c>
 800eaba:	6921      	ldr	r1, [r4, #16]
 800eabc:	4630      	mov	r0, r6
 800eabe:	f002 feb5 	bl	801182c <_free_r>
 800eac2:	89a3      	ldrh	r3, [r4, #12]
 800eac4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eac8:	81a3      	strh	r3, [r4, #12]
 800eaca:	230c      	movs	r3, #12
 800eacc:	6033      	str	r3, [r6, #0]
 800eace:	e0b0      	b.n	800ec32 <__sfvwrite_r+0x27e>
 800ead0:	9b00      	ldr	r3, [sp, #0]
 800ead2:	6125      	str	r5, [r4, #16]
 800ead4:	441d      	add	r5, r3
 800ead6:	ebc3 030a 	rsb	r3, r3, sl
 800eada:	6025      	str	r5, [r4, #0]
 800eadc:	f8c4 a014 	str.w	sl, [r4, #20]
 800eae0:	463d      	mov	r5, r7
 800eae2:	60a3      	str	r3, [r4, #8]
 800eae4:	42af      	cmp	r7, r5
 800eae6:	d200      	bcs.n	800eaea <__sfvwrite_r+0x136>
 800eae8:	463d      	mov	r5, r7
 800eaea:	462a      	mov	r2, r5
 800eaec:	4649      	mov	r1, r9
 800eaee:	6820      	ldr	r0, [r4, #0]
 800eaf0:	f000 fb6c 	bl	800f1cc <memmove>
 800eaf4:	68a3      	ldr	r3, [r4, #8]
 800eaf6:	1b5b      	subs	r3, r3, r5
 800eaf8:	60a3      	str	r3, [r4, #8]
 800eafa:	6823      	ldr	r3, [r4, #0]
 800eafc:	441d      	add	r5, r3
 800eafe:	6025      	str	r5, [r4, #0]
 800eb00:	463d      	mov	r5, r7
 800eb02:	e029      	b.n	800eb58 <__sfvwrite_r+0x1a4>
 800eb04:	6820      	ldr	r0, [r4, #0]
 800eb06:	6923      	ldr	r3, [r4, #16]
 800eb08:	4298      	cmp	r0, r3
 800eb0a:	d802      	bhi.n	800eb12 <__sfvwrite_r+0x15e>
 800eb0c:	6962      	ldr	r2, [r4, #20]
 800eb0e:	4297      	cmp	r7, r2
 800eb10:	d213      	bcs.n	800eb3a <__sfvwrite_r+0x186>
 800eb12:	42bd      	cmp	r5, r7
 800eb14:	bf28      	it	cs
 800eb16:	463d      	movcs	r5, r7
 800eb18:	462a      	mov	r2, r5
 800eb1a:	4649      	mov	r1, r9
 800eb1c:	f000 fb56 	bl	800f1cc <memmove>
 800eb20:	68a3      	ldr	r3, [r4, #8]
 800eb22:	6822      	ldr	r2, [r4, #0]
 800eb24:	1b5b      	subs	r3, r3, r5
 800eb26:	442a      	add	r2, r5
 800eb28:	60a3      	str	r3, [r4, #8]
 800eb2a:	6022      	str	r2, [r4, #0]
 800eb2c:	b9a3      	cbnz	r3, 800eb58 <__sfvwrite_r+0x1a4>
 800eb2e:	4621      	mov	r1, r4
 800eb30:	4630      	mov	r0, r6
 800eb32:	f002 fd49 	bl	80115c8 <_fflush_r>
 800eb36:	b178      	cbz	r0, 800eb58 <__sfvwrite_r+0x1a4>
 800eb38:	e07b      	b.n	800ec32 <__sfvwrite_r+0x27e>
 800eb3a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800eb3e:	42bb      	cmp	r3, r7
 800eb40:	bf28      	it	cs
 800eb42:	463b      	movcs	r3, r7
 800eb44:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800eb46:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb4a:	6a21      	ldr	r1, [r4, #32]
 800eb4c:	4353      	muls	r3, r2
 800eb4e:	4630      	mov	r0, r6
 800eb50:	464a      	mov	r2, r9
 800eb52:	47a8      	blx	r5
 800eb54:	1e05      	subs	r5, r0, #0
 800eb56:	dd6c      	ble.n	800ec32 <__sfvwrite_r+0x27e>
 800eb58:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb5c:	44a9      	add	r9, r5
 800eb5e:	1b7f      	subs	r7, r7, r5
 800eb60:	1b5d      	subs	r5, r3, r5
 800eb62:	f8c8 5008 	str.w	r5, [r8, #8]
 800eb66:	2d00      	cmp	r5, #0
 800eb68:	f47f af6d 	bne.w	800ea46 <__sfvwrite_r+0x92>
 800eb6c:	e729      	b.n	800e9c2 <__sfvwrite_r+0xe>
 800eb6e:	9b00      	ldr	r3, [sp, #0]
 800eb70:	b383      	cbz	r3, 800ebd4 <__sfvwrite_r+0x220>
 800eb72:	6820      	ldr	r0, [r4, #0]
 800eb74:	6921      	ldr	r1, [r4, #16]
 800eb76:	6962      	ldr	r2, [r4, #20]
 800eb78:	4555      	cmp	r5, sl
 800eb7a:	462b      	mov	r3, r5
 800eb7c:	bf28      	it	cs
 800eb7e:	4653      	movcs	r3, sl
 800eb80:	4288      	cmp	r0, r1
 800eb82:	d936      	bls.n	800ebf2 <__sfvwrite_r+0x23e>
 800eb84:	68a7      	ldr	r7, [r4, #8]
 800eb86:	4417      	add	r7, r2
 800eb88:	42bb      	cmp	r3, r7
 800eb8a:	dd32      	ble.n	800ebf2 <__sfvwrite_r+0x23e>
 800eb8c:	4649      	mov	r1, r9
 800eb8e:	463a      	mov	r2, r7
 800eb90:	f000 fb1c 	bl	800f1cc <memmove>
 800eb94:	6823      	ldr	r3, [r4, #0]
 800eb96:	443b      	add	r3, r7
 800eb98:	6023      	str	r3, [r4, #0]
 800eb9a:	4621      	mov	r1, r4
 800eb9c:	4630      	mov	r0, r6
 800eb9e:	f002 fd13 	bl	80115c8 <_fflush_r>
 800eba2:	2800      	cmp	r0, #0
 800eba4:	d145      	bne.n	800ec32 <__sfvwrite_r+0x27e>
 800eba6:	1bed      	subs	r5, r5, r7
 800eba8:	d03c      	beq.n	800ec24 <__sfvwrite_r+0x270>
 800ebaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ebae:	44b9      	add	r9, r7
 800ebb0:	ebc7 0a0a 	rsb	sl, r7, sl
 800ebb4:	1bdf      	subs	r7, r3, r7
 800ebb6:	f8c8 7008 	str.w	r7, [r8, #8]
 800ebba:	2f00      	cmp	r7, #0
 800ebbc:	f43f af01 	beq.w	800e9c2 <__sfvwrite_r+0xe>
 800ebc0:	f1ba 0f00 	cmp.w	sl, #0
 800ebc4:	d1d3      	bne.n	800eb6e <__sfvwrite_r+0x1ba>
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	e89b 0600 	ldmia.w	fp, {r9, sl}
 800ebcc:	9300      	str	r3, [sp, #0]
 800ebce:	f10b 0b08 	add.w	fp, fp, #8
 800ebd2:	e7f5      	b.n	800ebc0 <__sfvwrite_r+0x20c>
 800ebd4:	4652      	mov	r2, sl
 800ebd6:	210a      	movs	r1, #10
 800ebd8:	4648      	mov	r0, r9
 800ebda:	f7f9 fc31 	bl	8008440 <memchr>
 800ebde:	b118      	cbz	r0, 800ebe8 <__sfvwrite_r+0x234>
 800ebe0:	3001      	adds	r0, #1
 800ebe2:	ebc9 0500 	rsb	r5, r9, r0
 800ebe6:	e001      	b.n	800ebec <__sfvwrite_r+0x238>
 800ebe8:	f10a 0501 	add.w	r5, sl, #1
 800ebec:	2301      	movs	r3, #1
 800ebee:	9300      	str	r3, [sp, #0]
 800ebf0:	e7bf      	b.n	800eb72 <__sfvwrite_r+0x1be>
 800ebf2:	4293      	cmp	r3, r2
 800ebf4:	db08      	blt.n	800ec08 <__sfvwrite_r+0x254>
 800ebf6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800ebf8:	6a21      	ldr	r1, [r4, #32]
 800ebfa:	4613      	mov	r3, r2
 800ebfc:	4630      	mov	r0, r6
 800ebfe:	464a      	mov	r2, r9
 800ec00:	47b8      	blx	r7
 800ec02:	1e07      	subs	r7, r0, #0
 800ec04:	dccf      	bgt.n	800eba6 <__sfvwrite_r+0x1f2>
 800ec06:	e014      	b.n	800ec32 <__sfvwrite_r+0x27e>
 800ec08:	461a      	mov	r2, r3
 800ec0a:	4649      	mov	r1, r9
 800ec0c:	9301      	str	r3, [sp, #4]
 800ec0e:	f000 fadd 	bl	800f1cc <memmove>
 800ec12:	9b01      	ldr	r3, [sp, #4]
 800ec14:	68a2      	ldr	r2, [r4, #8]
 800ec16:	1ad2      	subs	r2, r2, r3
 800ec18:	60a2      	str	r2, [r4, #8]
 800ec1a:	6822      	ldr	r2, [r4, #0]
 800ec1c:	441a      	add	r2, r3
 800ec1e:	6022      	str	r2, [r4, #0]
 800ec20:	461f      	mov	r7, r3
 800ec22:	e7c0      	b.n	800eba6 <__sfvwrite_r+0x1f2>
 800ec24:	4621      	mov	r1, r4
 800ec26:	4630      	mov	r0, r6
 800ec28:	f002 fcce 	bl	80115c8 <_fflush_r>
 800ec2c:	b908      	cbnz	r0, 800ec32 <__sfvwrite_r+0x27e>
 800ec2e:	9500      	str	r5, [sp, #0]
 800ec30:	e7bb      	b.n	800ebaa <__sfvwrite_r+0x1f6>
 800ec32:	89a3      	ldrh	r3, [r4, #12]
 800ec34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec38:	81a3      	strh	r3, [r4, #12]
 800ec3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ec3e:	b003      	add	sp, #12
 800ec40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec44:	7ffffc00 	.word	0x7ffffc00

0800ec48 <_fwrite_r>:
 800ec48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec4c:	b086      	sub	sp, #24
 800ec4e:	fb02 f603 	mul.w	r6, r2, r3
 800ec52:	461d      	mov	r5, r3
 800ec54:	ab01      	add	r3, sp, #4
 800ec56:	9303      	str	r3, [sp, #12]
 800ec58:	2301      	movs	r3, #1
 800ec5a:	4690      	mov	r8, r2
 800ec5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ec5e:	9101      	str	r1, [sp, #4]
 800ec60:	9602      	str	r6, [sp, #8]
 800ec62:	9605      	str	r6, [sp, #20]
 800ec64:	9304      	str	r3, [sp, #16]
 800ec66:	4607      	mov	r7, r0
 800ec68:	b118      	cbz	r0, 800ec72 <_fwrite_r+0x2a>
 800ec6a:	6983      	ldr	r3, [r0, #24]
 800ec6c:	b90b      	cbnz	r3, 800ec72 <_fwrite_r+0x2a>
 800ec6e:	f002 fd15 	bl	801169c <__sinit>
 800ec72:	4b14      	ldr	r3, [pc, #80]	; (800ecc4 <_fwrite_r+0x7c>)
 800ec74:	429c      	cmp	r4, r3
 800ec76:	d101      	bne.n	800ec7c <_fwrite_r+0x34>
 800ec78:	687c      	ldr	r4, [r7, #4]
 800ec7a:	e008      	b.n	800ec8e <_fwrite_r+0x46>
 800ec7c:	4b12      	ldr	r3, [pc, #72]	; (800ecc8 <_fwrite_r+0x80>)
 800ec7e:	429c      	cmp	r4, r3
 800ec80:	d101      	bne.n	800ec86 <_fwrite_r+0x3e>
 800ec82:	68bc      	ldr	r4, [r7, #8]
 800ec84:	e003      	b.n	800ec8e <_fwrite_r+0x46>
 800ec86:	4b11      	ldr	r3, [pc, #68]	; (800eccc <_fwrite_r+0x84>)
 800ec88:	429c      	cmp	r4, r3
 800ec8a:	bf08      	it	eq
 800ec8c:	68fc      	ldreq	r4, [r7, #12]
 800ec8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec92:	049a      	lsls	r2, r3, #18
 800ec94:	d406      	bmi.n	800eca4 <_fwrite_r+0x5c>
 800ec96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ec98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ec9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800eca0:	81a3      	strh	r3, [r4, #12]
 800eca2:	6662      	str	r2, [r4, #100]	; 0x64
 800eca4:	aa03      	add	r2, sp, #12
 800eca6:	4621      	mov	r1, r4
 800eca8:	4638      	mov	r0, r7
 800ecaa:	f7ff fe83 	bl	800e9b4 <__sfvwrite_r>
 800ecae:	b120      	cbz	r0, 800ecba <_fwrite_r+0x72>
 800ecb0:	9805      	ldr	r0, [sp, #20]
 800ecb2:	1a30      	subs	r0, r6, r0
 800ecb4:	fbb0 f0f8 	udiv	r0, r0, r8
 800ecb8:	e000      	b.n	800ecbc <_fwrite_r+0x74>
 800ecba:	4628      	mov	r0, r5
 800ecbc:	b006      	add	sp, #24
 800ecbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecc2:	bf00      	nop
 800ecc4:	08013654 	.word	0x08013654
 800ecc8:	08013674 	.word	0x08013674
 800eccc:	08013694 	.word	0x08013694

0800ecd0 <fwrite>:
 800ecd0:	b507      	push	{r0, r1, r2, lr}
 800ecd2:	9300      	str	r3, [sp, #0]
 800ecd4:	4613      	mov	r3, r2
 800ecd6:	460a      	mov	r2, r1
 800ecd8:	4601      	mov	r1, r0
 800ecda:	4803      	ldr	r0, [pc, #12]	; (800ece8 <fwrite+0x18>)
 800ecdc:	6800      	ldr	r0, [r0, #0]
 800ecde:	f7ff ffb3 	bl	800ec48 <_fwrite_r>
 800ece2:	b003      	add	sp, #12
 800ece4:	f85d fb04 	ldr.w	pc, [sp], #4
 800ece8:	20000230 	.word	0x20000230

0800ecec <__libc_init_array>:
 800ecec:	b570      	push	{r4, r5, r6, lr}
 800ecee:	4b0e      	ldr	r3, [pc, #56]	; (800ed28 <__libc_init_array+0x3c>)
 800ecf0:	4c0e      	ldr	r4, [pc, #56]	; (800ed2c <__libc_init_array+0x40>)
 800ecf2:	1ae4      	subs	r4, r4, r3
 800ecf4:	10a4      	asrs	r4, r4, #2
 800ecf6:	2500      	movs	r5, #0
 800ecf8:	461e      	mov	r6, r3
 800ecfa:	42a5      	cmp	r5, r4
 800ecfc:	d004      	beq.n	800ed08 <__libc_init_array+0x1c>
 800ecfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ed02:	4798      	blx	r3
 800ed04:	3501      	adds	r5, #1
 800ed06:	e7f8      	b.n	800ecfa <__libc_init_array+0xe>
 800ed08:	f003 fb96 	bl	8012438 <_init>
 800ed0c:	4c08      	ldr	r4, [pc, #32]	; (800ed30 <__libc_init_array+0x44>)
 800ed0e:	4b09      	ldr	r3, [pc, #36]	; (800ed34 <__libc_init_array+0x48>)
 800ed10:	1ae4      	subs	r4, r4, r3
 800ed12:	10a4      	asrs	r4, r4, #2
 800ed14:	2500      	movs	r5, #0
 800ed16:	461e      	mov	r6, r3
 800ed18:	42a5      	cmp	r5, r4
 800ed1a:	d004      	beq.n	800ed26 <__libc_init_array+0x3a>
 800ed1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ed20:	4798      	blx	r3
 800ed22:	3501      	adds	r5, #1
 800ed24:	e7f8      	b.n	800ed18 <__libc_init_array+0x2c>
 800ed26:	bd70      	pop	{r4, r5, r6, pc}
 800ed28:	08013a84 	.word	0x08013a84
 800ed2c:	08013a84 	.word	0x08013a84
 800ed30:	08013a90 	.word	0x08013a90
 800ed34:	08013a84 	.word	0x08013a84

0800ed38 <malloc>:
 800ed38:	4b02      	ldr	r3, [pc, #8]	; (800ed44 <malloc+0xc>)
 800ed3a:	4601      	mov	r1, r0
 800ed3c:	6818      	ldr	r0, [r3, #0]
 800ed3e:	f000 b80b 	b.w	800ed58 <_malloc_r>
 800ed42:	bf00      	nop
 800ed44:	20000230 	.word	0x20000230

0800ed48 <free>:
 800ed48:	4b02      	ldr	r3, [pc, #8]	; (800ed54 <free+0xc>)
 800ed4a:	4601      	mov	r1, r0
 800ed4c:	6818      	ldr	r0, [r3, #0]
 800ed4e:	f002 bd6d 	b.w	801182c <_free_r>
 800ed52:	bf00      	nop
 800ed54:	20000230 	.word	0x20000230

0800ed58 <_malloc_r>:
 800ed58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed5c:	f101 040b 	add.w	r4, r1, #11
 800ed60:	2c16      	cmp	r4, #22
 800ed62:	b085      	sub	sp, #20
 800ed64:	4681      	mov	r9, r0
 800ed66:	d903      	bls.n	800ed70 <_malloc_r+0x18>
 800ed68:	f034 0407 	bics.w	r4, r4, #7
 800ed6c:	d501      	bpl.n	800ed72 <_malloc_r+0x1a>
 800ed6e:	e002      	b.n	800ed76 <_malloc_r+0x1e>
 800ed70:	2410      	movs	r4, #16
 800ed72:	428c      	cmp	r4, r1
 800ed74:	d203      	bcs.n	800ed7e <_malloc_r+0x26>
 800ed76:	230c      	movs	r3, #12
 800ed78:	f8c9 3000 	str.w	r3, [r9]
 800ed7c:	e1ea      	b.n	800f154 <_malloc_r+0x3fc>
 800ed7e:	4648      	mov	r0, r9
 800ed80:	f000 fa47 	bl	800f212 <__malloc_lock>
 800ed84:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800ed88:	4d9e      	ldr	r5, [pc, #632]	; (800f004 <_malloc_r+0x2ac>)
 800ed8a:	d217      	bcs.n	800edbc <_malloc_r+0x64>
 800ed8c:	f104 0208 	add.w	r2, r4, #8
 800ed90:	442a      	add	r2, r5
 800ed92:	f1a2 0108 	sub.w	r1, r2, #8
 800ed96:	6856      	ldr	r6, [r2, #4]
 800ed98:	428e      	cmp	r6, r1
 800ed9a:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800ed9e:	d102      	bne.n	800eda6 <_malloc_r+0x4e>
 800eda0:	68d6      	ldr	r6, [r2, #12]
 800eda2:	42b2      	cmp	r2, r6
 800eda4:	d008      	beq.n	800edb8 <_malloc_r+0x60>
 800eda6:	6873      	ldr	r3, [r6, #4]
 800eda8:	68f2      	ldr	r2, [r6, #12]
 800edaa:	68b1      	ldr	r1, [r6, #8]
 800edac:	f023 0303 	bic.w	r3, r3, #3
 800edb0:	60ca      	str	r2, [r1, #12]
 800edb2:	4433      	add	r3, r6
 800edb4:	6091      	str	r1, [r2, #8]
 800edb6:	e02f      	b.n	800ee18 <_malloc_r+0xc0>
 800edb8:	3302      	adds	r3, #2
 800edba:	e03d      	b.n	800ee38 <_malloc_r+0xe0>
 800edbc:	0a63      	lsrs	r3, r4, #9
 800edbe:	d01a      	beq.n	800edf6 <_malloc_r+0x9e>
 800edc0:	2b04      	cmp	r3, #4
 800edc2:	d802      	bhi.n	800edca <_malloc_r+0x72>
 800edc4:	09a3      	lsrs	r3, r4, #6
 800edc6:	3338      	adds	r3, #56	; 0x38
 800edc8:	e018      	b.n	800edfc <_malloc_r+0xa4>
 800edca:	2b14      	cmp	r3, #20
 800edcc:	d801      	bhi.n	800edd2 <_malloc_r+0x7a>
 800edce:	335b      	adds	r3, #91	; 0x5b
 800edd0:	e014      	b.n	800edfc <_malloc_r+0xa4>
 800edd2:	2b54      	cmp	r3, #84	; 0x54
 800edd4:	d802      	bhi.n	800eddc <_malloc_r+0x84>
 800edd6:	0b23      	lsrs	r3, r4, #12
 800edd8:	336e      	adds	r3, #110	; 0x6e
 800edda:	e00f      	b.n	800edfc <_malloc_r+0xa4>
 800eddc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800ede0:	d802      	bhi.n	800ede8 <_malloc_r+0x90>
 800ede2:	0be3      	lsrs	r3, r4, #15
 800ede4:	3377      	adds	r3, #119	; 0x77
 800ede6:	e009      	b.n	800edfc <_malloc_r+0xa4>
 800ede8:	f240 5254 	movw	r2, #1364	; 0x554
 800edec:	4293      	cmp	r3, r2
 800edee:	d804      	bhi.n	800edfa <_malloc_r+0xa2>
 800edf0:	0ca3      	lsrs	r3, r4, #18
 800edf2:	337c      	adds	r3, #124	; 0x7c
 800edf4:	e002      	b.n	800edfc <_malloc_r+0xa4>
 800edf6:	233f      	movs	r3, #63	; 0x3f
 800edf8:	e000      	b.n	800edfc <_malloc_r+0xa4>
 800edfa:	237e      	movs	r3, #126	; 0x7e
 800edfc:	1c5a      	adds	r2, r3, #1
 800edfe:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800ee02:	f1a2 0008 	sub.w	r0, r2, #8
 800ee06:	6856      	ldr	r6, [r2, #4]
 800ee08:	e00c      	b.n	800ee24 <_malloc_r+0xcc>
 800ee0a:	2900      	cmp	r1, #0
 800ee0c:	68f1      	ldr	r1, [r6, #12]
 800ee0e:	db08      	blt.n	800ee22 <_malloc_r+0xca>
 800ee10:	68b3      	ldr	r3, [r6, #8]
 800ee12:	60d9      	str	r1, [r3, #12]
 800ee14:	608b      	str	r3, [r1, #8]
 800ee16:	18b3      	adds	r3, r6, r2
 800ee18:	685a      	ldr	r2, [r3, #4]
 800ee1a:	f042 0201 	orr.w	r2, r2, #1
 800ee1e:	605a      	str	r2, [r3, #4]
 800ee20:	e1a3      	b.n	800f16a <_malloc_r+0x412>
 800ee22:	460e      	mov	r6, r1
 800ee24:	4286      	cmp	r6, r0
 800ee26:	d006      	beq.n	800ee36 <_malloc_r+0xde>
 800ee28:	6872      	ldr	r2, [r6, #4]
 800ee2a:	f022 0203 	bic.w	r2, r2, #3
 800ee2e:	1b11      	subs	r1, r2, r4
 800ee30:	290f      	cmp	r1, #15
 800ee32:	ddea      	ble.n	800ee0a <_malloc_r+0xb2>
 800ee34:	3b01      	subs	r3, #1
 800ee36:	3301      	adds	r3, #1
 800ee38:	4a72      	ldr	r2, [pc, #456]	; (800f004 <_malloc_r+0x2ac>)
 800ee3a:	692e      	ldr	r6, [r5, #16]
 800ee3c:	f102 0708 	add.w	r7, r2, #8
 800ee40:	42be      	cmp	r6, r7
 800ee42:	4639      	mov	r1, r7
 800ee44:	d079      	beq.n	800ef3a <_malloc_r+0x1e2>
 800ee46:	6870      	ldr	r0, [r6, #4]
 800ee48:	f020 0003 	bic.w	r0, r0, #3
 800ee4c:	ebc4 0e00 	rsb	lr, r4, r0
 800ee50:	f1be 0f0f 	cmp.w	lr, #15
 800ee54:	dd0d      	ble.n	800ee72 <_malloc_r+0x11a>
 800ee56:	1933      	adds	r3, r6, r4
 800ee58:	f044 0401 	orr.w	r4, r4, #1
 800ee5c:	6074      	str	r4, [r6, #4]
 800ee5e:	6153      	str	r3, [r2, #20]
 800ee60:	6113      	str	r3, [r2, #16]
 800ee62:	f04e 0201 	orr.w	r2, lr, #1
 800ee66:	60df      	str	r7, [r3, #12]
 800ee68:	609f      	str	r7, [r3, #8]
 800ee6a:	605a      	str	r2, [r3, #4]
 800ee6c:	f843 e00e 	str.w	lr, [r3, lr]
 800ee70:	e17b      	b.n	800f16a <_malloc_r+0x412>
 800ee72:	f1be 0f00 	cmp.w	lr, #0
 800ee76:	6157      	str	r7, [r2, #20]
 800ee78:	6117      	str	r7, [r2, #16]
 800ee7a:	db05      	blt.n	800ee88 <_malloc_r+0x130>
 800ee7c:	4430      	add	r0, r6
 800ee7e:	6843      	ldr	r3, [r0, #4]
 800ee80:	f043 0301 	orr.w	r3, r3, #1
 800ee84:	6043      	str	r3, [r0, #4]
 800ee86:	e170      	b.n	800f16a <_malloc_r+0x412>
 800ee88:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800ee8c:	d215      	bcs.n	800eeba <_malloc_r+0x162>
 800ee8e:	08c0      	lsrs	r0, r0, #3
 800ee90:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 800ee94:	2701      	movs	r7, #1
 800ee96:	fa07 fe0e 	lsl.w	lr, r7, lr
 800ee9a:	6857      	ldr	r7, [r2, #4]
 800ee9c:	3001      	adds	r0, #1
 800ee9e:	ea4e 0707 	orr.w	r7, lr, r7
 800eea2:	6057      	str	r7, [r2, #4]
 800eea4:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 800eea8:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 800eeac:	f8c6 e008 	str.w	lr, [r6, #8]
 800eeb0:	3f08      	subs	r7, #8
 800eeb2:	60f7      	str	r7, [r6, #12]
 800eeb4:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 800eeb8:	e03d      	b.n	800ef36 <_malloc_r+0x1de>
 800eeba:	0a42      	lsrs	r2, r0, #9
 800eebc:	2a04      	cmp	r2, #4
 800eebe:	d802      	bhi.n	800eec6 <_malloc_r+0x16e>
 800eec0:	0982      	lsrs	r2, r0, #6
 800eec2:	3238      	adds	r2, #56	; 0x38
 800eec4:	e015      	b.n	800eef2 <_malloc_r+0x19a>
 800eec6:	2a14      	cmp	r2, #20
 800eec8:	d801      	bhi.n	800eece <_malloc_r+0x176>
 800eeca:	325b      	adds	r2, #91	; 0x5b
 800eecc:	e011      	b.n	800eef2 <_malloc_r+0x19a>
 800eece:	2a54      	cmp	r2, #84	; 0x54
 800eed0:	d802      	bhi.n	800eed8 <_malloc_r+0x180>
 800eed2:	0b02      	lsrs	r2, r0, #12
 800eed4:	326e      	adds	r2, #110	; 0x6e
 800eed6:	e00c      	b.n	800eef2 <_malloc_r+0x19a>
 800eed8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800eedc:	d802      	bhi.n	800eee4 <_malloc_r+0x18c>
 800eede:	0bc2      	lsrs	r2, r0, #15
 800eee0:	3277      	adds	r2, #119	; 0x77
 800eee2:	e006      	b.n	800eef2 <_malloc_r+0x19a>
 800eee4:	f240 5754 	movw	r7, #1364	; 0x554
 800eee8:	42ba      	cmp	r2, r7
 800eeea:	bf9a      	itte	ls
 800eeec:	0c82      	lsrls	r2, r0, #18
 800eeee:	327c      	addls	r2, #124	; 0x7c
 800eef0:	227e      	movhi	r2, #126	; 0x7e
 800eef2:	1c57      	adds	r7, r2, #1
 800eef4:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800eef8:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800eefc:	f8df c104 	ldr.w	ip, [pc, #260]	; 800f004 <_malloc_r+0x2ac>
 800ef00:	45be      	cmp	lr, r7
 800ef02:	d10d      	bne.n	800ef20 <_malloc_r+0x1c8>
 800ef04:	2001      	movs	r0, #1
 800ef06:	1092      	asrs	r2, r2, #2
 800ef08:	fa00 f202 	lsl.w	r2, r0, r2
 800ef0c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800ef10:	4310      	orrs	r0, r2
 800ef12:	f8cc 0004 	str.w	r0, [ip, #4]
 800ef16:	4672      	mov	r2, lr
 800ef18:	e009      	b.n	800ef2e <_malloc_r+0x1d6>
 800ef1a:	68bf      	ldr	r7, [r7, #8]
 800ef1c:	45be      	cmp	lr, r7
 800ef1e:	d004      	beq.n	800ef2a <_malloc_r+0x1d2>
 800ef20:	687a      	ldr	r2, [r7, #4]
 800ef22:	f022 0203 	bic.w	r2, r2, #3
 800ef26:	4290      	cmp	r0, r2
 800ef28:	d3f7      	bcc.n	800ef1a <_malloc_r+0x1c2>
 800ef2a:	68fa      	ldr	r2, [r7, #12]
 800ef2c:	46be      	mov	lr, r7
 800ef2e:	60f2      	str	r2, [r6, #12]
 800ef30:	f8c6 e008 	str.w	lr, [r6, #8]
 800ef34:	6096      	str	r6, [r2, #8]
 800ef36:	f8ce 600c 	str.w	r6, [lr, #12]
 800ef3a:	2001      	movs	r0, #1
 800ef3c:	109a      	asrs	r2, r3, #2
 800ef3e:	fa00 f202 	lsl.w	r2, r0, r2
 800ef42:	6868      	ldr	r0, [r5, #4]
 800ef44:	4282      	cmp	r2, r0
 800ef46:	d85f      	bhi.n	800f008 <_malloc_r+0x2b0>
 800ef48:	4202      	tst	r2, r0
 800ef4a:	d106      	bne.n	800ef5a <_malloc_r+0x202>
 800ef4c:	f023 0303 	bic.w	r3, r3, #3
 800ef50:	0052      	lsls	r2, r2, #1
 800ef52:	4202      	tst	r2, r0
 800ef54:	f103 0304 	add.w	r3, r3, #4
 800ef58:	d0fa      	beq.n	800ef50 <_malloc_r+0x1f8>
 800ef5a:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 800ef5e:	46c2      	mov	sl, r8
 800ef60:	469c      	mov	ip, r3
 800ef62:	f8da 600c 	ldr.w	r6, [sl, #12]
 800ef66:	4556      	cmp	r6, sl
 800ef68:	d02c      	beq.n	800efc4 <_malloc_r+0x26c>
 800ef6a:	6870      	ldr	r0, [r6, #4]
 800ef6c:	68f7      	ldr	r7, [r6, #12]
 800ef6e:	f020 0003 	bic.w	r0, r0, #3
 800ef72:	ebc4 0e00 	rsb	lr, r4, r0
 800ef76:	f1be 0f0f 	cmp.w	lr, #15
 800ef7a:	dd11      	ble.n	800efa0 <_malloc_r+0x248>
 800ef7c:	1933      	adds	r3, r6, r4
 800ef7e:	f044 0401 	orr.w	r4, r4, #1
 800ef82:	6074      	str	r4, [r6, #4]
 800ef84:	f856 2f08 	ldr.w	r2, [r6, #8]!
 800ef88:	60d7      	str	r7, [r2, #12]
 800ef8a:	60ba      	str	r2, [r7, #8]
 800ef8c:	f04e 0201 	orr.w	r2, lr, #1
 800ef90:	616b      	str	r3, [r5, #20]
 800ef92:	612b      	str	r3, [r5, #16]
 800ef94:	60d9      	str	r1, [r3, #12]
 800ef96:	6099      	str	r1, [r3, #8]
 800ef98:	605a      	str	r2, [r3, #4]
 800ef9a:	f843 e00e 	str.w	lr, [r3, lr]
 800ef9e:	e00b      	b.n	800efb8 <_malloc_r+0x260>
 800efa0:	f1be 0f00 	cmp.w	lr, #0
 800efa4:	db0c      	blt.n	800efc0 <_malloc_r+0x268>
 800efa6:	1833      	adds	r3, r6, r0
 800efa8:	685a      	ldr	r2, [r3, #4]
 800efaa:	f042 0201 	orr.w	r2, r2, #1
 800efae:	605a      	str	r2, [r3, #4]
 800efb0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800efb4:	60df      	str	r7, [r3, #12]
 800efb6:	60bb      	str	r3, [r7, #8]
 800efb8:	4648      	mov	r0, r9
 800efba:	f000 f92b 	bl	800f214 <__malloc_unlock>
 800efbe:	e0d8      	b.n	800f172 <_malloc_r+0x41a>
 800efc0:	463e      	mov	r6, r7
 800efc2:	e7d0      	b.n	800ef66 <_malloc_r+0x20e>
 800efc4:	f10c 0c01 	add.w	ip, ip, #1
 800efc8:	f01c 0f03 	tst.w	ip, #3
 800efcc:	f10a 0a08 	add.w	sl, sl, #8
 800efd0:	d1c7      	bne.n	800ef62 <_malloc_r+0x20a>
 800efd2:	0798      	lsls	r0, r3, #30
 800efd4:	d104      	bne.n	800efe0 <_malloc_r+0x288>
 800efd6:	686b      	ldr	r3, [r5, #4]
 800efd8:	ea23 0302 	bic.w	r3, r3, r2
 800efdc:	606b      	str	r3, [r5, #4]
 800efde:	e005      	b.n	800efec <_malloc_r+0x294>
 800efe0:	f858 0908 	ldr.w	r0, [r8], #-8
 800efe4:	4580      	cmp	r8, r0
 800efe6:	f103 33ff 	add.w	r3, r3, #4294967295
 800efea:	d0f2      	beq.n	800efd2 <_malloc_r+0x27a>
 800efec:	6868      	ldr	r0, [r5, #4]
 800efee:	0052      	lsls	r2, r2, #1
 800eff0:	4282      	cmp	r2, r0
 800eff2:	d809      	bhi.n	800f008 <_malloc_r+0x2b0>
 800eff4:	b142      	cbz	r2, 800f008 <_malloc_r+0x2b0>
 800eff6:	4663      	mov	r3, ip
 800eff8:	4202      	tst	r2, r0
 800effa:	d1ae      	bne.n	800ef5a <_malloc_r+0x202>
 800effc:	3304      	adds	r3, #4
 800effe:	0052      	lsls	r2, r2, #1
 800f000:	e7fa      	b.n	800eff8 <_malloc_r+0x2a0>
 800f002:	bf00      	nop
 800f004:	20000234 	.word	0x20000234
 800f008:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800f00c:	f8db 6004 	ldr.w	r6, [fp, #4]
 800f010:	f026 0603 	bic.w	r6, r6, #3
 800f014:	42b4      	cmp	r4, r6
 800f016:	d803      	bhi.n	800f020 <_malloc_r+0x2c8>
 800f018:	1b33      	subs	r3, r6, r4
 800f01a:	2b0f      	cmp	r3, #15
 800f01c:	f300 809c 	bgt.w	800f158 <_malloc_r+0x400>
 800f020:	4a56      	ldr	r2, [pc, #344]	; (800f17c <_malloc_r+0x424>)
 800f022:	4957      	ldr	r1, [pc, #348]	; (800f180 <_malloc_r+0x428>)
 800f024:	6812      	ldr	r2, [r2, #0]
 800f026:	6808      	ldr	r0, [r1, #0]
 800f028:	9101      	str	r1, [sp, #4]
 800f02a:	f102 0810 	add.w	r8, r2, #16
 800f02e:	4a55      	ldr	r2, [pc, #340]	; (800f184 <_malloc_r+0x42c>)
 800f030:	9203      	str	r2, [sp, #12]
 800f032:	3001      	adds	r0, #1
 800f034:	bf18      	it	ne
 800f036:	f102 31ff 	addne.w	r1, r2, #4294967295
 800f03a:	44a0      	add	r8, r4
 800f03c:	bf1e      	ittt	ne
 800f03e:	4488      	addne	r8, r1
 800f040:	4251      	negne	r1, r2
 800f042:	ea01 0808 	andne.w	r8, r1, r8
 800f046:	eb0b 0306 	add.w	r3, fp, r6
 800f04a:	4641      	mov	r1, r8
 800f04c:	4648      	mov	r0, r9
 800f04e:	9302      	str	r3, [sp, #8]
 800f050:	f000 fac8 	bl	800f5e4 <_sbrk_r>
 800f054:	1c42      	adds	r2, r0, #1
 800f056:	4607      	mov	r7, r0
 800f058:	d06f      	beq.n	800f13a <_malloc_r+0x3e2>
 800f05a:	9b02      	ldr	r3, [sp, #8]
 800f05c:	9a03      	ldr	r2, [sp, #12]
 800f05e:	4283      	cmp	r3, r0
 800f060:	d901      	bls.n	800f066 <_malloc_r+0x30e>
 800f062:	45ab      	cmp	fp, r5
 800f064:	d169      	bne.n	800f13a <_malloc_r+0x3e2>
 800f066:	f8df a128 	ldr.w	sl, [pc, #296]	; 800f190 <_malloc_r+0x438>
 800f06a:	f8df c128 	ldr.w	ip, [pc, #296]	; 800f194 <_malloc_r+0x43c>
 800f06e:	f8da 0000 	ldr.w	r0, [sl]
 800f072:	42bb      	cmp	r3, r7
 800f074:	4440      	add	r0, r8
 800f076:	f8ca 0000 	str.w	r0, [sl]
 800f07a:	d108      	bne.n	800f08e <_malloc_r+0x336>
 800f07c:	ea13 0f0c 	tst.w	r3, ip
 800f080:	d105      	bne.n	800f08e <_malloc_r+0x336>
 800f082:	68ab      	ldr	r3, [r5, #8]
 800f084:	4446      	add	r6, r8
 800f086:	f046 0601 	orr.w	r6, r6, #1
 800f08a:	605e      	str	r6, [r3, #4]
 800f08c:	e049      	b.n	800f122 <_malloc_r+0x3ca>
 800f08e:	9901      	ldr	r1, [sp, #4]
 800f090:	f8d1 e000 	ldr.w	lr, [r1]
 800f094:	f1be 3fff 	cmp.w	lr, #4294967295
 800f098:	bf15      	itete	ne
 800f09a:	1afb      	subne	r3, r7, r3
 800f09c:	4b38      	ldreq	r3, [pc, #224]	; (800f180 <_malloc_r+0x428>)
 800f09e:	181b      	addne	r3, r3, r0
 800f0a0:	601f      	streq	r7, [r3, #0]
 800f0a2:	bf18      	it	ne
 800f0a4:	f8ca 3000 	strne.w	r3, [sl]
 800f0a8:	f017 0307 	ands.w	r3, r7, #7
 800f0ac:	bf1c      	itt	ne
 800f0ae:	f1c3 0308 	rsbne	r3, r3, #8
 800f0b2:	18ff      	addne	r7, r7, r3
 800f0b4:	44b8      	add	r8, r7
 800f0b6:	441a      	add	r2, r3
 800f0b8:	ea08 080c 	and.w	r8, r8, ip
 800f0bc:	ebc8 0802 	rsb	r8, r8, r2
 800f0c0:	4641      	mov	r1, r8
 800f0c2:	4648      	mov	r0, r9
 800f0c4:	f000 fa8e 	bl	800f5e4 <_sbrk_r>
 800f0c8:	1c43      	adds	r3, r0, #1
 800f0ca:	bf04      	itt	eq
 800f0cc:	4638      	moveq	r0, r7
 800f0ce:	f04f 0800 	moveq.w	r8, #0
 800f0d2:	f8da 3000 	ldr.w	r3, [sl]
 800f0d6:	60af      	str	r7, [r5, #8]
 800f0d8:	1bc2      	subs	r2, r0, r7
 800f0da:	4442      	add	r2, r8
 800f0dc:	4443      	add	r3, r8
 800f0de:	f042 0201 	orr.w	r2, r2, #1
 800f0e2:	45ab      	cmp	fp, r5
 800f0e4:	f8ca 3000 	str.w	r3, [sl]
 800f0e8:	607a      	str	r2, [r7, #4]
 800f0ea:	d01a      	beq.n	800f122 <_malloc_r+0x3ca>
 800f0ec:	2e0f      	cmp	r6, #15
 800f0ee:	d802      	bhi.n	800f0f6 <_malloc_r+0x39e>
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	607b      	str	r3, [r7, #4]
 800f0f4:	e021      	b.n	800f13a <_malloc_r+0x3e2>
 800f0f6:	f8db 3004 	ldr.w	r3, [fp, #4]
 800f0fa:	3e0c      	subs	r6, #12
 800f0fc:	f026 0607 	bic.w	r6, r6, #7
 800f100:	f003 0301 	and.w	r3, r3, #1
 800f104:	4333      	orrs	r3, r6
 800f106:	f8cb 3004 	str.w	r3, [fp, #4]
 800f10a:	eb0b 0306 	add.w	r3, fp, r6
 800f10e:	2205      	movs	r2, #5
 800f110:	2e0f      	cmp	r6, #15
 800f112:	605a      	str	r2, [r3, #4]
 800f114:	609a      	str	r2, [r3, #8]
 800f116:	d904      	bls.n	800f122 <_malloc_r+0x3ca>
 800f118:	f10b 0108 	add.w	r1, fp, #8
 800f11c:	4648      	mov	r0, r9
 800f11e:	f002 fb85 	bl	801182c <_free_r>
 800f122:	4a19      	ldr	r2, [pc, #100]	; (800f188 <_malloc_r+0x430>)
 800f124:	f8da 3000 	ldr.w	r3, [sl]
 800f128:	6811      	ldr	r1, [r2, #0]
 800f12a:	428b      	cmp	r3, r1
 800f12c:	bf88      	it	hi
 800f12e:	6013      	strhi	r3, [r2, #0]
 800f130:	4a16      	ldr	r2, [pc, #88]	; (800f18c <_malloc_r+0x434>)
 800f132:	6811      	ldr	r1, [r2, #0]
 800f134:	428b      	cmp	r3, r1
 800f136:	bf88      	it	hi
 800f138:	6013      	strhi	r3, [r2, #0]
 800f13a:	68ab      	ldr	r3, [r5, #8]
 800f13c:	685a      	ldr	r2, [r3, #4]
 800f13e:	f022 0203 	bic.w	r2, r2, #3
 800f142:	4294      	cmp	r4, r2
 800f144:	eba2 0304 	sub.w	r3, r2, r4
 800f148:	d801      	bhi.n	800f14e <_malloc_r+0x3f6>
 800f14a:	2b0f      	cmp	r3, #15
 800f14c:	dc04      	bgt.n	800f158 <_malloc_r+0x400>
 800f14e:	4648      	mov	r0, r9
 800f150:	f000 f860 	bl	800f214 <__malloc_unlock>
 800f154:	2600      	movs	r6, #0
 800f156:	e00c      	b.n	800f172 <_malloc_r+0x41a>
 800f158:	68ae      	ldr	r6, [r5, #8]
 800f15a:	f044 0201 	orr.w	r2, r4, #1
 800f15e:	4434      	add	r4, r6
 800f160:	f043 0301 	orr.w	r3, r3, #1
 800f164:	6072      	str	r2, [r6, #4]
 800f166:	60ac      	str	r4, [r5, #8]
 800f168:	6063      	str	r3, [r4, #4]
 800f16a:	4648      	mov	r0, r9
 800f16c:	f000 f852 	bl	800f214 <__malloc_unlock>
 800f170:	3608      	adds	r6, #8
 800f172:	4630      	mov	r0, r6
 800f174:	b005      	add	sp, #20
 800f176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f17a:	bf00      	nop
 800f17c:	20000780 	.word	0x20000780
 800f180:	20000640 	.word	0x20000640
 800f184:	00001000 	.word	0x00001000
 800f188:	2000077c 	.word	0x2000077c
 800f18c:	20000778 	.word	0x20000778
 800f190:	20000784 	.word	0x20000784
 800f194:	00000fff 	.word	0x00000fff

0800f198 <memcmp>:
 800f198:	b510      	push	{r4, lr}
 800f19a:	3901      	subs	r1, #1
 800f19c:	4402      	add	r2, r0
 800f19e:	4290      	cmp	r0, r2
 800f1a0:	d007      	beq.n	800f1b2 <memcmp+0x1a>
 800f1a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800f1a6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f1aa:	42a3      	cmp	r3, r4
 800f1ac:	d0f7      	beq.n	800f19e <memcmp+0x6>
 800f1ae:	1b18      	subs	r0, r3, r4
 800f1b0:	bd10      	pop	{r4, pc}
 800f1b2:	2000      	movs	r0, #0
 800f1b4:	bd10      	pop	{r4, pc}

0800f1b6 <memcpy>:
 800f1b6:	b510      	push	{r4, lr}
 800f1b8:	1e43      	subs	r3, r0, #1
 800f1ba:	440a      	add	r2, r1
 800f1bc:	4291      	cmp	r1, r2
 800f1be:	d004      	beq.n	800f1ca <memcpy+0x14>
 800f1c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f1c8:	e7f8      	b.n	800f1bc <memcpy+0x6>
 800f1ca:	bd10      	pop	{r4, pc}

0800f1cc <memmove>:
 800f1cc:	4288      	cmp	r0, r1
 800f1ce:	b510      	push	{r4, lr}
 800f1d0:	eb01 0302 	add.w	r3, r1, r2
 800f1d4:	d801      	bhi.n	800f1da <memmove+0xe>
 800f1d6:	1e42      	subs	r2, r0, #1
 800f1d8:	e00b      	b.n	800f1f2 <memmove+0x26>
 800f1da:	4298      	cmp	r0, r3
 800f1dc:	d2fb      	bcs.n	800f1d6 <memmove+0xa>
 800f1de:	1881      	adds	r1, r0, r2
 800f1e0:	1ad2      	subs	r2, r2, r3
 800f1e2:	42d3      	cmn	r3, r2
 800f1e4:	d004      	beq.n	800f1f0 <memmove+0x24>
 800f1e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f1ea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f1ee:	e7f8      	b.n	800f1e2 <memmove+0x16>
 800f1f0:	bd10      	pop	{r4, pc}
 800f1f2:	4299      	cmp	r1, r3
 800f1f4:	d004      	beq.n	800f200 <memmove+0x34>
 800f1f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1fa:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f1fe:	e7f8      	b.n	800f1f2 <memmove+0x26>
 800f200:	bd10      	pop	{r4, pc}

0800f202 <memset>:
 800f202:	4402      	add	r2, r0
 800f204:	4603      	mov	r3, r0
 800f206:	4293      	cmp	r3, r2
 800f208:	d002      	beq.n	800f210 <memset+0xe>
 800f20a:	f803 1b01 	strb.w	r1, [r3], #1
 800f20e:	e7fa      	b.n	800f206 <memset+0x4>
 800f210:	4770      	bx	lr

0800f212 <__malloc_lock>:
 800f212:	4770      	bx	lr

0800f214 <__malloc_unlock>:
 800f214:	4770      	bx	lr
	...

0800f218 <_putc_r>:
 800f218:	b570      	push	{r4, r5, r6, lr}
 800f21a:	460d      	mov	r5, r1
 800f21c:	4614      	mov	r4, r2
 800f21e:	4606      	mov	r6, r0
 800f220:	b118      	cbz	r0, 800f22a <_putc_r+0x12>
 800f222:	6983      	ldr	r3, [r0, #24]
 800f224:	b90b      	cbnz	r3, 800f22a <_putc_r+0x12>
 800f226:	f002 fa39 	bl	801169c <__sinit>
 800f22a:	4b13      	ldr	r3, [pc, #76]	; (800f278 <_putc_r+0x60>)
 800f22c:	429c      	cmp	r4, r3
 800f22e:	d101      	bne.n	800f234 <_putc_r+0x1c>
 800f230:	6874      	ldr	r4, [r6, #4]
 800f232:	e008      	b.n	800f246 <_putc_r+0x2e>
 800f234:	4b11      	ldr	r3, [pc, #68]	; (800f27c <_putc_r+0x64>)
 800f236:	429c      	cmp	r4, r3
 800f238:	d101      	bne.n	800f23e <_putc_r+0x26>
 800f23a:	68b4      	ldr	r4, [r6, #8]
 800f23c:	e003      	b.n	800f246 <_putc_r+0x2e>
 800f23e:	4b10      	ldr	r3, [pc, #64]	; (800f280 <_putc_r+0x68>)
 800f240:	429c      	cmp	r4, r3
 800f242:	bf08      	it	eq
 800f244:	68f4      	ldreq	r4, [r6, #12]
 800f246:	68a3      	ldr	r3, [r4, #8]
 800f248:	3b01      	subs	r3, #1
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	60a3      	str	r3, [r4, #8]
 800f24e:	da0c      	bge.n	800f26a <_putc_r+0x52>
 800f250:	69a2      	ldr	r2, [r4, #24]
 800f252:	4293      	cmp	r3, r2
 800f254:	db02      	blt.n	800f25c <_putc_r+0x44>
 800f256:	b2eb      	uxtb	r3, r5
 800f258:	2b0a      	cmp	r3, #10
 800f25a:	d106      	bne.n	800f26a <_putc_r+0x52>
 800f25c:	4622      	mov	r2, r4
 800f25e:	4629      	mov	r1, r5
 800f260:	4630      	mov	r0, r6
 800f262:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f266:	f001 ba11 	b.w	801068c <__swbuf_r>
 800f26a:	6823      	ldr	r3, [r4, #0]
 800f26c:	1c5a      	adds	r2, r3, #1
 800f26e:	6022      	str	r2, [r4, #0]
 800f270:	701d      	strb	r5, [r3, #0]
 800f272:	b2e8      	uxtb	r0, r5
 800f274:	bd70      	pop	{r4, r5, r6, pc}
 800f276:	bf00      	nop
 800f278:	08013654 	.word	0x08013654
 800f27c:	08013674 	.word	0x08013674
 800f280:	08013694 	.word	0x08013694

0800f284 <realloc>:
 800f284:	4b02      	ldr	r3, [pc, #8]	; (800f290 <realloc+0xc>)
 800f286:	460a      	mov	r2, r1
 800f288:	4601      	mov	r1, r0
 800f28a:	6818      	ldr	r0, [r3, #0]
 800f28c:	f000 b802 	b.w	800f294 <_realloc_r>
 800f290:	20000230 	.word	0x20000230

0800f294 <_realloc_r>:
 800f294:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f298:	4681      	mov	r9, r0
 800f29a:	460c      	mov	r4, r1
 800f29c:	b929      	cbnz	r1, 800f2aa <_realloc_r+0x16>
 800f29e:	4611      	mov	r1, r2
 800f2a0:	b003      	add	sp, #12
 800f2a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2a6:	f7ff bd57 	b.w	800ed58 <_malloc_r>
 800f2aa:	9201      	str	r2, [sp, #4]
 800f2ac:	f7ff ffb1 	bl	800f212 <__malloc_lock>
 800f2b0:	9a01      	ldr	r2, [sp, #4]
 800f2b2:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800f2b6:	f102 080b 	add.w	r8, r2, #11
 800f2ba:	f1b8 0f16 	cmp.w	r8, #22
 800f2be:	f1a4 0b08 	sub.w	fp, r4, #8
 800f2c2:	f02e 0503 	bic.w	r5, lr, #3
 800f2c6:	d903      	bls.n	800f2d0 <_realloc_r+0x3c>
 800f2c8:	f038 0807 	bics.w	r8, r8, #7
 800f2cc:	d502      	bpl.n	800f2d4 <_realloc_r+0x40>
 800f2ce:	e003      	b.n	800f2d8 <_realloc_r+0x44>
 800f2d0:	f04f 0810 	mov.w	r8, #16
 800f2d4:	4590      	cmp	r8, r2
 800f2d6:	d204      	bcs.n	800f2e2 <_realloc_r+0x4e>
 800f2d8:	230c      	movs	r3, #12
 800f2da:	f8c9 3000 	str.w	r3, [r9]
 800f2de:	2000      	movs	r0, #0
 800f2e0:	e17d      	b.n	800f5de <_realloc_r+0x34a>
 800f2e2:	45a8      	cmp	r8, r5
 800f2e4:	f340 8150 	ble.w	800f588 <_realloc_r+0x2f4>
 800f2e8:	4ba6      	ldr	r3, [pc, #664]	; (800f584 <_realloc_r+0x2f0>)
 800f2ea:	6898      	ldr	r0, [r3, #8]
 800f2ec:	eb0b 0105 	add.w	r1, fp, r5
 800f2f0:	4281      	cmp	r1, r0
 800f2f2:	684f      	ldr	r7, [r1, #4]
 800f2f4:	d005      	beq.n	800f302 <_realloc_r+0x6e>
 800f2f6:	f027 0601 	bic.w	r6, r7, #1
 800f2fa:	440e      	add	r6, r1
 800f2fc:	6876      	ldr	r6, [r6, #4]
 800f2fe:	07f6      	lsls	r6, r6, #31
 800f300:	d426      	bmi.n	800f350 <_realloc_r+0xbc>
 800f302:	f027 0a03 	bic.w	sl, r7, #3
 800f306:	4281      	cmp	r1, r0
 800f308:	eb05 070a 	add.w	r7, r5, sl
 800f30c:	d118      	bne.n	800f340 <_realloc_r+0xac>
 800f30e:	f108 0610 	add.w	r6, r8, #16
 800f312:	42b7      	cmp	r7, r6
 800f314:	db1f      	blt.n	800f356 <_realloc_r+0xc2>
 800f316:	eb0b 0008 	add.w	r0, fp, r8
 800f31a:	ebc8 0707 	rsb	r7, r8, r7
 800f31e:	f047 0701 	orr.w	r7, r7, #1
 800f322:	6098      	str	r0, [r3, #8]
 800f324:	6047      	str	r7, [r0, #4]
 800f326:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800f32a:	f003 0301 	and.w	r3, r3, #1
 800f32e:	ea43 0308 	orr.w	r3, r3, r8
 800f332:	4648      	mov	r0, r9
 800f334:	f844 3c04 	str.w	r3, [r4, #-4]
 800f338:	f7ff ff6c 	bl	800f214 <__malloc_unlock>
 800f33c:	4620      	mov	r0, r4
 800f33e:	e14e      	b.n	800f5de <_realloc_r+0x34a>
 800f340:	45b8      	cmp	r8, r7
 800f342:	dc08      	bgt.n	800f356 <_realloc_r+0xc2>
 800f344:	68cb      	ldr	r3, [r1, #12]
 800f346:	688a      	ldr	r2, [r1, #8]
 800f348:	463d      	mov	r5, r7
 800f34a:	60d3      	str	r3, [r2, #12]
 800f34c:	609a      	str	r2, [r3, #8]
 800f34e:	e11b      	b.n	800f588 <_realloc_r+0x2f4>
 800f350:	f04f 0a00 	mov.w	sl, #0
 800f354:	4651      	mov	r1, sl
 800f356:	f01e 0f01 	tst.w	lr, #1
 800f35a:	f040 80c3 	bne.w	800f4e4 <_realloc_r+0x250>
 800f35e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800f362:	ebc7 070b 	rsb	r7, r7, fp
 800f366:	687e      	ldr	r6, [r7, #4]
 800f368:	f026 0603 	bic.w	r6, r6, #3
 800f36c:	442e      	add	r6, r5
 800f36e:	2900      	cmp	r1, #0
 800f370:	f000 8083 	beq.w	800f47a <_realloc_r+0x1e6>
 800f374:	4281      	cmp	r1, r0
 800f376:	44b2      	add	sl, r6
 800f378:	d147      	bne.n	800f40a <_realloc_r+0x176>
 800f37a:	f108 0110 	add.w	r1, r8, #16
 800f37e:	458a      	cmp	sl, r1
 800f380:	db7b      	blt.n	800f47a <_realloc_r+0x1e6>
 800f382:	463e      	mov	r6, r7
 800f384:	68fa      	ldr	r2, [r7, #12]
 800f386:	f856 1f08 	ldr.w	r1, [r6, #8]!
 800f38a:	60ca      	str	r2, [r1, #12]
 800f38c:	6091      	str	r1, [r2, #8]
 800f38e:	1f2a      	subs	r2, r5, #4
 800f390:	2a24      	cmp	r2, #36	; 0x24
 800f392:	d825      	bhi.n	800f3e0 <_realloc_r+0x14c>
 800f394:	2a13      	cmp	r2, #19
 800f396:	d91b      	bls.n	800f3d0 <_realloc_r+0x13c>
 800f398:	6821      	ldr	r1, [r4, #0]
 800f39a:	60b9      	str	r1, [r7, #8]
 800f39c:	6861      	ldr	r1, [r4, #4]
 800f39e:	60f9      	str	r1, [r7, #12]
 800f3a0:	2a1b      	cmp	r2, #27
 800f3a2:	d803      	bhi.n	800f3ac <_realloc_r+0x118>
 800f3a4:	f107 0210 	add.w	r2, r7, #16
 800f3a8:	3408      	adds	r4, #8
 800f3aa:	e012      	b.n	800f3d2 <_realloc_r+0x13e>
 800f3ac:	68a1      	ldr	r1, [r4, #8]
 800f3ae:	6139      	str	r1, [r7, #16]
 800f3b0:	68e1      	ldr	r1, [r4, #12]
 800f3b2:	6179      	str	r1, [r7, #20]
 800f3b4:	2a24      	cmp	r2, #36	; 0x24
 800f3b6:	bf01      	itttt	eq
 800f3b8:	6922      	ldreq	r2, [r4, #16]
 800f3ba:	61ba      	streq	r2, [r7, #24]
 800f3bc:	6961      	ldreq	r1, [r4, #20]
 800f3be:	61f9      	streq	r1, [r7, #28]
 800f3c0:	bf19      	ittee	ne
 800f3c2:	f107 0218 	addne.w	r2, r7, #24
 800f3c6:	3410      	addne	r4, #16
 800f3c8:	f107 0220 	addeq.w	r2, r7, #32
 800f3cc:	3418      	addeq	r4, #24
 800f3ce:	e000      	b.n	800f3d2 <_realloc_r+0x13e>
 800f3d0:	4632      	mov	r2, r6
 800f3d2:	6821      	ldr	r1, [r4, #0]
 800f3d4:	6011      	str	r1, [r2, #0]
 800f3d6:	6861      	ldr	r1, [r4, #4]
 800f3d8:	6051      	str	r1, [r2, #4]
 800f3da:	68a1      	ldr	r1, [r4, #8]
 800f3dc:	6091      	str	r1, [r2, #8]
 800f3de:	e005      	b.n	800f3ec <_realloc_r+0x158>
 800f3e0:	4621      	mov	r1, r4
 800f3e2:	4630      	mov	r0, r6
 800f3e4:	9301      	str	r3, [sp, #4]
 800f3e6:	f7ff fef1 	bl	800f1cc <memmove>
 800f3ea:	9b01      	ldr	r3, [sp, #4]
 800f3ec:	eb07 0208 	add.w	r2, r7, r8
 800f3f0:	ebc8 0a0a 	rsb	sl, r8, sl
 800f3f4:	609a      	str	r2, [r3, #8]
 800f3f6:	f04a 0301 	orr.w	r3, sl, #1
 800f3fa:	6053      	str	r3, [r2, #4]
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	f003 0301 	and.w	r3, r3, #1
 800f402:	ea43 0308 	orr.w	r3, r3, r8
 800f406:	607b      	str	r3, [r7, #4]
 800f408:	e0b6      	b.n	800f578 <_realloc_r+0x2e4>
 800f40a:	45d0      	cmp	r8, sl
 800f40c:	dc35      	bgt.n	800f47a <_realloc_r+0x1e6>
 800f40e:	68cb      	ldr	r3, [r1, #12]
 800f410:	688a      	ldr	r2, [r1, #8]
 800f412:	4638      	mov	r0, r7
 800f414:	60d3      	str	r3, [r2, #12]
 800f416:	609a      	str	r2, [r3, #8]
 800f418:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	60d3      	str	r3, [r2, #12]
 800f420:	609a      	str	r2, [r3, #8]
 800f422:	1f2a      	subs	r2, r5, #4
 800f424:	2a24      	cmp	r2, #36	; 0x24
 800f426:	d823      	bhi.n	800f470 <_realloc_r+0x1dc>
 800f428:	2a13      	cmp	r2, #19
 800f42a:	d91a      	bls.n	800f462 <_realloc_r+0x1ce>
 800f42c:	6823      	ldr	r3, [r4, #0]
 800f42e:	60bb      	str	r3, [r7, #8]
 800f430:	6863      	ldr	r3, [r4, #4]
 800f432:	60fb      	str	r3, [r7, #12]
 800f434:	2a1b      	cmp	r2, #27
 800f436:	d803      	bhi.n	800f440 <_realloc_r+0x1ac>
 800f438:	f107 0010 	add.w	r0, r7, #16
 800f43c:	3408      	adds	r4, #8
 800f43e:	e010      	b.n	800f462 <_realloc_r+0x1ce>
 800f440:	68a3      	ldr	r3, [r4, #8]
 800f442:	613b      	str	r3, [r7, #16]
 800f444:	68e3      	ldr	r3, [r4, #12]
 800f446:	617b      	str	r3, [r7, #20]
 800f448:	2a24      	cmp	r2, #36	; 0x24
 800f44a:	bf01      	itttt	eq
 800f44c:	6923      	ldreq	r3, [r4, #16]
 800f44e:	61bb      	streq	r3, [r7, #24]
 800f450:	6963      	ldreq	r3, [r4, #20]
 800f452:	61fb      	streq	r3, [r7, #28]
 800f454:	bf19      	ittee	ne
 800f456:	f107 0018 	addne.w	r0, r7, #24
 800f45a:	3410      	addne	r4, #16
 800f45c:	f107 0020 	addeq.w	r0, r7, #32
 800f460:	3418      	addeq	r4, #24
 800f462:	6823      	ldr	r3, [r4, #0]
 800f464:	6003      	str	r3, [r0, #0]
 800f466:	6863      	ldr	r3, [r4, #4]
 800f468:	6043      	str	r3, [r0, #4]
 800f46a:	68a3      	ldr	r3, [r4, #8]
 800f46c:	6083      	str	r3, [r0, #8]
 800f46e:	e002      	b.n	800f476 <_realloc_r+0x1e2>
 800f470:	4621      	mov	r1, r4
 800f472:	f7ff feab 	bl	800f1cc <memmove>
 800f476:	4655      	mov	r5, sl
 800f478:	e02e      	b.n	800f4d8 <_realloc_r+0x244>
 800f47a:	45b0      	cmp	r8, r6
 800f47c:	dc32      	bgt.n	800f4e4 <_realloc_r+0x250>
 800f47e:	4638      	mov	r0, r7
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800f486:	60d3      	str	r3, [r2, #12]
 800f488:	609a      	str	r2, [r3, #8]
 800f48a:	1f2a      	subs	r2, r5, #4
 800f48c:	2a24      	cmp	r2, #36	; 0x24
 800f48e:	d825      	bhi.n	800f4dc <_realloc_r+0x248>
 800f490:	2a13      	cmp	r2, #19
 800f492:	d91a      	bls.n	800f4ca <_realloc_r+0x236>
 800f494:	6823      	ldr	r3, [r4, #0]
 800f496:	60bb      	str	r3, [r7, #8]
 800f498:	6863      	ldr	r3, [r4, #4]
 800f49a:	60fb      	str	r3, [r7, #12]
 800f49c:	2a1b      	cmp	r2, #27
 800f49e:	d803      	bhi.n	800f4a8 <_realloc_r+0x214>
 800f4a0:	f107 0010 	add.w	r0, r7, #16
 800f4a4:	3408      	adds	r4, #8
 800f4a6:	e010      	b.n	800f4ca <_realloc_r+0x236>
 800f4a8:	68a3      	ldr	r3, [r4, #8]
 800f4aa:	613b      	str	r3, [r7, #16]
 800f4ac:	68e3      	ldr	r3, [r4, #12]
 800f4ae:	617b      	str	r3, [r7, #20]
 800f4b0:	2a24      	cmp	r2, #36	; 0x24
 800f4b2:	bf01      	itttt	eq
 800f4b4:	6923      	ldreq	r3, [r4, #16]
 800f4b6:	61bb      	streq	r3, [r7, #24]
 800f4b8:	6963      	ldreq	r3, [r4, #20]
 800f4ba:	61fb      	streq	r3, [r7, #28]
 800f4bc:	bf19      	ittee	ne
 800f4be:	f107 0018 	addne.w	r0, r7, #24
 800f4c2:	3410      	addne	r4, #16
 800f4c4:	f107 0020 	addeq.w	r0, r7, #32
 800f4c8:	3418      	addeq	r4, #24
 800f4ca:	6823      	ldr	r3, [r4, #0]
 800f4cc:	6003      	str	r3, [r0, #0]
 800f4ce:	6863      	ldr	r3, [r4, #4]
 800f4d0:	6043      	str	r3, [r0, #4]
 800f4d2:	68a3      	ldr	r3, [r4, #8]
 800f4d4:	6083      	str	r3, [r0, #8]
 800f4d6:	4635      	mov	r5, r6
 800f4d8:	46bb      	mov	fp, r7
 800f4da:	e055      	b.n	800f588 <_realloc_r+0x2f4>
 800f4dc:	4621      	mov	r1, r4
 800f4de:	f7ff fe75 	bl	800f1cc <memmove>
 800f4e2:	e7f8      	b.n	800f4d6 <_realloc_r+0x242>
 800f4e4:	4611      	mov	r1, r2
 800f4e6:	4648      	mov	r0, r9
 800f4e8:	f7ff fc36 	bl	800ed58 <_malloc_r>
 800f4ec:	4606      	mov	r6, r0
 800f4ee:	2800      	cmp	r0, #0
 800f4f0:	d042      	beq.n	800f578 <_realloc_r+0x2e4>
 800f4f2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800f4f6:	f023 0301 	bic.w	r3, r3, #1
 800f4fa:	f1a0 0208 	sub.w	r2, r0, #8
 800f4fe:	445b      	add	r3, fp
 800f500:	429a      	cmp	r2, r3
 800f502:	d105      	bne.n	800f510 <_realloc_r+0x27c>
 800f504:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800f508:	f023 0303 	bic.w	r3, r3, #3
 800f50c:	441d      	add	r5, r3
 800f50e:	e03b      	b.n	800f588 <_realloc_r+0x2f4>
 800f510:	1f2a      	subs	r2, r5, #4
 800f512:	2a24      	cmp	r2, #36	; 0x24
 800f514:	d829      	bhi.n	800f56a <_realloc_r+0x2d6>
 800f516:	2a13      	cmp	r2, #19
 800f518:	d91e      	bls.n	800f558 <_realloc_r+0x2c4>
 800f51a:	6823      	ldr	r3, [r4, #0]
 800f51c:	6003      	str	r3, [r0, #0]
 800f51e:	6863      	ldr	r3, [r4, #4]
 800f520:	6043      	str	r3, [r0, #4]
 800f522:	2a1b      	cmp	r2, #27
 800f524:	d804      	bhi.n	800f530 <_realloc_r+0x29c>
 800f526:	f100 0308 	add.w	r3, r0, #8
 800f52a:	f104 0208 	add.w	r2, r4, #8
 800f52e:	e015      	b.n	800f55c <_realloc_r+0x2c8>
 800f530:	68a3      	ldr	r3, [r4, #8]
 800f532:	6083      	str	r3, [r0, #8]
 800f534:	68e3      	ldr	r3, [r4, #12]
 800f536:	60c3      	str	r3, [r0, #12]
 800f538:	2a24      	cmp	r2, #36	; 0x24
 800f53a:	bf01      	itttt	eq
 800f53c:	6923      	ldreq	r3, [r4, #16]
 800f53e:	6103      	streq	r3, [r0, #16]
 800f540:	6961      	ldreq	r1, [r4, #20]
 800f542:	6141      	streq	r1, [r0, #20]
 800f544:	bf19      	ittee	ne
 800f546:	f100 0310 	addne.w	r3, r0, #16
 800f54a:	f104 0210 	addne.w	r2, r4, #16
 800f54e:	f100 0318 	addeq.w	r3, r0, #24
 800f552:	f104 0218 	addeq.w	r2, r4, #24
 800f556:	e001      	b.n	800f55c <_realloc_r+0x2c8>
 800f558:	4603      	mov	r3, r0
 800f55a:	4622      	mov	r2, r4
 800f55c:	6811      	ldr	r1, [r2, #0]
 800f55e:	6019      	str	r1, [r3, #0]
 800f560:	6851      	ldr	r1, [r2, #4]
 800f562:	6059      	str	r1, [r3, #4]
 800f564:	6892      	ldr	r2, [r2, #8]
 800f566:	609a      	str	r2, [r3, #8]
 800f568:	e002      	b.n	800f570 <_realloc_r+0x2dc>
 800f56a:	4621      	mov	r1, r4
 800f56c:	f7ff fe2e 	bl	800f1cc <memmove>
 800f570:	4621      	mov	r1, r4
 800f572:	4648      	mov	r0, r9
 800f574:	f002 f95a 	bl	801182c <_free_r>
 800f578:	4648      	mov	r0, r9
 800f57a:	f7ff fe4b 	bl	800f214 <__malloc_unlock>
 800f57e:	4630      	mov	r0, r6
 800f580:	e02d      	b.n	800f5de <_realloc_r+0x34a>
 800f582:	bf00      	nop
 800f584:	20000234 	.word	0x20000234
 800f588:	ebc8 0205 	rsb	r2, r8, r5
 800f58c:	2a0f      	cmp	r2, #15
 800f58e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800f592:	d914      	bls.n	800f5be <_realloc_r+0x32a>
 800f594:	f003 0301 	and.w	r3, r3, #1
 800f598:	eb0b 0108 	add.w	r1, fp, r8
 800f59c:	ea43 0308 	orr.w	r3, r3, r8
 800f5a0:	f8cb 3004 	str.w	r3, [fp, #4]
 800f5a4:	f042 0301 	orr.w	r3, r2, #1
 800f5a8:	440a      	add	r2, r1
 800f5aa:	604b      	str	r3, [r1, #4]
 800f5ac:	6853      	ldr	r3, [r2, #4]
 800f5ae:	f043 0301 	orr.w	r3, r3, #1
 800f5b2:	6053      	str	r3, [r2, #4]
 800f5b4:	3108      	adds	r1, #8
 800f5b6:	4648      	mov	r0, r9
 800f5b8:	f002 f938 	bl	801182c <_free_r>
 800f5bc:	e00a      	b.n	800f5d4 <_realloc_r+0x340>
 800f5be:	f003 0301 	and.w	r3, r3, #1
 800f5c2:	432b      	orrs	r3, r5
 800f5c4:	eb0b 0205 	add.w	r2, fp, r5
 800f5c8:	f8cb 3004 	str.w	r3, [fp, #4]
 800f5cc:	6853      	ldr	r3, [r2, #4]
 800f5ce:	f043 0301 	orr.w	r3, r3, #1
 800f5d2:	6053      	str	r3, [r2, #4]
 800f5d4:	4648      	mov	r0, r9
 800f5d6:	f7ff fe1d 	bl	800f214 <__malloc_unlock>
 800f5da:	f10b 0008 	add.w	r0, fp, #8
 800f5de:	b003      	add	sp, #12
 800f5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f5e4 <_sbrk_r>:
 800f5e4:	b538      	push	{r3, r4, r5, lr}
 800f5e6:	4c06      	ldr	r4, [pc, #24]	; (800f600 <_sbrk_r+0x1c>)
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	4605      	mov	r5, r0
 800f5ec:	4608      	mov	r0, r1
 800f5ee:	6023      	str	r3, [r4, #0]
 800f5f0:	f002 ff0a 	bl	8012408 <_sbrk>
 800f5f4:	1c43      	adds	r3, r0, #1
 800f5f6:	d102      	bne.n	800f5fe <_sbrk_r+0x1a>
 800f5f8:	6823      	ldr	r3, [r4, #0]
 800f5fa:	b103      	cbz	r3, 800f5fe <_sbrk_r+0x1a>
 800f5fc:	602b      	str	r3, [r5, #0]
 800f5fe:	bd38      	pop	{r3, r4, r5, pc}
 800f600:	2000082c 	.word	0x2000082c

0800f604 <_raise_r>:
 800f604:	291f      	cmp	r1, #31
 800f606:	b538      	push	{r3, r4, r5, lr}
 800f608:	4604      	mov	r4, r0
 800f60a:	460d      	mov	r5, r1
 800f60c:	d904      	bls.n	800f618 <_raise_r+0x14>
 800f60e:	2316      	movs	r3, #22
 800f610:	6003      	str	r3, [r0, #0]
 800f612:	f04f 30ff 	mov.w	r0, #4294967295
 800f616:	bd38      	pop	{r3, r4, r5, pc}
 800f618:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f61a:	b112      	cbz	r2, 800f622 <_raise_r+0x1e>
 800f61c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f620:	b94b      	cbnz	r3, 800f636 <_raise_r+0x32>
 800f622:	4620      	mov	r0, r4
 800f624:	f000 f832 	bl	800f68c <_getpid_r>
 800f628:	462a      	mov	r2, r5
 800f62a:	4601      	mov	r1, r0
 800f62c:	4620      	mov	r0, r4
 800f62e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f632:	f000 b819 	b.w	800f668 <_kill_r>
 800f636:	2b01      	cmp	r3, #1
 800f638:	d00c      	beq.n	800f654 <_raise_r+0x50>
 800f63a:	1c59      	adds	r1, r3, #1
 800f63c:	d103      	bne.n	800f646 <_raise_r+0x42>
 800f63e:	2316      	movs	r3, #22
 800f640:	6003      	str	r3, [r0, #0]
 800f642:	2001      	movs	r0, #1
 800f644:	bd38      	pop	{r3, r4, r5, pc}
 800f646:	2400      	movs	r4, #0
 800f648:	4628      	mov	r0, r5
 800f64a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f64e:	4798      	blx	r3
 800f650:	4620      	mov	r0, r4
 800f652:	bd38      	pop	{r3, r4, r5, pc}
 800f654:	2000      	movs	r0, #0
 800f656:	bd38      	pop	{r3, r4, r5, pc}

0800f658 <raise>:
 800f658:	4b02      	ldr	r3, [pc, #8]	; (800f664 <raise+0xc>)
 800f65a:	4601      	mov	r1, r0
 800f65c:	6818      	ldr	r0, [r3, #0]
 800f65e:	f7ff bfd1 	b.w	800f604 <_raise_r>
 800f662:	bf00      	nop
 800f664:	20000230 	.word	0x20000230

0800f668 <_kill_r>:
 800f668:	b538      	push	{r3, r4, r5, lr}
 800f66a:	4c07      	ldr	r4, [pc, #28]	; (800f688 <_kill_r+0x20>)
 800f66c:	2300      	movs	r3, #0
 800f66e:	4605      	mov	r5, r0
 800f670:	4608      	mov	r0, r1
 800f672:	4611      	mov	r1, r2
 800f674:	6023      	str	r3, [r4, #0]
 800f676:	f002 feaf 	bl	80123d8 <_kill>
 800f67a:	1c43      	adds	r3, r0, #1
 800f67c:	d102      	bne.n	800f684 <_kill_r+0x1c>
 800f67e:	6823      	ldr	r3, [r4, #0]
 800f680:	b103      	cbz	r3, 800f684 <_kill_r+0x1c>
 800f682:	602b      	str	r3, [r5, #0]
 800f684:	bd38      	pop	{r3, r4, r5, pc}
 800f686:	bf00      	nop
 800f688:	2000082c 	.word	0x2000082c

0800f68c <_getpid_r>:
 800f68c:	f002 be94 	b.w	80123b8 <_getpid>

0800f690 <sprintf>:
 800f690:	b40e      	push	{r1, r2, r3}
 800f692:	b500      	push	{lr}
 800f694:	b09c      	sub	sp, #112	; 0x70
 800f696:	f44f 7102 	mov.w	r1, #520	; 0x208
 800f69a:	ab1d      	add	r3, sp, #116	; 0x74
 800f69c:	f8ad 1014 	strh.w	r1, [sp, #20]
 800f6a0:	9002      	str	r0, [sp, #8]
 800f6a2:	9006      	str	r0, [sp, #24]
 800f6a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f6a8:	480a      	ldr	r0, [pc, #40]	; (800f6d4 <sprintf+0x44>)
 800f6aa:	9104      	str	r1, [sp, #16]
 800f6ac:	9107      	str	r1, [sp, #28]
 800f6ae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800f6b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6b6:	f8ad 1016 	strh.w	r1, [sp, #22]
 800f6ba:	6800      	ldr	r0, [r0, #0]
 800f6bc:	9301      	str	r3, [sp, #4]
 800f6be:	a902      	add	r1, sp, #8
 800f6c0:	f000 f822 	bl	800f708 <_svfprintf_r>
 800f6c4:	9b02      	ldr	r3, [sp, #8]
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	701a      	strb	r2, [r3, #0]
 800f6ca:	b01c      	add	sp, #112	; 0x70
 800f6cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f6d0:	b003      	add	sp, #12
 800f6d2:	4770      	bx	lr
 800f6d4:	20000230 	.word	0x20000230

0800f6d8 <strncmp>:
 800f6d8:	b530      	push	{r4, r5, lr}
 800f6da:	b182      	cbz	r2, 800f6fe <strncmp+0x26>
 800f6dc:	1e45      	subs	r5, r0, #1
 800f6de:	3901      	subs	r1, #1
 800f6e0:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 800f6e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f6e8:	42a3      	cmp	r3, r4
 800f6ea:	d106      	bne.n	800f6fa <strncmp+0x22>
 800f6ec:	43ec      	mvns	r4, r5
 800f6ee:	4414      	add	r4, r2
 800f6f0:	42e0      	cmn	r0, r4
 800f6f2:	d001      	beq.n	800f6f8 <strncmp+0x20>
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d1f3      	bne.n	800f6e0 <strncmp+0x8>
 800f6f8:	461c      	mov	r4, r3
 800f6fa:	1b18      	subs	r0, r3, r4
 800f6fc:	bd30      	pop	{r4, r5, pc}
 800f6fe:	4610      	mov	r0, r2
 800f700:	bd30      	pop	{r4, r5, pc}
 800f702:	0000      	movs	r0, r0
 800f704:	0000      	movs	r0, r0
	...

0800f708 <_svfprintf_r>:
 800f708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f70c:	b0bd      	sub	sp, #244	; 0xf4
 800f70e:	468b      	mov	fp, r1
 800f710:	9205      	str	r2, [sp, #20]
 800f712:	461f      	mov	r7, r3
 800f714:	4682      	mov	sl, r0
 800f716:	f002 f965 	bl	80119e4 <_localeconv_r>
 800f71a:	6803      	ldr	r3, [r0, #0]
 800f71c:	930d      	str	r3, [sp, #52]	; 0x34
 800f71e:	4618      	mov	r0, r3
 800f720:	f7f8 fee8 	bl	80084f4 <strlen>
 800f724:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800f728:	9008      	str	r0, [sp, #32]
 800f72a:	0619      	lsls	r1, r3, #24
 800f72c:	d515      	bpl.n	800f75a <_svfprintf_r+0x52>
 800f72e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f732:	b993      	cbnz	r3, 800f75a <_svfprintf_r+0x52>
 800f734:	2140      	movs	r1, #64	; 0x40
 800f736:	4650      	mov	r0, sl
 800f738:	f7ff fb0e 	bl	800ed58 <_malloc_r>
 800f73c:	f8cb 0000 	str.w	r0, [fp]
 800f740:	f8cb 0010 	str.w	r0, [fp, #16]
 800f744:	b930      	cbnz	r0, 800f754 <_svfprintf_r+0x4c>
 800f746:	230c      	movs	r3, #12
 800f748:	f8ca 3000 	str.w	r3, [sl]
 800f74c:	f04f 30ff 	mov.w	r0, #4294967295
 800f750:	f000 bf95 	b.w	801067e <_svfprintf_r+0xf76>
 800f754:	2340      	movs	r3, #64	; 0x40
 800f756:	f8cb 3014 	str.w	r3, [fp, #20]
 800f75a:	ed9f 7b99 	vldr	d7, [pc, #612]	; 800f9c0 <_svfprintf_r+0x2b8>
 800f75e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f762:	2300      	movs	r3, #0
 800f764:	ac2c      	add	r4, sp, #176	; 0xb0
 800f766:	941f      	str	r4, [sp, #124]	; 0x7c
 800f768:	9321      	str	r3, [sp, #132]	; 0x84
 800f76a:	9320      	str	r3, [sp, #128]	; 0x80
 800f76c:	9304      	str	r3, [sp, #16]
 800f76e:	9311      	str	r3, [sp, #68]	; 0x44
 800f770:	9310      	str	r3, [sp, #64]	; 0x40
 800f772:	930a      	str	r3, [sp, #40]	; 0x28
 800f774:	9d05      	ldr	r5, [sp, #20]
 800f776:	462b      	mov	r3, r5
 800f778:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f77c:	b11a      	cbz	r2, 800f786 <_svfprintf_r+0x7e>
 800f77e:	2a25      	cmp	r2, #37	; 0x25
 800f780:	d001      	beq.n	800f786 <_svfprintf_r+0x7e>
 800f782:	461d      	mov	r5, r3
 800f784:	e7f7      	b.n	800f776 <_svfprintf_r+0x6e>
 800f786:	9b05      	ldr	r3, [sp, #20]
 800f788:	1aee      	subs	r6, r5, r3
 800f78a:	d017      	beq.n	800f7bc <_svfprintf_r+0xb4>
 800f78c:	e884 0048 	stmia.w	r4, {r3, r6}
 800f790:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f792:	4433      	add	r3, r6
 800f794:	9321      	str	r3, [sp, #132]	; 0x84
 800f796:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800f798:	3301      	adds	r3, #1
 800f79a:	2b07      	cmp	r3, #7
 800f79c:	9320      	str	r3, [sp, #128]	; 0x80
 800f79e:	dc01      	bgt.n	800f7a4 <_svfprintf_r+0x9c>
 800f7a0:	3408      	adds	r4, #8
 800f7a2:	e008      	b.n	800f7b6 <_svfprintf_r+0xae>
 800f7a4:	aa1f      	add	r2, sp, #124	; 0x7c
 800f7a6:	4659      	mov	r1, fp
 800f7a8:	4650      	mov	r0, sl
 800f7aa:	f002 fca0 	bl	80120ee <__ssprint_r>
 800f7ae:	2800      	cmp	r0, #0
 800f7b0:	f040 862c 	bne.w	801040c <_svfprintf_r+0xd04>
 800f7b4:	ac2c      	add	r4, sp, #176	; 0xb0
 800f7b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7b8:	4433      	add	r3, r6
 800f7ba:	930a      	str	r3, [sp, #40]	; 0x28
 800f7bc:	782b      	ldrb	r3, [r5, #0]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	f000 861d 	beq.w	80103fe <_svfprintf_r+0xcf6>
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	1c6b      	adds	r3, r5, #1
 800f7c8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800f7cc:	4611      	mov	r1, r2
 800f7ce:	f04f 39ff 	mov.w	r9, #4294967295
 800f7d2:	9209      	str	r2, [sp, #36]	; 0x24
 800f7d4:	4615      	mov	r5, r2
 800f7d6:	200a      	movs	r0, #10
 800f7d8:	1c5e      	adds	r6, r3, #1
 800f7da:	781b      	ldrb	r3, [r3, #0]
 800f7dc:	9605      	str	r6, [sp, #20]
 800f7de:	9302      	str	r3, [sp, #8]
 800f7e0:	9b02      	ldr	r3, [sp, #8]
 800f7e2:	3b20      	subs	r3, #32
 800f7e4:	2b58      	cmp	r3, #88	; 0x58
 800f7e6:	f200 8263 	bhi.w	800fcb0 <_svfprintf_r+0x5a8>
 800f7ea:	e8df f013 	tbh	[pc, r3, lsl #1]
 800f7ee:	005c      	.short	0x005c
 800f7f0:	02610261 	.word	0x02610261
 800f7f4:	0261006b 	.word	0x0261006b
 800f7f8:	02610261 	.word	0x02610261
 800f7fc:	02610261 	.word	0x02610261
 800f800:	006e0261 	.word	0x006e0261
 800f804:	02610059 	.word	0x02610059
 800f808:	007c0079 	.word	0x007c0079
 800f80c:	00a30261 	.word	0x00a30261
 800f810:	00a600a6 	.word	0x00a600a6
 800f814:	00a600a6 	.word	0x00a600a6
 800f818:	00a600a6 	.word	0x00a600a6
 800f81c:	00a600a6 	.word	0x00a600a6
 800f820:	026100a6 	.word	0x026100a6
 800f824:	02610261 	.word	0x02610261
 800f828:	02610261 	.word	0x02610261
 800f82c:	02610261 	.word	0x02610261
 800f830:	02610261 	.word	0x02610261
 800f834:	00d60261 	.word	0x00d60261
 800f838:	0261010b 	.word	0x0261010b
 800f83c:	0261010b 	.word	0x0261010b
 800f840:	02610261 	.word	0x02610261
 800f844:	00b90261 	.word	0x00b90261
 800f848:	02610261 	.word	0x02610261
 800f84c:	02610152 	.word	0x02610152
 800f850:	02610261 	.word	0x02610261
 800f854:	02610261 	.word	0x02610261
 800f858:	02610199 	.word	0x02610199
 800f85c:	00660261 	.word	0x00660261
 800f860:	02610261 	.word	0x02610261
 800f864:	02610261 	.word	0x02610261
 800f868:	02610261 	.word	0x02610261
 800f86c:	02610261 	.word	0x02610261
 800f870:	02610261 	.word	0x02610261
 800f874:	006100cd 	.word	0x006100cd
 800f878:	010b010b 	.word	0x010b010b
 800f87c:	00bc010b 	.word	0x00bc010b
 800f880:	02610061 	.word	0x02610061
 800f884:	00bf0261 	.word	0x00bf0261
 800f888:	01340261 	.word	0x01340261
 800f88c:	016f0154 	.word	0x016f0154
 800f890:	026100ca 	.word	0x026100ca
 800f894:	02610180 	.word	0x02610180
 800f898:	0261019b 	.word	0x0261019b
 800f89c:	01b30261 	.word	0x01b30261
 800f8a0:	2201      	movs	r2, #1
 800f8a2:	212b      	movs	r1, #43	; 0x2b
 800f8a4:	e002      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f8a6:	b909      	cbnz	r1, 800f8ac <_svfprintf_r+0x1a4>
 800f8a8:	2201      	movs	r2, #1
 800f8aa:	2120      	movs	r1, #32
 800f8ac:	9b05      	ldr	r3, [sp, #20]
 800f8ae:	e793      	b.n	800f7d8 <_svfprintf_r+0xd0>
 800f8b0:	2a00      	cmp	r2, #0
 800f8b2:	d077      	beq.n	800f9a4 <_svfprintf_r+0x29c>
 800f8b4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800f8b8:	e074      	b.n	800f9a4 <_svfprintf_r+0x29c>
 800f8ba:	b10a      	cbz	r2, 800f8c0 <_svfprintf_r+0x1b8>
 800f8bc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800f8c0:	4b41      	ldr	r3, [pc, #260]	; (800f9c8 <_svfprintf_r+0x2c0>)
 800f8c2:	e14b      	b.n	800fb5c <_svfprintf_r+0x454>
 800f8c4:	f045 0501 	orr.w	r5, r5, #1
 800f8c8:	e7f0      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f8ca:	683e      	ldr	r6, [r7, #0]
 800f8cc:	9609      	str	r6, [sp, #36]	; 0x24
 800f8ce:	2e00      	cmp	r6, #0
 800f8d0:	f107 0304 	add.w	r3, r7, #4
 800f8d4:	db01      	blt.n	800f8da <_svfprintf_r+0x1d2>
 800f8d6:	461f      	mov	r7, r3
 800f8d8:	e7e8      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f8da:	4276      	negs	r6, r6
 800f8dc:	9609      	str	r6, [sp, #36]	; 0x24
 800f8de:	461f      	mov	r7, r3
 800f8e0:	f045 0504 	orr.w	r5, r5, #4
 800f8e4:	e7e2      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f8e6:	9e05      	ldr	r6, [sp, #20]
 800f8e8:	9b05      	ldr	r3, [sp, #20]
 800f8ea:	7836      	ldrb	r6, [r6, #0]
 800f8ec:	9602      	str	r6, [sp, #8]
 800f8ee:	2e2a      	cmp	r6, #42	; 0x2a
 800f8f0:	f103 0301 	add.w	r3, r3, #1
 800f8f4:	d002      	beq.n	800f8fc <_svfprintf_r+0x1f4>
 800f8f6:	f04f 0900 	mov.w	r9, #0
 800f8fa:	e00a      	b.n	800f912 <_svfprintf_r+0x20a>
 800f8fc:	f8d7 9000 	ldr.w	r9, [r7]
 800f900:	9305      	str	r3, [sp, #20]
 800f902:	1d3e      	adds	r6, r7, #4
 800f904:	f1b9 0f00 	cmp.w	r9, #0
 800f908:	4637      	mov	r7, r6
 800f90a:	dacf      	bge.n	800f8ac <_svfprintf_r+0x1a4>
 800f90c:	f04f 39ff 	mov.w	r9, #4294967295
 800f910:	e7cc      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f912:	9305      	str	r3, [sp, #20]
 800f914:	9b02      	ldr	r3, [sp, #8]
 800f916:	3b30      	subs	r3, #48	; 0x30
 800f918:	2b09      	cmp	r3, #9
 800f91a:	d808      	bhi.n	800f92e <_svfprintf_r+0x226>
 800f91c:	fb00 3909 	mla	r9, r0, r9, r3
 800f920:	9b05      	ldr	r3, [sp, #20]
 800f922:	461e      	mov	r6, r3
 800f924:	f816 3b01 	ldrb.w	r3, [r6], #1
 800f928:	9302      	str	r3, [sp, #8]
 800f92a:	4633      	mov	r3, r6
 800f92c:	e7f1      	b.n	800f912 <_svfprintf_r+0x20a>
 800f92e:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 800f932:	e755      	b.n	800f7e0 <_svfprintf_r+0xd8>
 800f934:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800f938:	e7b8      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f93a:	2300      	movs	r3, #0
 800f93c:	9309      	str	r3, [sp, #36]	; 0x24
 800f93e:	9b02      	ldr	r3, [sp, #8]
 800f940:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f942:	3b30      	subs	r3, #48	; 0x30
 800f944:	fb00 3306 	mla	r3, r0, r6, r3
 800f948:	9309      	str	r3, [sp, #36]	; 0x24
 800f94a:	9b05      	ldr	r3, [sp, #20]
 800f94c:	461e      	mov	r6, r3
 800f94e:	f816 3b01 	ldrb.w	r3, [r6], #1
 800f952:	9302      	str	r3, [sp, #8]
 800f954:	9b02      	ldr	r3, [sp, #8]
 800f956:	9605      	str	r6, [sp, #20]
 800f958:	3b30      	subs	r3, #48	; 0x30
 800f95a:	2b09      	cmp	r3, #9
 800f95c:	d9ef      	bls.n	800f93e <_svfprintf_r+0x236>
 800f95e:	e73f      	b.n	800f7e0 <_svfprintf_r+0xd8>
 800f960:	f045 0508 	orr.w	r5, r5, #8
 800f964:	e7a2      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f966:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800f96a:	e79f      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f96c:	9b05      	ldr	r3, [sp, #20]
 800f96e:	781b      	ldrb	r3, [r3, #0]
 800f970:	2b6c      	cmp	r3, #108	; 0x6c
 800f972:	d103      	bne.n	800f97c <_svfprintf_r+0x274>
 800f974:	9b05      	ldr	r3, [sp, #20]
 800f976:	3301      	adds	r3, #1
 800f978:	9305      	str	r3, [sp, #20]
 800f97a:	e002      	b.n	800f982 <_svfprintf_r+0x27a>
 800f97c:	f045 0510 	orr.w	r5, r5, #16
 800f980:	e794      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f982:	f045 0520 	orr.w	r5, r5, #32
 800f986:	e791      	b.n	800f8ac <_svfprintf_r+0x1a4>
 800f988:	1d3b      	adds	r3, r7, #4
 800f98a:	9303      	str	r3, [sp, #12]
 800f98c:	2600      	movs	r6, #0
 800f98e:	683b      	ldr	r3, [r7, #0]
 800f990:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800f994:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800f998:	e199      	b.n	800fcce <_svfprintf_r+0x5c6>
 800f99a:	b10a      	cbz	r2, 800f9a0 <_svfprintf_r+0x298>
 800f99c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800f9a0:	f045 0510 	orr.w	r5, r5, #16
 800f9a4:	06aa      	lsls	r2, r5, #26
 800f9a6:	d511      	bpl.n	800f9cc <_svfprintf_r+0x2c4>
 800f9a8:	3707      	adds	r7, #7
 800f9aa:	f027 0707 	bic.w	r7, r7, #7
 800f9ae:	f107 0308 	add.w	r3, r7, #8
 800f9b2:	9303      	str	r3, [sp, #12]
 800f9b4:	e9d7 6700 	ldrd	r6, r7, [r7]
 800f9b8:	e017      	b.n	800f9ea <_svfprintf_r+0x2e2>
 800f9ba:	bf00      	nop
 800f9bc:	f3af 8000 	nop.w
	...
 800f9c8:	08013610 	.word	0x08013610
 800f9cc:	f015 0f10 	tst.w	r5, #16
 800f9d0:	f107 0304 	add.w	r3, r7, #4
 800f9d4:	d002      	beq.n	800f9dc <_svfprintf_r+0x2d4>
 800f9d6:	9303      	str	r3, [sp, #12]
 800f9d8:	683e      	ldr	r6, [r7, #0]
 800f9da:	e005      	b.n	800f9e8 <_svfprintf_r+0x2e0>
 800f9dc:	683e      	ldr	r6, [r7, #0]
 800f9de:	9303      	str	r3, [sp, #12]
 800f9e0:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f9e4:	bf18      	it	ne
 800f9e6:	b236      	sxthne	r6, r6
 800f9e8:	17f7      	asrs	r7, r6, #31
 800f9ea:	2e00      	cmp	r6, #0
 800f9ec:	f177 0300 	sbcs.w	r3, r7, #0
 800f9f0:	f280 80de 	bge.w	800fbb0 <_svfprintf_r+0x4a8>
 800f9f4:	4276      	negs	r6, r6
 800f9f6:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800f9fa:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800f9fe:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800fa02:	e0d5      	b.n	800fbb0 <_svfprintf_r+0x4a8>
 800fa04:	b10a      	cbz	r2, 800fa0a <_svfprintf_r+0x302>
 800fa06:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800fa0a:	3707      	adds	r7, #7
 800fa0c:	f027 0707 	bic.w	r7, r7, #7
 800fa10:	f107 0308 	add.w	r3, r7, #8
 800fa14:	9303      	str	r3, [sp, #12]
 800fa16:	ed97 7b00 	vldr	d7, [r7]
 800fa1a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fa1e:	9b06      	ldr	r3, [sp, #24]
 800fa20:	9312      	str	r3, [sp, #72]	; 0x48
 800fa22:	9b07      	ldr	r3, [sp, #28]
 800fa24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fa28:	9313      	str	r3, [sp, #76]	; 0x4c
 800fa2a:	f04f 32ff 	mov.w	r2, #4294967295
 800fa2e:	4bab      	ldr	r3, [pc, #684]	; (800fcdc <_svfprintf_r+0x5d4>)
 800fa30:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800fa34:	f7f9 f9b8 	bl	8008da8 <__aeabi_dcmpun>
 800fa38:	2800      	cmp	r0, #0
 800fa3a:	f040 84f1 	bne.w	8010420 <_svfprintf_r+0xd18>
 800fa3e:	f04f 32ff 	mov.w	r2, #4294967295
 800fa42:	4ba6      	ldr	r3, [pc, #664]	; (800fcdc <_svfprintf_r+0x5d4>)
 800fa44:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800fa48:	f7f9 f990 	bl	8008d6c <__aeabi_dcmple>
 800fa4c:	2800      	cmp	r0, #0
 800fa4e:	f040 84e7 	bne.w	8010420 <_svfprintf_r+0xd18>
 800fa52:	f000 bdfd 	b.w	8010650 <_svfprintf_r+0xf48>
 800fa56:	b10a      	cbz	r2, 800fa5c <_svfprintf_r+0x354>
 800fa58:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800fa5c:	f015 0f20 	tst.w	r5, #32
 800fa60:	f107 0304 	add.w	r3, r7, #4
 800fa64:	d007      	beq.n	800fa76 <_svfprintf_r+0x36e>
 800fa66:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fa68:	683a      	ldr	r2, [r7, #0]
 800fa6a:	17ce      	asrs	r6, r1, #31
 800fa6c:	4608      	mov	r0, r1
 800fa6e:	4631      	mov	r1, r6
 800fa70:	e9c2 0100 	strd	r0, r1, [r2]
 800fa74:	e00b      	b.n	800fa8e <_svfprintf_r+0x386>
 800fa76:	06e9      	lsls	r1, r5, #27
 800fa78:	d406      	bmi.n	800fa88 <_svfprintf_r+0x380>
 800fa7a:	066a      	lsls	r2, r5, #25
 800fa7c:	d504      	bpl.n	800fa88 <_svfprintf_r+0x380>
 800fa7e:	683a      	ldr	r2, [r7, #0]
 800fa80:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800fa84:	8011      	strh	r1, [r2, #0]
 800fa86:	e002      	b.n	800fa8e <_svfprintf_r+0x386>
 800fa88:	683a      	ldr	r2, [r7, #0]
 800fa8a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fa8c:	6011      	str	r1, [r2, #0]
 800fa8e:	461f      	mov	r7, r3
 800fa90:	e670      	b.n	800f774 <_svfprintf_r+0x6c>
 800fa92:	f045 0510 	orr.w	r5, r5, #16
 800fa96:	f015 0320 	ands.w	r3, r5, #32
 800fa9a:	d009      	beq.n	800fab0 <_svfprintf_r+0x3a8>
 800fa9c:	3707      	adds	r7, #7
 800fa9e:	f027 0707 	bic.w	r7, r7, #7
 800faa2:	f107 0308 	add.w	r3, r7, #8
 800faa6:	e9d7 6700 	ldrd	r6, r7, [r7]
 800faaa:	9303      	str	r3, [sp, #12]
 800faac:	2300      	movs	r3, #0
 800faae:	e07b      	b.n	800fba8 <_svfprintf_r+0x4a0>
 800fab0:	1d3a      	adds	r2, r7, #4
 800fab2:	f015 0110 	ands.w	r1, r5, #16
 800fab6:	9203      	str	r2, [sp, #12]
 800fab8:	d105      	bne.n	800fac6 <_svfprintf_r+0x3be>
 800faba:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800fabe:	d002      	beq.n	800fac6 <_svfprintf_r+0x3be>
 800fac0:	883e      	ldrh	r6, [r7, #0]
 800fac2:	2700      	movs	r7, #0
 800fac4:	e7f2      	b.n	800faac <_svfprintf_r+0x3a4>
 800fac6:	683e      	ldr	r6, [r7, #0]
 800fac8:	2700      	movs	r7, #0
 800faca:	e06d      	b.n	800fba8 <_svfprintf_r+0x4a0>
 800facc:	1d3b      	adds	r3, r7, #4
 800face:	9303      	str	r3, [sp, #12]
 800fad0:	2330      	movs	r3, #48	; 0x30
 800fad2:	2278      	movs	r2, #120	; 0x78
 800fad4:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800fad8:	4b81      	ldr	r3, [pc, #516]	; (800fce0 <_svfprintf_r+0x5d8>)
 800fada:	683e      	ldr	r6, [r7, #0]
 800fadc:	9311      	str	r3, [sp, #68]	; 0x44
 800fade:	2700      	movs	r7, #0
 800fae0:	f045 0502 	orr.w	r5, r5, #2
 800fae4:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800fae8:	2302      	movs	r3, #2
 800faea:	9202      	str	r2, [sp, #8]
 800faec:	e05c      	b.n	800fba8 <_svfprintf_r+0x4a0>
 800faee:	2600      	movs	r6, #0
 800faf0:	1d3b      	adds	r3, r7, #4
 800faf2:	45b1      	cmp	r9, r6
 800faf4:	9303      	str	r3, [sp, #12]
 800faf6:	f8d7 8000 	ldr.w	r8, [r7]
 800fafa:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800fafe:	db0a      	blt.n	800fb16 <_svfprintf_r+0x40e>
 800fb00:	464a      	mov	r2, r9
 800fb02:	4631      	mov	r1, r6
 800fb04:	4640      	mov	r0, r8
 800fb06:	f7f8 fc9b 	bl	8008440 <memchr>
 800fb0a:	2800      	cmp	r0, #0
 800fb0c:	f000 80ea 	beq.w	800fce4 <_svfprintf_r+0x5dc>
 800fb10:	ebc8 0900 	rsb	r9, r8, r0
 800fb14:	e0e7      	b.n	800fce6 <_svfprintf_r+0x5de>
 800fb16:	4640      	mov	r0, r8
 800fb18:	f7f8 fcec 	bl	80084f4 <strlen>
 800fb1c:	4681      	mov	r9, r0
 800fb1e:	e0e2      	b.n	800fce6 <_svfprintf_r+0x5de>
 800fb20:	f045 0510 	orr.w	r5, r5, #16
 800fb24:	06ae      	lsls	r6, r5, #26
 800fb26:	d508      	bpl.n	800fb3a <_svfprintf_r+0x432>
 800fb28:	3707      	adds	r7, #7
 800fb2a:	f027 0707 	bic.w	r7, r7, #7
 800fb2e:	f107 0308 	add.w	r3, r7, #8
 800fb32:	9303      	str	r3, [sp, #12]
 800fb34:	e9d7 6700 	ldrd	r6, r7, [r7]
 800fb38:	e00a      	b.n	800fb50 <_svfprintf_r+0x448>
 800fb3a:	1d3b      	adds	r3, r7, #4
 800fb3c:	f015 0f10 	tst.w	r5, #16
 800fb40:	9303      	str	r3, [sp, #12]
 800fb42:	d103      	bne.n	800fb4c <_svfprintf_r+0x444>
 800fb44:	0668      	lsls	r0, r5, #25
 800fb46:	d501      	bpl.n	800fb4c <_svfprintf_r+0x444>
 800fb48:	883e      	ldrh	r6, [r7, #0]
 800fb4a:	e000      	b.n	800fb4e <_svfprintf_r+0x446>
 800fb4c:	683e      	ldr	r6, [r7, #0]
 800fb4e:	2700      	movs	r7, #0
 800fb50:	2301      	movs	r3, #1
 800fb52:	e029      	b.n	800fba8 <_svfprintf_r+0x4a0>
 800fb54:	b10a      	cbz	r2, 800fb5a <_svfprintf_r+0x452>
 800fb56:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800fb5a:	4b61      	ldr	r3, [pc, #388]	; (800fce0 <_svfprintf_r+0x5d8>)
 800fb5c:	9311      	str	r3, [sp, #68]	; 0x44
 800fb5e:	06a9      	lsls	r1, r5, #26
 800fb60:	d508      	bpl.n	800fb74 <_svfprintf_r+0x46c>
 800fb62:	3707      	adds	r7, #7
 800fb64:	f027 0707 	bic.w	r7, r7, #7
 800fb68:	f107 0308 	add.w	r3, r7, #8
 800fb6c:	9303      	str	r3, [sp, #12]
 800fb6e:	e9d7 6700 	ldrd	r6, r7, [r7]
 800fb72:	e00a      	b.n	800fb8a <_svfprintf_r+0x482>
 800fb74:	1d3b      	adds	r3, r7, #4
 800fb76:	f015 0f10 	tst.w	r5, #16
 800fb7a:	9303      	str	r3, [sp, #12]
 800fb7c:	d103      	bne.n	800fb86 <_svfprintf_r+0x47e>
 800fb7e:	066a      	lsls	r2, r5, #25
 800fb80:	d501      	bpl.n	800fb86 <_svfprintf_r+0x47e>
 800fb82:	883e      	ldrh	r6, [r7, #0]
 800fb84:	e000      	b.n	800fb88 <_svfprintf_r+0x480>
 800fb86:	683e      	ldr	r6, [r7, #0]
 800fb88:	2700      	movs	r7, #0
 800fb8a:	07eb      	lsls	r3, r5, #31
 800fb8c:	d50b      	bpl.n	800fba6 <_svfprintf_r+0x49e>
 800fb8e:	ea56 0307 	orrs.w	r3, r6, r7
 800fb92:	d008      	beq.n	800fba6 <_svfprintf_r+0x49e>
 800fb94:	2330      	movs	r3, #48	; 0x30
 800fb96:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800fb9a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800fb9e:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800fba2:	f045 0502 	orr.w	r5, r5, #2
 800fba6:	2302      	movs	r3, #2
 800fba8:	2200      	movs	r2, #0
 800fbaa:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800fbae:	e000      	b.n	800fbb2 <_svfprintf_r+0x4aa>
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	f1b9 0f00 	cmp.w	r9, #0
 800fbb6:	f2c0 855c 	blt.w	8010672 <_svfprintf_r+0xf6a>
 800fbba:	ea56 0207 	orrs.w	r2, r6, r7
 800fbbe:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 800fbc2:	d103      	bne.n	800fbcc <_svfprintf_r+0x4c4>
 800fbc4:	f1b9 0f00 	cmp.w	r9, #0
 800fbc8:	d05f      	beq.n	800fc8a <_svfprintf_r+0x582>
 800fbca:	e006      	b.n	800fbda <_svfprintf_r+0x4d2>
 800fbcc:	460d      	mov	r5, r1
 800fbce:	2b01      	cmp	r3, #1
 800fbd0:	d025      	beq.n	800fc1e <_svfprintf_r+0x516>
 800fbd2:	2b02      	cmp	r3, #2
 800fbd4:	d046      	beq.n	800fc64 <_svfprintf_r+0x55c>
 800fbd6:	4629      	mov	r1, r5
 800fbd8:	e007      	b.n	800fbea <_svfprintf_r+0x4e2>
 800fbda:	460d      	mov	r5, r1
 800fbdc:	2b01      	cmp	r3, #1
 800fbde:	d022      	beq.n	800fc26 <_svfprintf_r+0x51e>
 800fbe0:	2b02      	cmp	r3, #2
 800fbe2:	d03d      	beq.n	800fc60 <_svfprintf_r+0x558>
 800fbe4:	4629      	mov	r1, r5
 800fbe6:	2600      	movs	r6, #0
 800fbe8:	2700      	movs	r7, #0
 800fbea:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800fbee:	08f2      	lsrs	r2, r6, #3
 800fbf0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800fbf4:	08f8      	lsrs	r0, r7, #3
 800fbf6:	f006 0307 	and.w	r3, r6, #7
 800fbfa:	4607      	mov	r7, r0
 800fbfc:	4616      	mov	r6, r2
 800fbfe:	3330      	adds	r3, #48	; 0x30
 800fc00:	ea56 0207 	orrs.w	r2, r6, r7
 800fc04:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800fc08:	d1f1      	bne.n	800fbee <_svfprintf_r+0x4e6>
 800fc0a:	07e8      	lsls	r0, r5, #31
 800fc0c:	d548      	bpl.n	800fca0 <_svfprintf_r+0x598>
 800fc0e:	2b30      	cmp	r3, #48	; 0x30
 800fc10:	d046      	beq.n	800fca0 <_svfprintf_r+0x598>
 800fc12:	2330      	movs	r3, #48	; 0x30
 800fc14:	f808 3c01 	strb.w	r3, [r8, #-1]
 800fc18:	f108 38ff 	add.w	r8, r8, #4294967295
 800fc1c:	e040      	b.n	800fca0 <_svfprintf_r+0x598>
 800fc1e:	2f00      	cmp	r7, #0
 800fc20:	bf08      	it	eq
 800fc22:	2e0a      	cmpeq	r6, #10
 800fc24:	d205      	bcs.n	800fc32 <_svfprintf_r+0x52a>
 800fc26:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800fc2a:	3630      	adds	r6, #48	; 0x30
 800fc2c:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800fc30:	e029      	b.n	800fc86 <_svfprintf_r+0x57e>
 800fc32:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800fc36:	4630      	mov	r0, r6
 800fc38:	4639      	mov	r1, r7
 800fc3a:	220a      	movs	r2, #10
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	f7f9 f941 	bl	8008ec4 <__aeabi_uldivmod>
 800fc42:	3230      	adds	r2, #48	; 0x30
 800fc44:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800fc48:	2300      	movs	r3, #0
 800fc4a:	4630      	mov	r0, r6
 800fc4c:	4639      	mov	r1, r7
 800fc4e:	220a      	movs	r2, #10
 800fc50:	f7f9 f938 	bl	8008ec4 <__aeabi_uldivmod>
 800fc54:	4606      	mov	r6, r0
 800fc56:	460f      	mov	r7, r1
 800fc58:	ea56 0307 	orrs.w	r3, r6, r7
 800fc5c:	d1eb      	bne.n	800fc36 <_svfprintf_r+0x52e>
 800fc5e:	e012      	b.n	800fc86 <_svfprintf_r+0x57e>
 800fc60:	2600      	movs	r6, #0
 800fc62:	2700      	movs	r7, #0
 800fc64:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800fc68:	f006 030f 	and.w	r3, r6, #15
 800fc6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800fc6e:	5cd3      	ldrb	r3, [r2, r3]
 800fc70:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800fc74:	0933      	lsrs	r3, r6, #4
 800fc76:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800fc7a:	093a      	lsrs	r2, r7, #4
 800fc7c:	461e      	mov	r6, r3
 800fc7e:	4617      	mov	r7, r2
 800fc80:	ea56 0307 	orrs.w	r3, r6, r7
 800fc84:	d1f0      	bne.n	800fc68 <_svfprintf_r+0x560>
 800fc86:	4629      	mov	r1, r5
 800fc88:	e00a      	b.n	800fca0 <_svfprintf_r+0x598>
 800fc8a:	b93b      	cbnz	r3, 800fc9c <_svfprintf_r+0x594>
 800fc8c:	07ea      	lsls	r2, r5, #31
 800fc8e:	d505      	bpl.n	800fc9c <_svfprintf_r+0x594>
 800fc90:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800fc94:	2330      	movs	r3, #48	; 0x30
 800fc96:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800fc9a:	e001      	b.n	800fca0 <_svfprintf_r+0x598>
 800fc9c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800fca0:	464e      	mov	r6, r9
 800fca2:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800fca6:	ebc8 0909 	rsb	r9, r8, r9
 800fcaa:	460d      	mov	r5, r1
 800fcac:	2700      	movs	r7, #0
 800fcae:	e01b      	b.n	800fce8 <_svfprintf_r+0x5e0>
 800fcb0:	b10a      	cbz	r2, 800fcb6 <_svfprintf_r+0x5ae>
 800fcb2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800fcb6:	9b02      	ldr	r3, [sp, #8]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	f000 83a0 	beq.w	80103fe <_svfprintf_r+0xcf6>
 800fcbe:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800fcc2:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800fcc6:	2600      	movs	r6, #0
 800fcc8:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800fccc:	9703      	str	r7, [sp, #12]
 800fcce:	f04f 0901 	mov.w	r9, #1
 800fcd2:	4637      	mov	r7, r6
 800fcd4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800fcd8:	e006      	b.n	800fce8 <_svfprintf_r+0x5e0>
 800fcda:	bf00      	nop
 800fcdc:	7fefffff 	.word	0x7fefffff
 800fce0:	08013621 	.word	0x08013621
 800fce4:	4606      	mov	r6, r0
 800fce6:	4637      	mov	r7, r6
 800fce8:	454e      	cmp	r6, r9
 800fcea:	4633      	mov	r3, r6
 800fcec:	bfb8      	it	lt
 800fcee:	464b      	movlt	r3, r9
 800fcf0:	930b      	str	r3, [sp, #44]	; 0x2c
 800fcf2:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800fcf6:	b113      	cbz	r3, 800fcfe <_svfprintf_r+0x5f6>
 800fcf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fcfa:	3301      	adds	r3, #1
 800fcfc:	930b      	str	r3, [sp, #44]	; 0x2c
 800fcfe:	f015 0302 	ands.w	r3, r5, #2
 800fd02:	9314      	str	r3, [sp, #80]	; 0x50
 800fd04:	bf1e      	ittt	ne
 800fd06:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800fd08:	3302      	addne	r3, #2
 800fd0a:	930b      	strne	r3, [sp, #44]	; 0x2c
 800fd0c:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800fd10:	9315      	str	r3, [sp, #84]	; 0x54
 800fd12:	d139      	bne.n	800fd88 <_svfprintf_r+0x680>
 800fd14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fd18:	1a9b      	subs	r3, r3, r2
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	930c      	str	r3, [sp, #48]	; 0x30
 800fd1e:	dd33      	ble.n	800fd88 <_svfprintf_r+0x680>
 800fd20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fd22:	2b10      	cmp	r3, #16
 800fd24:	4ba6      	ldr	r3, [pc, #664]	; (800ffc0 <_svfprintf_r+0x8b8>)
 800fd26:	6023      	str	r3, [r4, #0]
 800fd28:	dd18      	ble.n	800fd5c <_svfprintf_r+0x654>
 800fd2a:	2310      	movs	r3, #16
 800fd2c:	6063      	str	r3, [r4, #4]
 800fd2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd30:	3310      	adds	r3, #16
 800fd32:	9321      	str	r3, [sp, #132]	; 0x84
 800fd34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fd36:	3301      	adds	r3, #1
 800fd38:	2b07      	cmp	r3, #7
 800fd3a:	9320      	str	r3, [sp, #128]	; 0x80
 800fd3c:	dc01      	bgt.n	800fd42 <_svfprintf_r+0x63a>
 800fd3e:	3408      	adds	r4, #8
 800fd40:	e008      	b.n	800fd54 <_svfprintf_r+0x64c>
 800fd42:	aa1f      	add	r2, sp, #124	; 0x7c
 800fd44:	4659      	mov	r1, fp
 800fd46:	4650      	mov	r0, sl
 800fd48:	f002 f9d1 	bl	80120ee <__ssprint_r>
 800fd4c:	2800      	cmp	r0, #0
 800fd4e:	f040 835d 	bne.w	801040c <_svfprintf_r+0xd04>
 800fd52:	ac2c      	add	r4, sp, #176	; 0xb0
 800fd54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fd56:	3b10      	subs	r3, #16
 800fd58:	930c      	str	r3, [sp, #48]	; 0x30
 800fd5a:	e7e1      	b.n	800fd20 <_svfprintf_r+0x618>
 800fd5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fd5e:	6063      	str	r3, [r4, #4]
 800fd60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fd62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd64:	4413      	add	r3, r2
 800fd66:	9321      	str	r3, [sp, #132]	; 0x84
 800fd68:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fd6a:	3301      	adds	r3, #1
 800fd6c:	2b07      	cmp	r3, #7
 800fd6e:	9320      	str	r3, [sp, #128]	; 0x80
 800fd70:	dc01      	bgt.n	800fd76 <_svfprintf_r+0x66e>
 800fd72:	3408      	adds	r4, #8
 800fd74:	e008      	b.n	800fd88 <_svfprintf_r+0x680>
 800fd76:	aa1f      	add	r2, sp, #124	; 0x7c
 800fd78:	4659      	mov	r1, fp
 800fd7a:	4650      	mov	r0, sl
 800fd7c:	f002 f9b7 	bl	80120ee <__ssprint_r>
 800fd80:	2800      	cmp	r0, #0
 800fd82:	f040 8343 	bne.w	801040c <_svfprintf_r+0xd04>
 800fd86:	ac2c      	add	r4, sp, #176	; 0xb0
 800fd88:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800fd8c:	b1bb      	cbz	r3, 800fdbe <_svfprintf_r+0x6b6>
 800fd8e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800fd92:	6023      	str	r3, [r4, #0]
 800fd94:	2301      	movs	r3, #1
 800fd96:	6063      	str	r3, [r4, #4]
 800fd98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd9a:	3301      	adds	r3, #1
 800fd9c:	9321      	str	r3, [sp, #132]	; 0x84
 800fd9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fda0:	3301      	adds	r3, #1
 800fda2:	2b07      	cmp	r3, #7
 800fda4:	9320      	str	r3, [sp, #128]	; 0x80
 800fda6:	dc01      	bgt.n	800fdac <_svfprintf_r+0x6a4>
 800fda8:	3408      	adds	r4, #8
 800fdaa:	e008      	b.n	800fdbe <_svfprintf_r+0x6b6>
 800fdac:	aa1f      	add	r2, sp, #124	; 0x7c
 800fdae:	4659      	mov	r1, fp
 800fdb0:	4650      	mov	r0, sl
 800fdb2:	f002 f99c 	bl	80120ee <__ssprint_r>
 800fdb6:	2800      	cmp	r0, #0
 800fdb8:	f040 8328 	bne.w	801040c <_svfprintf_r+0xd04>
 800fdbc:	ac2c      	add	r4, sp, #176	; 0xb0
 800fdbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fdc0:	b1b3      	cbz	r3, 800fdf0 <_svfprintf_r+0x6e8>
 800fdc2:	ab18      	add	r3, sp, #96	; 0x60
 800fdc4:	6023      	str	r3, [r4, #0]
 800fdc6:	2302      	movs	r3, #2
 800fdc8:	6063      	str	r3, [r4, #4]
 800fdca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fdcc:	3302      	adds	r3, #2
 800fdce:	9321      	str	r3, [sp, #132]	; 0x84
 800fdd0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fdd2:	3301      	adds	r3, #1
 800fdd4:	2b07      	cmp	r3, #7
 800fdd6:	9320      	str	r3, [sp, #128]	; 0x80
 800fdd8:	dc01      	bgt.n	800fdde <_svfprintf_r+0x6d6>
 800fdda:	3408      	adds	r4, #8
 800fddc:	e008      	b.n	800fdf0 <_svfprintf_r+0x6e8>
 800fdde:	aa1f      	add	r2, sp, #124	; 0x7c
 800fde0:	4659      	mov	r1, fp
 800fde2:	4650      	mov	r0, sl
 800fde4:	f002 f983 	bl	80120ee <__ssprint_r>
 800fde8:	2800      	cmp	r0, #0
 800fdea:	f040 830f 	bne.w	801040c <_svfprintf_r+0xd04>
 800fdee:	ac2c      	add	r4, sp, #176	; 0xb0
 800fdf0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fdf2:	2b80      	cmp	r3, #128	; 0x80
 800fdf4:	d135      	bne.n	800fe62 <_svfprintf_r+0x75a>
 800fdf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fdf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fdfa:	1a9b      	subs	r3, r3, r2
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	dd30      	ble.n	800fe62 <_svfprintf_r+0x75a>
 800fe00:	4a70      	ldr	r2, [pc, #448]	; (800ffc4 <_svfprintf_r+0x8bc>)
 800fe02:	6022      	str	r2, [r4, #0]
 800fe04:	2b10      	cmp	r3, #16
 800fe06:	dd18      	ble.n	800fe3a <_svfprintf_r+0x732>
 800fe08:	2210      	movs	r2, #16
 800fe0a:	6062      	str	r2, [r4, #4]
 800fe0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fe0e:	3210      	adds	r2, #16
 800fe10:	9221      	str	r2, [sp, #132]	; 0x84
 800fe12:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800fe14:	3201      	adds	r2, #1
 800fe16:	2a07      	cmp	r2, #7
 800fe18:	9220      	str	r2, [sp, #128]	; 0x80
 800fe1a:	dc01      	bgt.n	800fe20 <_svfprintf_r+0x718>
 800fe1c:	3408      	adds	r4, #8
 800fe1e:	e00a      	b.n	800fe36 <_svfprintf_r+0x72e>
 800fe20:	aa1f      	add	r2, sp, #124	; 0x7c
 800fe22:	4659      	mov	r1, fp
 800fe24:	4650      	mov	r0, sl
 800fe26:	930c      	str	r3, [sp, #48]	; 0x30
 800fe28:	f002 f961 	bl	80120ee <__ssprint_r>
 800fe2c:	2800      	cmp	r0, #0
 800fe2e:	f040 82ed 	bne.w	801040c <_svfprintf_r+0xd04>
 800fe32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe34:	ac2c      	add	r4, sp, #176	; 0xb0
 800fe36:	3b10      	subs	r3, #16
 800fe38:	e7e2      	b.n	800fe00 <_svfprintf_r+0x6f8>
 800fe3a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fe3c:	6063      	str	r3, [r4, #4]
 800fe3e:	4413      	add	r3, r2
 800fe40:	9321      	str	r3, [sp, #132]	; 0x84
 800fe42:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fe44:	3301      	adds	r3, #1
 800fe46:	2b07      	cmp	r3, #7
 800fe48:	9320      	str	r3, [sp, #128]	; 0x80
 800fe4a:	dc01      	bgt.n	800fe50 <_svfprintf_r+0x748>
 800fe4c:	3408      	adds	r4, #8
 800fe4e:	e008      	b.n	800fe62 <_svfprintf_r+0x75a>
 800fe50:	aa1f      	add	r2, sp, #124	; 0x7c
 800fe52:	4659      	mov	r1, fp
 800fe54:	4650      	mov	r0, sl
 800fe56:	f002 f94a 	bl	80120ee <__ssprint_r>
 800fe5a:	2800      	cmp	r0, #0
 800fe5c:	f040 82d6 	bne.w	801040c <_svfprintf_r+0xd04>
 800fe60:	ac2c      	add	r4, sp, #176	; 0xb0
 800fe62:	ebc9 0606 	rsb	r6, r9, r6
 800fe66:	2e00      	cmp	r6, #0
 800fe68:	dd2e      	ble.n	800fec8 <_svfprintf_r+0x7c0>
 800fe6a:	4b56      	ldr	r3, [pc, #344]	; (800ffc4 <_svfprintf_r+0x8bc>)
 800fe6c:	6023      	str	r3, [r4, #0]
 800fe6e:	2e10      	cmp	r6, #16
 800fe70:	dd16      	ble.n	800fea0 <_svfprintf_r+0x798>
 800fe72:	2310      	movs	r3, #16
 800fe74:	6063      	str	r3, [r4, #4]
 800fe76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe78:	3310      	adds	r3, #16
 800fe7a:	9321      	str	r3, [sp, #132]	; 0x84
 800fe7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fe7e:	3301      	adds	r3, #1
 800fe80:	2b07      	cmp	r3, #7
 800fe82:	9320      	str	r3, [sp, #128]	; 0x80
 800fe84:	dc01      	bgt.n	800fe8a <_svfprintf_r+0x782>
 800fe86:	3408      	adds	r4, #8
 800fe88:	e008      	b.n	800fe9c <_svfprintf_r+0x794>
 800fe8a:	aa1f      	add	r2, sp, #124	; 0x7c
 800fe8c:	4659      	mov	r1, fp
 800fe8e:	4650      	mov	r0, sl
 800fe90:	f002 f92d 	bl	80120ee <__ssprint_r>
 800fe94:	2800      	cmp	r0, #0
 800fe96:	f040 82b9 	bne.w	801040c <_svfprintf_r+0xd04>
 800fe9a:	ac2c      	add	r4, sp, #176	; 0xb0
 800fe9c:	3e10      	subs	r6, #16
 800fe9e:	e7e4      	b.n	800fe6a <_svfprintf_r+0x762>
 800fea0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fea2:	9821      	ldr	r0, [sp, #132]	; 0x84
 800fea4:	6066      	str	r6, [r4, #4]
 800fea6:	3301      	adds	r3, #1
 800fea8:	4406      	add	r6, r0
 800feaa:	2b07      	cmp	r3, #7
 800feac:	9621      	str	r6, [sp, #132]	; 0x84
 800feae:	9320      	str	r3, [sp, #128]	; 0x80
 800feb0:	dc01      	bgt.n	800feb6 <_svfprintf_r+0x7ae>
 800feb2:	3408      	adds	r4, #8
 800feb4:	e008      	b.n	800fec8 <_svfprintf_r+0x7c0>
 800feb6:	aa1f      	add	r2, sp, #124	; 0x7c
 800feb8:	4659      	mov	r1, fp
 800feba:	4650      	mov	r0, sl
 800febc:	f002 f917 	bl	80120ee <__ssprint_r>
 800fec0:	2800      	cmp	r0, #0
 800fec2:	f040 82a3 	bne.w	801040c <_svfprintf_r+0xd04>
 800fec6:	ac2c      	add	r4, sp, #176	; 0xb0
 800fec8:	05eb      	lsls	r3, r5, #23
 800feca:	d414      	bmi.n	800fef6 <_svfprintf_r+0x7ee>
 800fecc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fece:	e884 0300 	stmia.w	r4, {r8, r9}
 800fed2:	444b      	add	r3, r9
 800fed4:	9321      	str	r3, [sp, #132]	; 0x84
 800fed6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fed8:	3301      	adds	r3, #1
 800feda:	2b07      	cmp	r3, #7
 800fedc:	9320      	str	r3, [sp, #128]	; 0x80
 800fede:	f340 8244 	ble.w	801036a <_svfprintf_r+0xc62>
 800fee2:	aa1f      	add	r2, sp, #124	; 0x7c
 800fee4:	4659      	mov	r1, fp
 800fee6:	4650      	mov	r0, sl
 800fee8:	f002 f901 	bl	80120ee <__ssprint_r>
 800feec:	2800      	cmp	r0, #0
 800feee:	f040 828d 	bne.w	801040c <_svfprintf_r+0xd04>
 800fef2:	ac2c      	add	r4, sp, #176	; 0xb0
 800fef4:	e23a      	b.n	801036c <_svfprintf_r+0xc64>
 800fef6:	9b02      	ldr	r3, [sp, #8]
 800fef8:	2b65      	cmp	r3, #101	; 0x65
 800fefa:	f340 81ad 	ble.w	8010258 <_svfprintf_r+0xb50>
 800fefe:	2200      	movs	r2, #0
 800ff00:	2300      	movs	r3, #0
 800ff02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ff06:	f7f8 ff1d 	bl	8008d44 <__aeabi_dcmpeq>
 800ff0a:	2800      	cmp	r0, #0
 800ff0c:	d05e      	beq.n	800ffcc <_svfprintf_r+0x8c4>
 800ff0e:	4b2e      	ldr	r3, [pc, #184]	; (800ffc8 <_svfprintf_r+0x8c0>)
 800ff10:	6023      	str	r3, [r4, #0]
 800ff12:	2301      	movs	r3, #1
 800ff14:	6063      	str	r3, [r4, #4]
 800ff16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff18:	3301      	adds	r3, #1
 800ff1a:	9321      	str	r3, [sp, #132]	; 0x84
 800ff1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ff1e:	3301      	adds	r3, #1
 800ff20:	2b07      	cmp	r3, #7
 800ff22:	9320      	str	r3, [sp, #128]	; 0x80
 800ff24:	dc01      	bgt.n	800ff2a <_svfprintf_r+0x822>
 800ff26:	3408      	adds	r4, #8
 800ff28:	e008      	b.n	800ff3c <_svfprintf_r+0x834>
 800ff2a:	aa1f      	add	r2, sp, #124	; 0x7c
 800ff2c:	4659      	mov	r1, fp
 800ff2e:	4650      	mov	r0, sl
 800ff30:	f002 f8dd 	bl	80120ee <__ssprint_r>
 800ff34:	2800      	cmp	r0, #0
 800ff36:	f040 8269 	bne.w	801040c <_svfprintf_r+0xd04>
 800ff3a:	ac2c      	add	r4, sp, #176	; 0xb0
 800ff3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ff3e:	9a04      	ldr	r2, [sp, #16]
 800ff40:	4293      	cmp	r3, r2
 800ff42:	db02      	blt.n	800ff4a <_svfprintf_r+0x842>
 800ff44:	07ee      	lsls	r6, r5, #31
 800ff46:	f140 8211 	bpl.w	801036c <_svfprintf_r+0xc64>
 800ff4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff4c:	6023      	str	r3, [r4, #0]
 800ff4e:	9b08      	ldr	r3, [sp, #32]
 800ff50:	6063      	str	r3, [r4, #4]
 800ff52:	9a08      	ldr	r2, [sp, #32]
 800ff54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff56:	4413      	add	r3, r2
 800ff58:	9321      	str	r3, [sp, #132]	; 0x84
 800ff5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ff5c:	3301      	adds	r3, #1
 800ff5e:	2b07      	cmp	r3, #7
 800ff60:	9320      	str	r3, [sp, #128]	; 0x80
 800ff62:	dc01      	bgt.n	800ff68 <_svfprintf_r+0x860>
 800ff64:	3408      	adds	r4, #8
 800ff66:	e008      	b.n	800ff7a <_svfprintf_r+0x872>
 800ff68:	aa1f      	add	r2, sp, #124	; 0x7c
 800ff6a:	4659      	mov	r1, fp
 800ff6c:	4650      	mov	r0, sl
 800ff6e:	f002 f8be 	bl	80120ee <__ssprint_r>
 800ff72:	2800      	cmp	r0, #0
 800ff74:	f040 824a 	bne.w	801040c <_svfprintf_r+0xd04>
 800ff78:	ac2c      	add	r4, sp, #176	; 0xb0
 800ff7a:	9b04      	ldr	r3, [sp, #16]
 800ff7c:	1e5e      	subs	r6, r3, #1
 800ff7e:	2e00      	cmp	r6, #0
 800ff80:	f340 81f4 	ble.w	801036c <_svfprintf_r+0xc64>
 800ff84:	4f0f      	ldr	r7, [pc, #60]	; (800ffc4 <_svfprintf_r+0x8bc>)
 800ff86:	f04f 0810 	mov.w	r8, #16
 800ff8a:	2e10      	cmp	r6, #16
 800ff8c:	f340 8159 	ble.w	8010242 <_svfprintf_r+0xb3a>
 800ff90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff92:	3310      	adds	r3, #16
 800ff94:	9321      	str	r3, [sp, #132]	; 0x84
 800ff96:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ff98:	3301      	adds	r3, #1
 800ff9a:	2b07      	cmp	r3, #7
 800ff9c:	e884 0180 	stmia.w	r4, {r7, r8}
 800ffa0:	9320      	str	r3, [sp, #128]	; 0x80
 800ffa2:	dc01      	bgt.n	800ffa8 <_svfprintf_r+0x8a0>
 800ffa4:	3408      	adds	r4, #8
 800ffa6:	e008      	b.n	800ffba <_svfprintf_r+0x8b2>
 800ffa8:	aa1f      	add	r2, sp, #124	; 0x7c
 800ffaa:	4659      	mov	r1, fp
 800ffac:	4650      	mov	r0, sl
 800ffae:	f002 f89e 	bl	80120ee <__ssprint_r>
 800ffb2:	2800      	cmp	r0, #0
 800ffb4:	f040 822a 	bne.w	801040c <_svfprintf_r+0xd04>
 800ffb8:	ac2c      	add	r4, sp, #176	; 0xb0
 800ffba:	3e10      	subs	r6, #16
 800ffbc:	e7e5      	b.n	800ff8a <_svfprintf_r+0x882>
 800ffbe:	bf00      	nop
 800ffc0:	08013634 	.word	0x08013634
 800ffc4:	080135f0 	.word	0x080135f0
 800ffc8:	08013632 	.word	0x08013632
 800ffcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	dc7c      	bgt.n	80100cc <_svfprintf_r+0x9c4>
 800ffd2:	4b9f      	ldr	r3, [pc, #636]	; (8010250 <_svfprintf_r+0xb48>)
 800ffd4:	6023      	str	r3, [r4, #0]
 800ffd6:	2301      	movs	r3, #1
 800ffd8:	6063      	str	r3, [r4, #4]
 800ffda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ffdc:	3301      	adds	r3, #1
 800ffde:	9321      	str	r3, [sp, #132]	; 0x84
 800ffe0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ffe2:	3301      	adds	r3, #1
 800ffe4:	2b07      	cmp	r3, #7
 800ffe6:	9320      	str	r3, [sp, #128]	; 0x80
 800ffe8:	dc01      	bgt.n	800ffee <_svfprintf_r+0x8e6>
 800ffea:	3408      	adds	r4, #8
 800ffec:	e008      	b.n	8010000 <_svfprintf_r+0x8f8>
 800ffee:	aa1f      	add	r2, sp, #124	; 0x7c
 800fff0:	4659      	mov	r1, fp
 800fff2:	4650      	mov	r0, sl
 800fff4:	f002 f87b 	bl	80120ee <__ssprint_r>
 800fff8:	2800      	cmp	r0, #0
 800fffa:	f040 8207 	bne.w	801040c <_svfprintf_r+0xd04>
 800fffe:	ac2c      	add	r4, sp, #176	; 0xb0
 8010000:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010002:	b923      	cbnz	r3, 801000e <_svfprintf_r+0x906>
 8010004:	9b04      	ldr	r3, [sp, #16]
 8010006:	b913      	cbnz	r3, 801000e <_svfprintf_r+0x906>
 8010008:	07e8      	lsls	r0, r5, #31
 801000a:	f140 81af 	bpl.w	801036c <_svfprintf_r+0xc64>
 801000e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010010:	6023      	str	r3, [r4, #0]
 8010012:	9b08      	ldr	r3, [sp, #32]
 8010014:	6063      	str	r3, [r4, #4]
 8010016:	9a08      	ldr	r2, [sp, #32]
 8010018:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801001a:	4413      	add	r3, r2
 801001c:	9321      	str	r3, [sp, #132]	; 0x84
 801001e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010020:	3301      	adds	r3, #1
 8010022:	2b07      	cmp	r3, #7
 8010024:	9320      	str	r3, [sp, #128]	; 0x80
 8010026:	dc02      	bgt.n	801002e <_svfprintf_r+0x926>
 8010028:	f104 0308 	add.w	r3, r4, #8
 801002c:	e008      	b.n	8010040 <_svfprintf_r+0x938>
 801002e:	aa1f      	add	r2, sp, #124	; 0x7c
 8010030:	4659      	mov	r1, fp
 8010032:	4650      	mov	r0, sl
 8010034:	f002 f85b 	bl	80120ee <__ssprint_r>
 8010038:	2800      	cmp	r0, #0
 801003a:	f040 81e7 	bne.w	801040c <_svfprintf_r+0xd04>
 801003e:	ab2c      	add	r3, sp, #176	; 0xb0
 8010040:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8010042:	4276      	negs	r6, r6
 8010044:	2e00      	cmp	r6, #0
 8010046:	dd30      	ble.n	80100aa <_svfprintf_r+0x9a2>
 8010048:	4f82      	ldr	r7, [pc, #520]	; (8010254 <_svfprintf_r+0xb4c>)
 801004a:	2410      	movs	r4, #16
 801004c:	2e10      	cmp	r6, #16
 801004e:	dd16      	ble.n	801007e <_svfprintf_r+0x976>
 8010050:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010052:	601f      	str	r7, [r3, #0]
 8010054:	3210      	adds	r2, #16
 8010056:	9221      	str	r2, [sp, #132]	; 0x84
 8010058:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801005a:	605c      	str	r4, [r3, #4]
 801005c:	3201      	adds	r2, #1
 801005e:	2a07      	cmp	r2, #7
 8010060:	9220      	str	r2, [sp, #128]	; 0x80
 8010062:	dc01      	bgt.n	8010068 <_svfprintf_r+0x960>
 8010064:	3308      	adds	r3, #8
 8010066:	e008      	b.n	801007a <_svfprintf_r+0x972>
 8010068:	aa1f      	add	r2, sp, #124	; 0x7c
 801006a:	4659      	mov	r1, fp
 801006c:	4650      	mov	r0, sl
 801006e:	f002 f83e 	bl	80120ee <__ssprint_r>
 8010072:	2800      	cmp	r0, #0
 8010074:	f040 81ca 	bne.w	801040c <_svfprintf_r+0xd04>
 8010078:	ab2c      	add	r3, sp, #176	; 0xb0
 801007a:	3e10      	subs	r6, #16
 801007c:	e7e6      	b.n	801004c <_svfprintf_r+0x944>
 801007e:	4a75      	ldr	r2, [pc, #468]	; (8010254 <_svfprintf_r+0xb4c>)
 8010080:	e883 0044 	stmia.w	r3, {r2, r6}
 8010084:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010086:	4416      	add	r6, r2
 8010088:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801008a:	9621      	str	r6, [sp, #132]	; 0x84
 801008c:	3201      	adds	r2, #1
 801008e:	2a07      	cmp	r2, #7
 8010090:	9220      	str	r2, [sp, #128]	; 0x80
 8010092:	dc01      	bgt.n	8010098 <_svfprintf_r+0x990>
 8010094:	3308      	adds	r3, #8
 8010096:	e008      	b.n	80100aa <_svfprintf_r+0x9a2>
 8010098:	aa1f      	add	r2, sp, #124	; 0x7c
 801009a:	4659      	mov	r1, fp
 801009c:	4650      	mov	r0, sl
 801009e:	f002 f826 	bl	80120ee <__ssprint_r>
 80100a2:	2800      	cmp	r0, #0
 80100a4:	f040 81b2 	bne.w	801040c <_svfprintf_r+0xd04>
 80100a8:	ab2c      	add	r3, sp, #176	; 0xb0
 80100aa:	9a04      	ldr	r2, [sp, #16]
 80100ac:	605a      	str	r2, [r3, #4]
 80100ae:	9904      	ldr	r1, [sp, #16]
 80100b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80100b2:	f8c3 8000 	str.w	r8, [r3]
 80100b6:	440a      	add	r2, r1
 80100b8:	9221      	str	r2, [sp, #132]	; 0x84
 80100ba:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80100bc:	3201      	adds	r2, #1
 80100be:	2a07      	cmp	r2, #7
 80100c0:	9220      	str	r2, [sp, #128]	; 0x80
 80100c2:	f73f af0e 	bgt.w	800fee2 <_svfprintf_r+0x7da>
 80100c6:	f103 0408 	add.w	r4, r3, #8
 80100ca:	e14f      	b.n	801036c <_svfprintf_r+0xc64>
 80100cc:	9b04      	ldr	r3, [sp, #16]
 80100ce:	42bb      	cmp	r3, r7
 80100d0:	bfa8      	it	ge
 80100d2:	463b      	movge	r3, r7
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	461e      	mov	r6, r3
 80100d8:	dd15      	ble.n	8010106 <_svfprintf_r+0x9fe>
 80100da:	6063      	str	r3, [r4, #4]
 80100dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100de:	f8c4 8000 	str.w	r8, [r4]
 80100e2:	4433      	add	r3, r6
 80100e4:	9321      	str	r3, [sp, #132]	; 0x84
 80100e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80100e8:	3301      	adds	r3, #1
 80100ea:	2b07      	cmp	r3, #7
 80100ec:	9320      	str	r3, [sp, #128]	; 0x80
 80100ee:	dc01      	bgt.n	80100f4 <_svfprintf_r+0x9ec>
 80100f0:	3408      	adds	r4, #8
 80100f2:	e008      	b.n	8010106 <_svfprintf_r+0x9fe>
 80100f4:	aa1f      	add	r2, sp, #124	; 0x7c
 80100f6:	4659      	mov	r1, fp
 80100f8:	4650      	mov	r0, sl
 80100fa:	f001 fff8 	bl	80120ee <__ssprint_r>
 80100fe:	2800      	cmp	r0, #0
 8010100:	f040 8184 	bne.w	801040c <_svfprintf_r+0xd04>
 8010104:	ac2c      	add	r4, sp, #176	; 0xb0
 8010106:	2e00      	cmp	r6, #0
 8010108:	bfac      	ite	ge
 801010a:	1bbe      	subge	r6, r7, r6
 801010c:	463e      	movlt	r6, r7
 801010e:	2e00      	cmp	r6, #0
 8010110:	dd30      	ble.n	8010174 <_svfprintf_r+0xa6c>
 8010112:	f04f 0910 	mov.w	r9, #16
 8010116:	4b4f      	ldr	r3, [pc, #316]	; (8010254 <_svfprintf_r+0xb4c>)
 8010118:	6023      	str	r3, [r4, #0]
 801011a:	2e10      	cmp	r6, #16
 801011c:	dd16      	ble.n	801014c <_svfprintf_r+0xa44>
 801011e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010120:	f8c4 9004 	str.w	r9, [r4, #4]
 8010124:	3310      	adds	r3, #16
 8010126:	9321      	str	r3, [sp, #132]	; 0x84
 8010128:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801012a:	3301      	adds	r3, #1
 801012c:	2b07      	cmp	r3, #7
 801012e:	9320      	str	r3, [sp, #128]	; 0x80
 8010130:	dc01      	bgt.n	8010136 <_svfprintf_r+0xa2e>
 8010132:	3408      	adds	r4, #8
 8010134:	e008      	b.n	8010148 <_svfprintf_r+0xa40>
 8010136:	aa1f      	add	r2, sp, #124	; 0x7c
 8010138:	4659      	mov	r1, fp
 801013a:	4650      	mov	r0, sl
 801013c:	f001 ffd7 	bl	80120ee <__ssprint_r>
 8010140:	2800      	cmp	r0, #0
 8010142:	f040 8163 	bne.w	801040c <_svfprintf_r+0xd04>
 8010146:	ac2c      	add	r4, sp, #176	; 0xb0
 8010148:	3e10      	subs	r6, #16
 801014a:	e7e4      	b.n	8010116 <_svfprintf_r+0xa0e>
 801014c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801014e:	6066      	str	r6, [r4, #4]
 8010150:	441e      	add	r6, r3
 8010152:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010154:	9621      	str	r6, [sp, #132]	; 0x84
 8010156:	3301      	adds	r3, #1
 8010158:	2b07      	cmp	r3, #7
 801015a:	9320      	str	r3, [sp, #128]	; 0x80
 801015c:	dc01      	bgt.n	8010162 <_svfprintf_r+0xa5a>
 801015e:	3408      	adds	r4, #8
 8010160:	e008      	b.n	8010174 <_svfprintf_r+0xa6c>
 8010162:	aa1f      	add	r2, sp, #124	; 0x7c
 8010164:	4659      	mov	r1, fp
 8010166:	4650      	mov	r0, sl
 8010168:	f001 ffc1 	bl	80120ee <__ssprint_r>
 801016c:	2800      	cmp	r0, #0
 801016e:	f040 814d 	bne.w	801040c <_svfprintf_r+0xd04>
 8010172:	ac2c      	add	r4, sp, #176	; 0xb0
 8010174:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010176:	9a04      	ldr	r2, [sp, #16]
 8010178:	4293      	cmp	r3, r2
 801017a:	4447      	add	r7, r8
 801017c:	db01      	blt.n	8010182 <_svfprintf_r+0xa7a>
 801017e:	07e9      	lsls	r1, r5, #31
 8010180:	d517      	bpl.n	80101b2 <_svfprintf_r+0xaaa>
 8010182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010184:	6023      	str	r3, [r4, #0]
 8010186:	9b08      	ldr	r3, [sp, #32]
 8010188:	6063      	str	r3, [r4, #4]
 801018a:	9a08      	ldr	r2, [sp, #32]
 801018c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801018e:	4413      	add	r3, r2
 8010190:	9321      	str	r3, [sp, #132]	; 0x84
 8010192:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010194:	3301      	adds	r3, #1
 8010196:	2b07      	cmp	r3, #7
 8010198:	9320      	str	r3, [sp, #128]	; 0x80
 801019a:	dc01      	bgt.n	80101a0 <_svfprintf_r+0xa98>
 801019c:	3408      	adds	r4, #8
 801019e:	e008      	b.n	80101b2 <_svfprintf_r+0xaaa>
 80101a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80101a2:	4659      	mov	r1, fp
 80101a4:	4650      	mov	r0, sl
 80101a6:	f001 ffa2 	bl	80120ee <__ssprint_r>
 80101aa:	2800      	cmp	r0, #0
 80101ac:	f040 812e 	bne.w	801040c <_svfprintf_r+0xd04>
 80101b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80101b2:	9b04      	ldr	r3, [sp, #16]
 80101b4:	9a04      	ldr	r2, [sp, #16]
 80101b6:	eb08 0603 	add.w	r6, r8, r3
 80101ba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80101bc:	1bf6      	subs	r6, r6, r7
 80101be:	1ad3      	subs	r3, r2, r3
 80101c0:	429e      	cmp	r6, r3
 80101c2:	bfa8      	it	ge
 80101c4:	461e      	movge	r6, r3
 80101c6:	2e00      	cmp	r6, #0
 80101c8:	dd14      	ble.n	80101f4 <_svfprintf_r+0xaec>
 80101ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80101cc:	6027      	str	r7, [r4, #0]
 80101ce:	4433      	add	r3, r6
 80101d0:	9321      	str	r3, [sp, #132]	; 0x84
 80101d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80101d4:	6066      	str	r6, [r4, #4]
 80101d6:	3301      	adds	r3, #1
 80101d8:	2b07      	cmp	r3, #7
 80101da:	9320      	str	r3, [sp, #128]	; 0x80
 80101dc:	dc01      	bgt.n	80101e2 <_svfprintf_r+0xada>
 80101de:	3408      	adds	r4, #8
 80101e0:	e008      	b.n	80101f4 <_svfprintf_r+0xaec>
 80101e2:	aa1f      	add	r2, sp, #124	; 0x7c
 80101e4:	4659      	mov	r1, fp
 80101e6:	4650      	mov	r0, sl
 80101e8:	f001 ff81 	bl	80120ee <__ssprint_r>
 80101ec:	2800      	cmp	r0, #0
 80101ee:	f040 810d 	bne.w	801040c <_svfprintf_r+0xd04>
 80101f2:	ac2c      	add	r4, sp, #176	; 0xb0
 80101f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80101f6:	9a04      	ldr	r2, [sp, #16]
 80101f8:	2e00      	cmp	r6, #0
 80101fa:	eba2 0303 	sub.w	r3, r2, r3
 80101fe:	bfac      	ite	ge
 8010200:	1b9e      	subge	r6, r3, r6
 8010202:	461e      	movlt	r6, r3
 8010204:	2e00      	cmp	r6, #0
 8010206:	f340 80b1 	ble.w	801036c <_svfprintf_r+0xc64>
 801020a:	4f12      	ldr	r7, [pc, #72]	; (8010254 <_svfprintf_r+0xb4c>)
 801020c:	f04f 0810 	mov.w	r8, #16
 8010210:	2e10      	cmp	r6, #16
 8010212:	dd16      	ble.n	8010242 <_svfprintf_r+0xb3a>
 8010214:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010216:	3310      	adds	r3, #16
 8010218:	9321      	str	r3, [sp, #132]	; 0x84
 801021a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801021c:	3301      	adds	r3, #1
 801021e:	2b07      	cmp	r3, #7
 8010220:	e884 0180 	stmia.w	r4, {r7, r8}
 8010224:	9320      	str	r3, [sp, #128]	; 0x80
 8010226:	dc01      	bgt.n	801022c <_svfprintf_r+0xb24>
 8010228:	3408      	adds	r4, #8
 801022a:	e008      	b.n	801023e <_svfprintf_r+0xb36>
 801022c:	aa1f      	add	r2, sp, #124	; 0x7c
 801022e:	4659      	mov	r1, fp
 8010230:	4650      	mov	r0, sl
 8010232:	f001 ff5c 	bl	80120ee <__ssprint_r>
 8010236:	2800      	cmp	r0, #0
 8010238:	f040 80e8 	bne.w	801040c <_svfprintf_r+0xd04>
 801023c:	ac2c      	add	r4, sp, #176	; 0xb0
 801023e:	3e10      	subs	r6, #16
 8010240:	e7e6      	b.n	8010210 <_svfprintf_r+0xb08>
 8010242:	4b04      	ldr	r3, [pc, #16]	; (8010254 <_svfprintf_r+0xb4c>)
 8010244:	e884 0048 	stmia.w	r4, {r3, r6}
 8010248:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801024a:	441e      	add	r6, r3
 801024c:	9621      	str	r6, [sp, #132]	; 0x84
 801024e:	e642      	b.n	800fed6 <_svfprintf_r+0x7ce>
 8010250:	08013632 	.word	0x08013632
 8010254:	080135f0 	.word	0x080135f0
 8010258:	9b04      	ldr	r3, [sp, #16]
 801025a:	2b01      	cmp	r3, #1
 801025c:	dc01      	bgt.n	8010262 <_svfprintf_r+0xb5a>
 801025e:	07ea      	lsls	r2, r5, #31
 8010260:	d573      	bpl.n	801034a <_svfprintf_r+0xc42>
 8010262:	2301      	movs	r3, #1
 8010264:	6063      	str	r3, [r4, #4]
 8010266:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010268:	f8c4 8000 	str.w	r8, [r4]
 801026c:	3301      	adds	r3, #1
 801026e:	9321      	str	r3, [sp, #132]	; 0x84
 8010270:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010272:	3301      	adds	r3, #1
 8010274:	2b07      	cmp	r3, #7
 8010276:	9320      	str	r3, [sp, #128]	; 0x80
 8010278:	dc01      	bgt.n	801027e <_svfprintf_r+0xb76>
 801027a:	3408      	adds	r4, #8
 801027c:	e008      	b.n	8010290 <_svfprintf_r+0xb88>
 801027e:	aa1f      	add	r2, sp, #124	; 0x7c
 8010280:	4659      	mov	r1, fp
 8010282:	4650      	mov	r0, sl
 8010284:	f001 ff33 	bl	80120ee <__ssprint_r>
 8010288:	2800      	cmp	r0, #0
 801028a:	f040 80bf 	bne.w	801040c <_svfprintf_r+0xd04>
 801028e:	ac2c      	add	r4, sp, #176	; 0xb0
 8010290:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010292:	6023      	str	r3, [r4, #0]
 8010294:	9b08      	ldr	r3, [sp, #32]
 8010296:	6063      	str	r3, [r4, #4]
 8010298:	9a08      	ldr	r2, [sp, #32]
 801029a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801029c:	4413      	add	r3, r2
 801029e:	9321      	str	r3, [sp, #132]	; 0x84
 80102a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80102a2:	3301      	adds	r3, #1
 80102a4:	2b07      	cmp	r3, #7
 80102a6:	9320      	str	r3, [sp, #128]	; 0x80
 80102a8:	dc01      	bgt.n	80102ae <_svfprintf_r+0xba6>
 80102aa:	3408      	adds	r4, #8
 80102ac:	e008      	b.n	80102c0 <_svfprintf_r+0xbb8>
 80102ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80102b0:	4659      	mov	r1, fp
 80102b2:	4650      	mov	r0, sl
 80102b4:	f001 ff1b 	bl	80120ee <__ssprint_r>
 80102b8:	2800      	cmp	r0, #0
 80102ba:	f040 80a7 	bne.w	801040c <_svfprintf_r+0xd04>
 80102be:	ac2c      	add	r4, sp, #176	; 0xb0
 80102c0:	2300      	movs	r3, #0
 80102c2:	2200      	movs	r2, #0
 80102c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80102c8:	f7f8 fd3c 	bl	8008d44 <__aeabi_dcmpeq>
 80102cc:	9b04      	ldr	r3, [sp, #16]
 80102ce:	1e5e      	subs	r6, r3, #1
 80102d0:	b9b8      	cbnz	r0, 8010302 <_svfprintf_r+0xbfa>
 80102d2:	f108 0301 	add.w	r3, r8, #1
 80102d6:	e884 0048 	stmia.w	r4, {r3, r6}
 80102da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80102dc:	9a04      	ldr	r2, [sp, #16]
 80102de:	3b01      	subs	r3, #1
 80102e0:	4413      	add	r3, r2
 80102e2:	9321      	str	r3, [sp, #132]	; 0x84
 80102e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80102e6:	3301      	adds	r3, #1
 80102e8:	2b07      	cmp	r3, #7
 80102ea:	9320      	str	r3, [sp, #128]	; 0x80
 80102ec:	dd34      	ble.n	8010358 <_svfprintf_r+0xc50>
 80102ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80102f0:	4659      	mov	r1, fp
 80102f2:	4650      	mov	r0, sl
 80102f4:	f001 fefb 	bl	80120ee <__ssprint_r>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	f040 8087 	bne.w	801040c <_svfprintf_r+0xd04>
 80102fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8010300:	e02b      	b.n	801035a <_svfprintf_r+0xc52>
 8010302:	2e00      	cmp	r6, #0
 8010304:	dd29      	ble.n	801035a <_svfprintf_r+0xc52>
 8010306:	4fa7      	ldr	r7, [pc, #668]	; (80105a4 <_svfprintf_r+0xe9c>)
 8010308:	f04f 0810 	mov.w	r8, #16
 801030c:	2e10      	cmp	r6, #16
 801030e:	dd15      	ble.n	801033c <_svfprintf_r+0xc34>
 8010310:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010312:	3310      	adds	r3, #16
 8010314:	9321      	str	r3, [sp, #132]	; 0x84
 8010316:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010318:	3301      	adds	r3, #1
 801031a:	2b07      	cmp	r3, #7
 801031c:	e884 0180 	stmia.w	r4, {r7, r8}
 8010320:	9320      	str	r3, [sp, #128]	; 0x80
 8010322:	dc01      	bgt.n	8010328 <_svfprintf_r+0xc20>
 8010324:	3408      	adds	r4, #8
 8010326:	e007      	b.n	8010338 <_svfprintf_r+0xc30>
 8010328:	aa1f      	add	r2, sp, #124	; 0x7c
 801032a:	4659      	mov	r1, fp
 801032c:	4650      	mov	r0, sl
 801032e:	f001 fede 	bl	80120ee <__ssprint_r>
 8010332:	2800      	cmp	r0, #0
 8010334:	d16a      	bne.n	801040c <_svfprintf_r+0xd04>
 8010336:	ac2c      	add	r4, sp, #176	; 0xb0
 8010338:	3e10      	subs	r6, #16
 801033a:	e7e7      	b.n	801030c <_svfprintf_r+0xc04>
 801033c:	4b99      	ldr	r3, [pc, #612]	; (80105a4 <_svfprintf_r+0xe9c>)
 801033e:	e884 0048 	stmia.w	r4, {r3, r6}
 8010342:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010344:	441e      	add	r6, r3
 8010346:	9621      	str	r6, [sp, #132]	; 0x84
 8010348:	e7cc      	b.n	80102e4 <_svfprintf_r+0xbdc>
 801034a:	2301      	movs	r3, #1
 801034c:	6063      	str	r3, [r4, #4]
 801034e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010350:	f8c4 8000 	str.w	r8, [r4]
 8010354:	3301      	adds	r3, #1
 8010356:	e7c4      	b.n	80102e2 <_svfprintf_r+0xbda>
 8010358:	3408      	adds	r4, #8
 801035a:	ab1b      	add	r3, sp, #108	; 0x6c
 801035c:	6023      	str	r3, [r4, #0]
 801035e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010360:	6063      	str	r3, [r4, #4]
 8010362:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010364:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010366:	4413      	add	r3, r2
 8010368:	e5b4      	b.n	800fed4 <_svfprintf_r+0x7cc>
 801036a:	3408      	adds	r4, #8
 801036c:	076b      	lsls	r3, r5, #29
 801036e:	d40b      	bmi.n	8010388 <_svfprintf_r+0xc80>
 8010370:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010372:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010374:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010376:	428a      	cmp	r2, r1
 8010378:	bfac      	ite	ge
 801037a:	189b      	addge	r3, r3, r2
 801037c:	185b      	addlt	r3, r3, r1
 801037e:	930a      	str	r3, [sp, #40]	; 0x28
 8010380:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010382:	2b00      	cmp	r3, #0
 8010384:	d035      	beq.n	80103f2 <_svfprintf_r+0xcea>
 8010386:	e02e      	b.n	80103e6 <_svfprintf_r+0xcde>
 8010388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801038a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801038c:	1a9d      	subs	r5, r3, r2
 801038e:	2d00      	cmp	r5, #0
 8010390:	ddee      	ble.n	8010370 <_svfprintf_r+0xc68>
 8010392:	2610      	movs	r6, #16
 8010394:	4b84      	ldr	r3, [pc, #528]	; (80105a8 <_svfprintf_r+0xea0>)
 8010396:	6023      	str	r3, [r4, #0]
 8010398:	2d10      	cmp	r5, #16
 801039a:	dd13      	ble.n	80103c4 <_svfprintf_r+0xcbc>
 801039c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801039e:	6066      	str	r6, [r4, #4]
 80103a0:	3310      	adds	r3, #16
 80103a2:	9321      	str	r3, [sp, #132]	; 0x84
 80103a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80103a6:	3301      	adds	r3, #1
 80103a8:	2b07      	cmp	r3, #7
 80103aa:	9320      	str	r3, [sp, #128]	; 0x80
 80103ac:	dc01      	bgt.n	80103b2 <_svfprintf_r+0xcaa>
 80103ae:	3408      	adds	r4, #8
 80103b0:	e006      	b.n	80103c0 <_svfprintf_r+0xcb8>
 80103b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80103b4:	4659      	mov	r1, fp
 80103b6:	4650      	mov	r0, sl
 80103b8:	f001 fe99 	bl	80120ee <__ssprint_r>
 80103bc:	bb30      	cbnz	r0, 801040c <_svfprintf_r+0xd04>
 80103be:	ac2c      	add	r4, sp, #176	; 0xb0
 80103c0:	3d10      	subs	r5, #16
 80103c2:	e7e7      	b.n	8010394 <_svfprintf_r+0xc8c>
 80103c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80103c6:	6065      	str	r5, [r4, #4]
 80103c8:	441d      	add	r5, r3
 80103ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80103cc:	9521      	str	r5, [sp, #132]	; 0x84
 80103ce:	3301      	adds	r3, #1
 80103d0:	2b07      	cmp	r3, #7
 80103d2:	9320      	str	r3, [sp, #128]	; 0x80
 80103d4:	ddcc      	ble.n	8010370 <_svfprintf_r+0xc68>
 80103d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80103d8:	4659      	mov	r1, fp
 80103da:	4650      	mov	r0, sl
 80103dc:	f001 fe87 	bl	80120ee <__ssprint_r>
 80103e0:	2800      	cmp	r0, #0
 80103e2:	d0c5      	beq.n	8010370 <_svfprintf_r+0xc68>
 80103e4:	e012      	b.n	801040c <_svfprintf_r+0xd04>
 80103e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80103e8:	4659      	mov	r1, fp
 80103ea:	4650      	mov	r0, sl
 80103ec:	f001 fe7f 	bl	80120ee <__ssprint_r>
 80103f0:	b960      	cbnz	r0, 801040c <_svfprintf_r+0xd04>
 80103f2:	2300      	movs	r3, #0
 80103f4:	9320      	str	r3, [sp, #128]	; 0x80
 80103f6:	9f03      	ldr	r7, [sp, #12]
 80103f8:	ac2c      	add	r4, sp, #176	; 0xb0
 80103fa:	f7ff b9bb 	b.w	800f774 <_svfprintf_r+0x6c>
 80103fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010400:	b123      	cbz	r3, 801040c <_svfprintf_r+0xd04>
 8010402:	aa1f      	add	r2, sp, #124	; 0x7c
 8010404:	4659      	mov	r1, fp
 8010406:	4650      	mov	r0, sl
 8010408:	f001 fe71 	bl	80120ee <__ssprint_r>
 801040c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8010410:	f013 0f40 	tst.w	r3, #64	; 0x40
 8010414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010416:	bf18      	it	ne
 8010418:	f04f 33ff 	movne.w	r3, #4294967295
 801041c:	4618      	mov	r0, r3
 801041e:	e12e      	b.n	801067e <_svfprintf_r+0xf76>
 8010420:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010424:	4610      	mov	r0, r2
 8010426:	4619      	mov	r1, r3
 8010428:	f7f8 fcbe 	bl	8008da8 <__aeabi_dcmpun>
 801042c:	b160      	cbz	r0, 8010448 <_svfprintf_r+0xd40>
 801042e:	4b5f      	ldr	r3, [pc, #380]	; (80105ac <_svfprintf_r+0xea4>)
 8010430:	4a5f      	ldr	r2, [pc, #380]	; (80105b0 <_svfprintf_r+0xea8>)
 8010432:	9902      	ldr	r1, [sp, #8]
 8010434:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8010438:	2947      	cmp	r1, #71	; 0x47
 801043a:	bfcc      	ite	gt
 801043c:	4690      	movgt	r8, r2
 801043e:	4698      	movle	r8, r3
 8010440:	f04f 0903 	mov.w	r9, #3
 8010444:	2600      	movs	r6, #0
 8010446:	e44e      	b.n	800fce6 <_svfprintf_r+0x5de>
 8010448:	f1b9 3fff 	cmp.w	r9, #4294967295
 801044c:	d00a      	beq.n	8010464 <_svfprintf_r+0xd5c>
 801044e:	9b02      	ldr	r3, [sp, #8]
 8010450:	f023 0320 	bic.w	r3, r3, #32
 8010454:	2b47      	cmp	r3, #71	; 0x47
 8010456:	d107      	bne.n	8010468 <_svfprintf_r+0xd60>
 8010458:	f1b9 0f00 	cmp.w	r9, #0
 801045c:	bf08      	it	eq
 801045e:	f04f 0901 	moveq.w	r9, #1
 8010462:	e001      	b.n	8010468 <_svfprintf_r+0xd60>
 8010464:	f04f 0906 	mov.w	r9, #6
 8010468:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 801046c:	930c      	str	r3, [sp, #48]	; 0x30
 801046e:	9b07      	ldr	r3, [sp, #28]
 8010470:	2b00      	cmp	r3, #0
 8010472:	da07      	bge.n	8010484 <_svfprintf_r+0xd7c>
 8010474:	9b06      	ldr	r3, [sp, #24]
 8010476:	930e      	str	r3, [sp, #56]	; 0x38
 8010478:	9b07      	ldr	r3, [sp, #28]
 801047a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801047e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010480:	232d      	movs	r3, #45	; 0x2d
 8010482:	e004      	b.n	801048e <_svfprintf_r+0xd86>
 8010484:	ed9d 7b06 	vldr	d7, [sp, #24]
 8010488:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801048c:	2300      	movs	r3, #0
 801048e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010490:	9b02      	ldr	r3, [sp, #8]
 8010492:	f023 0720 	bic.w	r7, r3, #32
 8010496:	2f46      	cmp	r7, #70	; 0x46
 8010498:	d004      	beq.n	80104a4 <_svfprintf_r+0xd9c>
 801049a:	2f45      	cmp	r7, #69	; 0x45
 801049c:	d105      	bne.n	80104aa <_svfprintf_r+0xda2>
 801049e:	f109 0601 	add.w	r6, r9, #1
 80104a2:	e003      	b.n	80104ac <_svfprintf_r+0xda4>
 80104a4:	464e      	mov	r6, r9
 80104a6:	2103      	movs	r1, #3
 80104a8:	e001      	b.n	80104ae <_svfprintf_r+0xda6>
 80104aa:	464e      	mov	r6, r9
 80104ac:	2102      	movs	r1, #2
 80104ae:	ab1d      	add	r3, sp, #116	; 0x74
 80104b0:	9301      	str	r3, [sp, #4]
 80104b2:	ab1a      	add	r3, sp, #104	; 0x68
 80104b4:	9300      	str	r3, [sp, #0]
 80104b6:	4632      	mov	r2, r6
 80104b8:	ab19      	add	r3, sp, #100	; 0x64
 80104ba:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80104be:	4650      	mov	r0, sl
 80104c0:	f000 fa52 	bl	8010968 <_dtoa_r>
 80104c4:	2f47      	cmp	r7, #71	; 0x47
 80104c6:	4680      	mov	r8, r0
 80104c8:	d102      	bne.n	80104d0 <_svfprintf_r+0xdc8>
 80104ca:	07eb      	lsls	r3, r5, #31
 80104cc:	f140 80cd 	bpl.w	801066a <_svfprintf_r+0xf62>
 80104d0:	eb08 0306 	add.w	r3, r8, r6
 80104d4:	2f46      	cmp	r7, #70	; 0x46
 80104d6:	9304      	str	r3, [sp, #16]
 80104d8:	d111      	bne.n	80104fe <_svfprintf_r+0xdf6>
 80104da:	f898 3000 	ldrb.w	r3, [r8]
 80104de:	2b30      	cmp	r3, #48	; 0x30
 80104e0:	d109      	bne.n	80104f6 <_svfprintf_r+0xdee>
 80104e2:	2200      	movs	r2, #0
 80104e4:	2300      	movs	r3, #0
 80104e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80104ea:	f7f8 fc2b 	bl	8008d44 <__aeabi_dcmpeq>
 80104ee:	b910      	cbnz	r0, 80104f6 <_svfprintf_r+0xdee>
 80104f0:	f1c6 0601 	rsb	r6, r6, #1
 80104f4:	9619      	str	r6, [sp, #100]	; 0x64
 80104f6:	9a04      	ldr	r2, [sp, #16]
 80104f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80104fa:	441a      	add	r2, r3
 80104fc:	9204      	str	r2, [sp, #16]
 80104fe:	2200      	movs	r2, #0
 8010500:	2300      	movs	r3, #0
 8010502:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010506:	f7f8 fc1d 	bl	8008d44 <__aeabi_dcmpeq>
 801050a:	b908      	cbnz	r0, 8010510 <_svfprintf_r+0xe08>
 801050c:	2230      	movs	r2, #48	; 0x30
 801050e:	e002      	b.n	8010516 <_svfprintf_r+0xe0e>
 8010510:	9b04      	ldr	r3, [sp, #16]
 8010512:	931d      	str	r3, [sp, #116]	; 0x74
 8010514:	e007      	b.n	8010526 <_svfprintf_r+0xe1e>
 8010516:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010518:	9904      	ldr	r1, [sp, #16]
 801051a:	4299      	cmp	r1, r3
 801051c:	d903      	bls.n	8010526 <_svfprintf_r+0xe1e>
 801051e:	1c59      	adds	r1, r3, #1
 8010520:	911d      	str	r1, [sp, #116]	; 0x74
 8010522:	701a      	strb	r2, [r3, #0]
 8010524:	e7f7      	b.n	8010516 <_svfprintf_r+0xe0e>
 8010526:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010528:	2f47      	cmp	r7, #71	; 0x47
 801052a:	ebc8 0303 	rsb	r3, r8, r3
 801052e:	9304      	str	r3, [sp, #16]
 8010530:	d108      	bne.n	8010544 <_svfprintf_r+0xe3c>
 8010532:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010534:	1cdf      	adds	r7, r3, #3
 8010536:	db01      	blt.n	801053c <_svfprintf_r+0xe34>
 8010538:	4599      	cmp	r9, r3
 801053a:	da68      	bge.n	801060e <_svfprintf_r+0xf06>
 801053c:	9b02      	ldr	r3, [sp, #8]
 801053e:	3b02      	subs	r3, #2
 8010540:	9302      	str	r3, [sp, #8]
 8010542:	e002      	b.n	801054a <_svfprintf_r+0xe42>
 8010544:	9b02      	ldr	r3, [sp, #8]
 8010546:	2b65      	cmp	r3, #101	; 0x65
 8010548:	dc4a      	bgt.n	80105e0 <_svfprintf_r+0xed8>
 801054a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801054c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8010550:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8010554:	3b01      	subs	r3, #1
 8010556:	2b00      	cmp	r3, #0
 8010558:	9319      	str	r3, [sp, #100]	; 0x64
 801055a:	bfba      	itte	lt
 801055c:	425b      	neglt	r3, r3
 801055e:	222d      	movlt	r2, #45	; 0x2d
 8010560:	222b      	movge	r2, #43	; 0x2b
 8010562:	2b09      	cmp	r3, #9
 8010564:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8010568:	dd24      	ble.n	80105b4 <_svfprintf_r+0xeac>
 801056a:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 801056e:	200a      	movs	r0, #10
 8010570:	fb93 f1f0 	sdiv	r1, r3, r0
 8010574:	fb00 3311 	mls	r3, r0, r1, r3
 8010578:	3330      	adds	r3, #48	; 0x30
 801057a:	2909      	cmp	r1, #9
 801057c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8010580:	460b      	mov	r3, r1
 8010582:	dcf5      	bgt.n	8010570 <_svfprintf_r+0xe68>
 8010584:	3330      	adds	r3, #48	; 0x30
 8010586:	f802 3c01 	strb.w	r3, [r2, #-1]
 801058a:	1e51      	subs	r1, r2, #1
 801058c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8010590:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8010594:	4281      	cmp	r1, r0
 8010596:	461a      	mov	r2, r3
 8010598:	d213      	bcs.n	80105c2 <_svfprintf_r+0xeba>
 801059a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801059e:	f803 2b01 	strb.w	r2, [r3], #1
 80105a2:	e7f7      	b.n	8010594 <_svfprintf_r+0xe8c>
 80105a4:	080135f0 	.word	0x080135f0
 80105a8:	08013634 	.word	0x08013634
 80105ac:	08013608 	.word	0x08013608
 80105b0:	0801360c 	.word	0x0801360c
 80105b4:	2230      	movs	r2, #48	; 0x30
 80105b6:	4413      	add	r3, r2
 80105b8:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80105bc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80105c0:	aa1c      	add	r2, sp, #112	; 0x70
 80105c2:	ab1b      	add	r3, sp, #108	; 0x6c
 80105c4:	1ad3      	subs	r3, r2, r3
 80105c6:	9a04      	ldr	r2, [sp, #16]
 80105c8:	9310      	str	r3, [sp, #64]	; 0x40
 80105ca:	2a01      	cmp	r2, #1
 80105cc:	eb03 0902 	add.w	r9, r3, r2
 80105d0:	dc02      	bgt.n	80105d8 <_svfprintf_r+0xed0>
 80105d2:	f015 0701 	ands.w	r7, r5, #1
 80105d6:	d032      	beq.n	801063e <_svfprintf_r+0xf36>
 80105d8:	9b08      	ldr	r3, [sp, #32]
 80105da:	2700      	movs	r7, #0
 80105dc:	4499      	add	r9, r3
 80105de:	e02e      	b.n	801063e <_svfprintf_r+0xf36>
 80105e0:	9b02      	ldr	r3, [sp, #8]
 80105e2:	2b66      	cmp	r3, #102	; 0x66
 80105e4:	d113      	bne.n	801060e <_svfprintf_r+0xf06>
 80105e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	dd07      	ble.n	80105fc <_svfprintf_r+0xef4>
 80105ec:	f1b9 0f00 	cmp.w	r9, #0
 80105f0:	d101      	bne.n	80105f6 <_svfprintf_r+0xeee>
 80105f2:	07ee      	lsls	r6, r5, #31
 80105f4:	d521      	bpl.n	801063a <_svfprintf_r+0xf32>
 80105f6:	9a08      	ldr	r2, [sp, #32]
 80105f8:	4413      	add	r3, r2
 80105fa:	e006      	b.n	801060a <_svfprintf_r+0xf02>
 80105fc:	f1b9 0f00 	cmp.w	r9, #0
 8010600:	d101      	bne.n	8010606 <_svfprintf_r+0xefe>
 8010602:	07ed      	lsls	r5, r5, #31
 8010604:	d514      	bpl.n	8010630 <_svfprintf_r+0xf28>
 8010606:	9b08      	ldr	r3, [sp, #32]
 8010608:	3301      	adds	r3, #1
 801060a:	444b      	add	r3, r9
 801060c:	e015      	b.n	801063a <_svfprintf_r+0xf32>
 801060e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010610:	9a04      	ldr	r2, [sp, #16]
 8010612:	4293      	cmp	r3, r2
 8010614:	db03      	blt.n	801061e <_svfprintf_r+0xf16>
 8010616:	07e8      	lsls	r0, r5, #31
 8010618:	d50d      	bpl.n	8010636 <_svfprintf_r+0xf2e>
 801061a:	9a08      	ldr	r2, [sp, #32]
 801061c:	e006      	b.n	801062c <_svfprintf_r+0xf24>
 801061e:	9a04      	ldr	r2, [sp, #16]
 8010620:	9908      	ldr	r1, [sp, #32]
 8010622:	2b00      	cmp	r3, #0
 8010624:	440a      	add	r2, r1
 8010626:	dc05      	bgt.n	8010634 <_svfprintf_r+0xf2c>
 8010628:	f1c3 0301 	rsb	r3, r3, #1
 801062c:	4413      	add	r3, r2
 801062e:	e002      	b.n	8010636 <_svfprintf_r+0xf2e>
 8010630:	2301      	movs	r3, #1
 8010632:	e002      	b.n	801063a <_svfprintf_r+0xf32>
 8010634:	4613      	mov	r3, r2
 8010636:	2267      	movs	r2, #103	; 0x67
 8010638:	9202      	str	r2, [sp, #8]
 801063a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 801063c:	4699      	mov	r9, r3
 801063e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010640:	b113      	cbz	r3, 8010648 <_svfprintf_r+0xf40>
 8010642:	232d      	movs	r3, #45	; 0x2d
 8010644:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8010648:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801064a:	2600      	movs	r6, #0
 801064c:	f7ff bb4c 	b.w	800fce8 <_svfprintf_r+0x5e0>
 8010650:	2200      	movs	r2, #0
 8010652:	2300      	movs	r3, #0
 8010654:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010658:	f7f8 fb7e 	bl	8008d58 <__aeabi_dcmplt>
 801065c:	b110      	cbz	r0, 8010664 <_svfprintf_r+0xf5c>
 801065e:	232d      	movs	r3, #45	; 0x2d
 8010660:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8010664:	4b07      	ldr	r3, [pc, #28]	; (8010684 <_svfprintf_r+0xf7c>)
 8010666:	4a08      	ldr	r2, [pc, #32]	; (8010688 <_svfprintf_r+0xf80>)
 8010668:	e6e3      	b.n	8010432 <_svfprintf_r+0xd2a>
 801066a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801066c:	1a1b      	subs	r3, r3, r0
 801066e:	9304      	str	r3, [sp, #16]
 8010670:	e75f      	b.n	8010532 <_svfprintf_r+0xe2a>
 8010672:	ea56 0207 	orrs.w	r2, r6, r7
 8010676:	f47f aaaa 	bne.w	800fbce <_svfprintf_r+0x4c6>
 801067a:	f7ff baaf 	b.w	800fbdc <_svfprintf_r+0x4d4>
 801067e:	b03d      	add	sp, #244	; 0xf4
 8010680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010684:	08013600 	.word	0x08013600
 8010688:	08013604 	.word	0x08013604

0801068c <__swbuf_r>:
 801068c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801068e:	460f      	mov	r7, r1
 8010690:	4614      	mov	r4, r2
 8010692:	4606      	mov	r6, r0
 8010694:	b118      	cbz	r0, 801069e <__swbuf_r+0x12>
 8010696:	6983      	ldr	r3, [r0, #24]
 8010698:	b90b      	cbnz	r3, 801069e <__swbuf_r+0x12>
 801069a:	f000 ffff 	bl	801169c <__sinit>
 801069e:	4b27      	ldr	r3, [pc, #156]	; (801073c <__swbuf_r+0xb0>)
 80106a0:	429c      	cmp	r4, r3
 80106a2:	d101      	bne.n	80106a8 <__swbuf_r+0x1c>
 80106a4:	6874      	ldr	r4, [r6, #4]
 80106a6:	e008      	b.n	80106ba <__swbuf_r+0x2e>
 80106a8:	4b25      	ldr	r3, [pc, #148]	; (8010740 <__swbuf_r+0xb4>)
 80106aa:	429c      	cmp	r4, r3
 80106ac:	d101      	bne.n	80106b2 <__swbuf_r+0x26>
 80106ae:	68b4      	ldr	r4, [r6, #8]
 80106b0:	e003      	b.n	80106ba <__swbuf_r+0x2e>
 80106b2:	4b24      	ldr	r3, [pc, #144]	; (8010744 <__swbuf_r+0xb8>)
 80106b4:	429c      	cmp	r4, r3
 80106b6:	bf08      	it	eq
 80106b8:	68f4      	ldreq	r4, [r6, #12]
 80106ba:	69a3      	ldr	r3, [r4, #24]
 80106bc:	60a3      	str	r3, [r4, #8]
 80106be:	89a3      	ldrh	r3, [r4, #12]
 80106c0:	0719      	lsls	r1, r3, #28
 80106c2:	d50e      	bpl.n	80106e2 <__swbuf_r+0x56>
 80106c4:	6923      	ldr	r3, [r4, #16]
 80106c6:	b163      	cbz	r3, 80106e2 <__swbuf_r+0x56>
 80106c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80106cc:	049a      	lsls	r2, r3, #18
 80106ce:	b2fd      	uxtb	r5, r7
 80106d0:	d410      	bmi.n	80106f4 <__swbuf_r+0x68>
 80106d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80106d6:	81a3      	strh	r3, [r4, #12]
 80106d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80106da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80106de:	6663      	str	r3, [r4, #100]	; 0x64
 80106e0:	e008      	b.n	80106f4 <__swbuf_r+0x68>
 80106e2:	4621      	mov	r1, r4
 80106e4:	4630      	mov	r0, r6
 80106e6:	f000 f841 	bl	801076c <__swsetup_r>
 80106ea:	2800      	cmp	r0, #0
 80106ec:	d0ec      	beq.n	80106c8 <__swbuf_r+0x3c>
 80106ee:	f04f 30ff 	mov.w	r0, #4294967295
 80106f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106f4:	6823      	ldr	r3, [r4, #0]
 80106f6:	6920      	ldr	r0, [r4, #16]
 80106f8:	1a18      	subs	r0, r3, r0
 80106fa:	6963      	ldr	r3, [r4, #20]
 80106fc:	4298      	cmp	r0, r3
 80106fe:	db05      	blt.n	801070c <__swbuf_r+0x80>
 8010700:	4621      	mov	r1, r4
 8010702:	4630      	mov	r0, r6
 8010704:	f000 ff60 	bl	80115c8 <_fflush_r>
 8010708:	2800      	cmp	r0, #0
 801070a:	d1f0      	bne.n	80106ee <__swbuf_r+0x62>
 801070c:	68a3      	ldr	r3, [r4, #8]
 801070e:	3b01      	subs	r3, #1
 8010710:	60a3      	str	r3, [r4, #8]
 8010712:	6823      	ldr	r3, [r4, #0]
 8010714:	1c5a      	adds	r2, r3, #1
 8010716:	6022      	str	r2, [r4, #0]
 8010718:	701f      	strb	r7, [r3, #0]
 801071a:	6962      	ldr	r2, [r4, #20]
 801071c:	1c43      	adds	r3, r0, #1
 801071e:	4293      	cmp	r3, r2
 8010720:	d004      	beq.n	801072c <__swbuf_r+0xa0>
 8010722:	89a3      	ldrh	r3, [r4, #12]
 8010724:	07db      	lsls	r3, r3, #31
 8010726:	d507      	bpl.n	8010738 <__swbuf_r+0xac>
 8010728:	2d0a      	cmp	r5, #10
 801072a:	d105      	bne.n	8010738 <__swbuf_r+0xac>
 801072c:	4621      	mov	r1, r4
 801072e:	4630      	mov	r0, r6
 8010730:	f000 ff4a 	bl	80115c8 <_fflush_r>
 8010734:	2800      	cmp	r0, #0
 8010736:	d1da      	bne.n	80106ee <__swbuf_r+0x62>
 8010738:	4628      	mov	r0, r5
 801073a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801073c:	08013654 	.word	0x08013654
 8010740:	08013674 	.word	0x08013674
 8010744:	08013694 	.word	0x08013694

08010748 <_write_r>:
 8010748:	b538      	push	{r3, r4, r5, lr}
 801074a:	4c07      	ldr	r4, [pc, #28]	; (8010768 <_write_r+0x20>)
 801074c:	4605      	mov	r5, r0
 801074e:	4608      	mov	r0, r1
 8010750:	4611      	mov	r1, r2
 8010752:	2200      	movs	r2, #0
 8010754:	6022      	str	r2, [r4, #0]
 8010756:	461a      	mov	r2, r3
 8010758:	f001 fe64 	bl	8012424 <_write>
 801075c:	1c43      	adds	r3, r0, #1
 801075e:	d102      	bne.n	8010766 <_write_r+0x1e>
 8010760:	6823      	ldr	r3, [r4, #0]
 8010762:	b103      	cbz	r3, 8010766 <_write_r+0x1e>
 8010764:	602b      	str	r3, [r5, #0]
 8010766:	bd38      	pop	{r3, r4, r5, pc}
 8010768:	2000082c 	.word	0x2000082c

0801076c <__swsetup_r>:
 801076c:	4b32      	ldr	r3, [pc, #200]	; (8010838 <__swsetup_r+0xcc>)
 801076e:	b570      	push	{r4, r5, r6, lr}
 8010770:	681d      	ldr	r5, [r3, #0]
 8010772:	4606      	mov	r6, r0
 8010774:	460c      	mov	r4, r1
 8010776:	b125      	cbz	r5, 8010782 <__swsetup_r+0x16>
 8010778:	69ab      	ldr	r3, [r5, #24]
 801077a:	b913      	cbnz	r3, 8010782 <__swsetup_r+0x16>
 801077c:	4628      	mov	r0, r5
 801077e:	f000 ff8d 	bl	801169c <__sinit>
 8010782:	4b2e      	ldr	r3, [pc, #184]	; (801083c <__swsetup_r+0xd0>)
 8010784:	429c      	cmp	r4, r3
 8010786:	d101      	bne.n	801078c <__swsetup_r+0x20>
 8010788:	686c      	ldr	r4, [r5, #4]
 801078a:	e008      	b.n	801079e <__swsetup_r+0x32>
 801078c:	4b2c      	ldr	r3, [pc, #176]	; (8010840 <__swsetup_r+0xd4>)
 801078e:	429c      	cmp	r4, r3
 8010790:	d101      	bne.n	8010796 <__swsetup_r+0x2a>
 8010792:	68ac      	ldr	r4, [r5, #8]
 8010794:	e003      	b.n	801079e <__swsetup_r+0x32>
 8010796:	4b2b      	ldr	r3, [pc, #172]	; (8010844 <__swsetup_r+0xd8>)
 8010798:	429c      	cmp	r4, r3
 801079a:	bf08      	it	eq
 801079c:	68ec      	ldreq	r4, [r5, #12]
 801079e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107a2:	b29a      	uxth	r2, r3
 80107a4:	0715      	lsls	r5, r2, #28
 80107a6:	d41d      	bmi.n	80107e4 <__swsetup_r+0x78>
 80107a8:	06d0      	lsls	r0, r2, #27
 80107aa:	d402      	bmi.n	80107b2 <__swsetup_r+0x46>
 80107ac:	2209      	movs	r2, #9
 80107ae:	6032      	str	r2, [r6, #0]
 80107b0:	e03a      	b.n	8010828 <__swsetup_r+0xbc>
 80107b2:	0751      	lsls	r1, r2, #29
 80107b4:	d512      	bpl.n	80107dc <__swsetup_r+0x70>
 80107b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80107b8:	b141      	cbz	r1, 80107cc <__swsetup_r+0x60>
 80107ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80107be:	4299      	cmp	r1, r3
 80107c0:	d002      	beq.n	80107c8 <__swsetup_r+0x5c>
 80107c2:	4630      	mov	r0, r6
 80107c4:	f001 f832 	bl	801182c <_free_r>
 80107c8:	2300      	movs	r3, #0
 80107ca:	6363      	str	r3, [r4, #52]	; 0x34
 80107cc:	89a3      	ldrh	r3, [r4, #12]
 80107ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80107d2:	81a3      	strh	r3, [r4, #12]
 80107d4:	2300      	movs	r3, #0
 80107d6:	6063      	str	r3, [r4, #4]
 80107d8:	6923      	ldr	r3, [r4, #16]
 80107da:	6023      	str	r3, [r4, #0]
 80107dc:	89a3      	ldrh	r3, [r4, #12]
 80107de:	f043 0308 	orr.w	r3, r3, #8
 80107e2:	81a3      	strh	r3, [r4, #12]
 80107e4:	6923      	ldr	r3, [r4, #16]
 80107e6:	b94b      	cbnz	r3, 80107fc <__swsetup_r+0x90>
 80107e8:	89a3      	ldrh	r3, [r4, #12]
 80107ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80107ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80107f2:	d003      	beq.n	80107fc <__swsetup_r+0x90>
 80107f4:	4621      	mov	r1, r4
 80107f6:	4630      	mov	r0, r6
 80107f8:	f001 f924 	bl	8011a44 <__smakebuf_r>
 80107fc:	89a2      	ldrh	r2, [r4, #12]
 80107fe:	f012 0301 	ands.w	r3, r2, #1
 8010802:	d005      	beq.n	8010810 <__swsetup_r+0xa4>
 8010804:	2300      	movs	r3, #0
 8010806:	60a3      	str	r3, [r4, #8]
 8010808:	6963      	ldr	r3, [r4, #20]
 801080a:	425b      	negs	r3, r3
 801080c:	61a3      	str	r3, [r4, #24]
 801080e:	e003      	b.n	8010818 <__swsetup_r+0xac>
 8010810:	0792      	lsls	r2, r2, #30
 8010812:	bf58      	it	pl
 8010814:	6963      	ldrpl	r3, [r4, #20]
 8010816:	60a3      	str	r3, [r4, #8]
 8010818:	6923      	ldr	r3, [r4, #16]
 801081a:	b95b      	cbnz	r3, 8010834 <__swsetup_r+0xc8>
 801081c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010820:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8010824:	b280      	uxth	r0, r0
 8010826:	b130      	cbz	r0, 8010836 <__swsetup_r+0xca>
 8010828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801082c:	81a3      	strh	r3, [r4, #12]
 801082e:	f04f 30ff 	mov.w	r0, #4294967295
 8010832:	bd70      	pop	{r4, r5, r6, pc}
 8010834:	2000      	movs	r0, #0
 8010836:	bd70      	pop	{r4, r5, r6, pc}
 8010838:	20000230 	.word	0x20000230
 801083c:	08013654 	.word	0x08013654
 8010840:	08013674 	.word	0x08013674
 8010844:	08013694 	.word	0x08013694

08010848 <quorem>:
 8010848:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801084c:	6903      	ldr	r3, [r0, #16]
 801084e:	690c      	ldr	r4, [r1, #16]
 8010850:	429c      	cmp	r4, r3
 8010852:	4680      	mov	r8, r0
 8010854:	f300 8083 	bgt.w	801095e <quorem+0x116>
 8010858:	3c01      	subs	r4, #1
 801085a:	f101 0714 	add.w	r7, r1, #20
 801085e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8010862:	f100 0614 	add.w	r6, r0, #20
 8010866:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801086a:	eb06 030e 	add.w	r3, r6, lr
 801086e:	9301      	str	r3, [sp, #4]
 8010870:	3501      	adds	r5, #1
 8010872:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8010876:	fbb3 f5f5 	udiv	r5, r3, r5
 801087a:	eb07 090e 	add.w	r9, r7, lr
 801087e:	2d00      	cmp	r5, #0
 8010880:	d039      	beq.n	80108f6 <quorem+0xae>
 8010882:	f04f 0a00 	mov.w	sl, #0
 8010886:	4638      	mov	r0, r7
 8010888:	46b4      	mov	ip, r6
 801088a:	46d3      	mov	fp, sl
 801088c:	f850 2b04 	ldr.w	r2, [r0], #4
 8010890:	b293      	uxth	r3, r2
 8010892:	fb05 a303 	mla	r3, r5, r3, sl
 8010896:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801089a:	b29b      	uxth	r3, r3
 801089c:	ebc3 030b 	rsb	r3, r3, fp
 80108a0:	0c12      	lsrs	r2, r2, #16
 80108a2:	f8bc b000 	ldrh.w	fp, [ip]
 80108a6:	fb05 a202 	mla	r2, r5, r2, sl
 80108aa:	fa13 f38b 	uxtah	r3, r3, fp
 80108ae:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80108b2:	fa1f fb82 	uxth.w	fp, r2
 80108b6:	f8dc 2000 	ldr.w	r2, [ip]
 80108ba:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80108be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80108c2:	b29b      	uxth	r3, r3
 80108c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80108c8:	4581      	cmp	r9, r0
 80108ca:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80108ce:	f84c 3b04 	str.w	r3, [ip], #4
 80108d2:	d2db      	bcs.n	801088c <quorem+0x44>
 80108d4:	f856 300e 	ldr.w	r3, [r6, lr]
 80108d8:	b96b      	cbnz	r3, 80108f6 <quorem+0xae>
 80108da:	9b01      	ldr	r3, [sp, #4]
 80108dc:	3b04      	subs	r3, #4
 80108de:	429e      	cmp	r6, r3
 80108e0:	461a      	mov	r2, r3
 80108e2:	d302      	bcc.n	80108ea <quorem+0xa2>
 80108e4:	f8c8 4010 	str.w	r4, [r8, #16]
 80108e8:	e005      	b.n	80108f6 <quorem+0xae>
 80108ea:	6812      	ldr	r2, [r2, #0]
 80108ec:	3b04      	subs	r3, #4
 80108ee:	2a00      	cmp	r2, #0
 80108f0:	d1f8      	bne.n	80108e4 <quorem+0x9c>
 80108f2:	3c01      	subs	r4, #1
 80108f4:	e7f3      	b.n	80108de <quorem+0x96>
 80108f6:	4640      	mov	r0, r8
 80108f8:	f001 faed 	bl	8011ed6 <__mcmp>
 80108fc:	2800      	cmp	r0, #0
 80108fe:	db2c      	blt.n	801095a <quorem+0x112>
 8010900:	3501      	adds	r5, #1
 8010902:	4630      	mov	r0, r6
 8010904:	f04f 0e00 	mov.w	lr, #0
 8010908:	f857 1b04 	ldr.w	r1, [r7], #4
 801090c:	f8d0 c000 	ldr.w	ip, [r0]
 8010910:	b28a      	uxth	r2, r1
 8010912:	ebc2 030e 	rsb	r3, r2, lr
 8010916:	0c09      	lsrs	r1, r1, #16
 8010918:	fa13 f38c 	uxtah	r3, r3, ip
 801091c:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8010920:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010924:	b29b      	uxth	r3, r3
 8010926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801092a:	45b9      	cmp	r9, r7
 801092c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8010930:	f840 3b04 	str.w	r3, [r0], #4
 8010934:	d2e8      	bcs.n	8010908 <quorem+0xc0>
 8010936:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801093a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801093e:	b962      	cbnz	r2, 801095a <quorem+0x112>
 8010940:	3b04      	subs	r3, #4
 8010942:	429e      	cmp	r6, r3
 8010944:	461a      	mov	r2, r3
 8010946:	d302      	bcc.n	801094e <quorem+0x106>
 8010948:	f8c8 4010 	str.w	r4, [r8, #16]
 801094c:	e005      	b.n	801095a <quorem+0x112>
 801094e:	6812      	ldr	r2, [r2, #0]
 8010950:	3b04      	subs	r3, #4
 8010952:	2a00      	cmp	r2, #0
 8010954:	d1f8      	bne.n	8010948 <quorem+0x100>
 8010956:	3c01      	subs	r4, #1
 8010958:	e7f3      	b.n	8010942 <quorem+0xfa>
 801095a:	4628      	mov	r0, r5
 801095c:	e000      	b.n	8010960 <quorem+0x118>
 801095e:	2000      	movs	r0, #0
 8010960:	b003      	add	sp, #12
 8010962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08010968 <_dtoa_r>:
 8010968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801096c:	ec59 8b10 	vmov	r8, r9, d0
 8010970:	b097      	sub	sp, #92	; 0x5c
 8010972:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010974:	9106      	str	r1, [sp, #24]
 8010976:	4682      	mov	sl, r0
 8010978:	9209      	str	r2, [sp, #36]	; 0x24
 801097a:	9310      	str	r3, [sp, #64]	; 0x40
 801097c:	9c20      	ldr	r4, [sp, #128]	; 0x80
 801097e:	e9cd 8900 	strd	r8, r9, [sp]
 8010982:	b945      	cbnz	r5, 8010996 <_dtoa_r+0x2e>
 8010984:	2010      	movs	r0, #16
 8010986:	f7fe f9d7 	bl	800ed38 <malloc>
 801098a:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 801098e:	6045      	str	r5, [r0, #4]
 8010990:	6085      	str	r5, [r0, #8]
 8010992:	6005      	str	r5, [r0, #0]
 8010994:	60c5      	str	r5, [r0, #12]
 8010996:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 801099a:	6819      	ldr	r1, [r3, #0]
 801099c:	b159      	cbz	r1, 80109b6 <_dtoa_r+0x4e>
 801099e:	685a      	ldr	r2, [r3, #4]
 80109a0:	604a      	str	r2, [r1, #4]
 80109a2:	2301      	movs	r3, #1
 80109a4:	4093      	lsls	r3, r2
 80109a6:	608b      	str	r3, [r1, #8]
 80109a8:	4650      	mov	r0, sl
 80109aa:	f001 f8bc 	bl	8011b26 <_Bfree>
 80109ae:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80109b2:	2200      	movs	r2, #0
 80109b4:	601a      	str	r2, [r3, #0]
 80109b6:	9b01      	ldr	r3, [sp, #4]
 80109b8:	4a9f      	ldr	r2, [pc, #636]	; (8010c38 <_dtoa_r+0x2d0>)
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	bfbf      	itttt	lt
 80109be:	2301      	movlt	r3, #1
 80109c0:	6023      	strlt	r3, [r4, #0]
 80109c2:	9b01      	ldrlt	r3, [sp, #4]
 80109c4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80109c8:	bfb8      	it	lt
 80109ca:	9301      	strlt	r3, [sp, #4]
 80109cc:	9f01      	ldr	r7, [sp, #4]
 80109ce:	bfa4      	itt	ge
 80109d0:	2300      	movge	r3, #0
 80109d2:	6023      	strge	r3, [r4, #0]
 80109d4:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 80109d8:	0d1b      	lsrs	r3, r3, #20
 80109da:	051b      	lsls	r3, r3, #20
 80109dc:	4293      	cmp	r3, r2
 80109de:	d11d      	bne.n	8010a1c <_dtoa_r+0xb4>
 80109e0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80109e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80109e6:	6013      	str	r3, [r2, #0]
 80109e8:	9b00      	ldr	r3, [sp, #0]
 80109ea:	b943      	cbnz	r3, 80109fe <_dtoa_r+0x96>
 80109ec:	4a93      	ldr	r2, [pc, #588]	; (8010c3c <_dtoa_r+0x2d4>)
 80109ee:	4b94      	ldr	r3, [pc, #592]	; (8010c40 <_dtoa_r+0x2d8>)
 80109f0:	f3c7 0013 	ubfx	r0, r7, #0, #20
 80109f4:	2800      	cmp	r0, #0
 80109f6:	bf14      	ite	ne
 80109f8:	4618      	movne	r0, r3
 80109fa:	4610      	moveq	r0, r2
 80109fc:	e000      	b.n	8010a00 <_dtoa_r+0x98>
 80109fe:	4890      	ldr	r0, [pc, #576]	; (8010c40 <_dtoa_r+0x2d8>)
 8010a00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	f000 854a 	beq.w	801149c <_dtoa_r+0xb34>
 8010a08:	78c3      	ldrb	r3, [r0, #3]
 8010a0a:	b113      	cbz	r3, 8010a12 <_dtoa_r+0xaa>
 8010a0c:	f100 0308 	add.w	r3, r0, #8
 8010a10:	e000      	b.n	8010a14 <_dtoa_r+0xac>
 8010a12:	1cc3      	adds	r3, r0, #3
 8010a14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010a16:	6013      	str	r3, [r2, #0]
 8010a18:	f000 bd40 	b.w	801149c <_dtoa_r+0xb34>
 8010a1c:	e9dd 4500 	ldrd	r4, r5, [sp]
 8010a20:	2200      	movs	r2, #0
 8010a22:	2300      	movs	r3, #0
 8010a24:	4620      	mov	r0, r4
 8010a26:	4629      	mov	r1, r5
 8010a28:	f7f8 f98c 	bl	8008d44 <__aeabi_dcmpeq>
 8010a2c:	4680      	mov	r8, r0
 8010a2e:	b158      	cbz	r0, 8010a48 <_dtoa_r+0xe0>
 8010a30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010a32:	2301      	movs	r3, #1
 8010a34:	6013      	str	r3, [r2, #0]
 8010a36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	f000 8522 	beq.w	8011482 <_dtoa_r+0xb1a>
 8010a3e:	4881      	ldr	r0, [pc, #516]	; (8010c44 <_dtoa_r+0x2dc>)
 8010a40:	6018      	str	r0, [r3, #0]
 8010a42:	3801      	subs	r0, #1
 8010a44:	f000 bd2a 	b.w	801149c <_dtoa_r+0xb34>
 8010a48:	aa14      	add	r2, sp, #80	; 0x50
 8010a4a:	a915      	add	r1, sp, #84	; 0x54
 8010a4c:	ec45 4b10 	vmov	d0, r4, r5
 8010a50:	4650      	mov	r0, sl
 8010a52:	f001 fabb 	bl	8011fcc <__d2b>
 8010a56:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010a5a:	9002      	str	r0, [sp, #8]
 8010a5c:	b15e      	cbz	r6, 8010a76 <_dtoa_r+0x10e>
 8010a5e:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8010a62:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8010a66:	4620      	mov	r0, r4
 8010a68:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8010a6c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8010a70:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8010a74:	e01d      	b.n	8010ab2 <_dtoa_r+0x14a>
 8010a76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a78:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8010a7a:	441e      	add	r6, r3
 8010a7c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8010a80:	2b20      	cmp	r3, #32
 8010a82:	dd0a      	ble.n	8010a9a <_dtoa_r+0x132>
 8010a84:	9a00      	ldr	r2, [sp, #0]
 8010a86:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8010a8a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8010a8e:	fa22 f000 	lsr.w	r0, r2, r0
 8010a92:	fa07 f303 	lsl.w	r3, r7, r3
 8010a96:	4318      	orrs	r0, r3
 8010a98:	e004      	b.n	8010aa4 <_dtoa_r+0x13c>
 8010a9a:	f1c3 0020 	rsb	r0, r3, #32
 8010a9e:	9b00      	ldr	r3, [sp, #0]
 8010aa0:	fa03 f000 	lsl.w	r0, r3, r0
 8010aa4:	f7f7 fe70 	bl	8008788 <__aeabi_ui2d>
 8010aa8:	2301      	movs	r3, #1
 8010aaa:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8010aae:	3e01      	subs	r6, #1
 8010ab0:	9311      	str	r3, [sp, #68]	; 0x44
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	4b64      	ldr	r3, [pc, #400]	; (8010c48 <_dtoa_r+0x2e0>)
 8010ab6:	f7f7 fd29 	bl	800850c <__aeabi_dsub>
 8010aba:	a359      	add	r3, pc, #356	; (adr r3, 8010c20 <_dtoa_r+0x2b8>)
 8010abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ac0:	f7f7 fed8 	bl	8008874 <__aeabi_dmul>
 8010ac4:	a358      	add	r3, pc, #352	; (adr r3, 8010c28 <_dtoa_r+0x2c0>)
 8010ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aca:	f7f7 fd21 	bl	8008510 <__adddf3>
 8010ace:	4604      	mov	r4, r0
 8010ad0:	4630      	mov	r0, r6
 8010ad2:	460d      	mov	r5, r1
 8010ad4:	f7f7 fe68 	bl	80087a8 <__aeabi_i2d>
 8010ad8:	a355      	add	r3, pc, #340	; (adr r3, 8010c30 <_dtoa_r+0x2c8>)
 8010ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ade:	f7f7 fec9 	bl	8008874 <__aeabi_dmul>
 8010ae2:	4602      	mov	r2, r0
 8010ae4:	460b      	mov	r3, r1
 8010ae6:	4620      	mov	r0, r4
 8010ae8:	4629      	mov	r1, r5
 8010aea:	f7f7 fd11 	bl	8008510 <__adddf3>
 8010aee:	4604      	mov	r4, r0
 8010af0:	460d      	mov	r5, r1
 8010af2:	f7f8 f96f 	bl	8008dd4 <__aeabi_d2iz>
 8010af6:	2200      	movs	r2, #0
 8010af8:	4683      	mov	fp, r0
 8010afa:	2300      	movs	r3, #0
 8010afc:	4620      	mov	r0, r4
 8010afe:	4629      	mov	r1, r5
 8010b00:	f7f8 f92a 	bl	8008d58 <__aeabi_dcmplt>
 8010b04:	b158      	cbz	r0, 8010b1e <_dtoa_r+0x1b6>
 8010b06:	4658      	mov	r0, fp
 8010b08:	f7f7 fe4e 	bl	80087a8 <__aeabi_i2d>
 8010b0c:	4602      	mov	r2, r0
 8010b0e:	460b      	mov	r3, r1
 8010b10:	4620      	mov	r0, r4
 8010b12:	4629      	mov	r1, r5
 8010b14:	f7f8 f916 	bl	8008d44 <__aeabi_dcmpeq>
 8010b18:	b908      	cbnz	r0, 8010b1e <_dtoa_r+0x1b6>
 8010b1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010b1e:	f1bb 0f16 	cmp.w	fp, #22
 8010b22:	d80d      	bhi.n	8010b40 <_dtoa_r+0x1d8>
 8010b24:	4949      	ldr	r1, [pc, #292]	; (8010c4c <_dtoa_r+0x2e4>)
 8010b26:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8010b2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010b2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b32:	f7f8 f92f 	bl	8008d94 <__aeabi_dcmpgt>
 8010b36:	b130      	cbz	r0, 8010b46 <_dtoa_r+0x1de>
 8010b38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	e000      	b.n	8010b42 <_dtoa_r+0x1da>
 8010b40:	2301      	movs	r3, #1
 8010b42:	930d      	str	r3, [sp, #52]	; 0x34
 8010b44:	e000      	b.n	8010b48 <_dtoa_r+0x1e0>
 8010b46:	900d      	str	r0, [sp, #52]	; 0x34
 8010b48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010b4a:	1b9e      	subs	r6, r3, r6
 8010b4c:	1e73      	subs	r3, r6, #1
 8010b4e:	9305      	str	r3, [sp, #20]
 8010b50:	bf43      	ittte	mi
 8010b52:	f1c3 0900 	rsbmi	r9, r3, #0
 8010b56:	2300      	movmi	r3, #0
 8010b58:	9305      	strmi	r3, [sp, #20]
 8010b5a:	f04f 0900 	movpl.w	r9, #0
 8010b5e:	f1bb 0f00 	cmp.w	fp, #0
 8010b62:	db07      	blt.n	8010b74 <_dtoa_r+0x20c>
 8010b64:	9b05      	ldr	r3, [sp, #20]
 8010b66:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8010b6a:	445b      	add	r3, fp
 8010b6c:	9305      	str	r3, [sp, #20]
 8010b6e:	2300      	movs	r3, #0
 8010b70:	9307      	str	r3, [sp, #28]
 8010b72:	e006      	b.n	8010b82 <_dtoa_r+0x21a>
 8010b74:	f1cb 0300 	rsb	r3, fp, #0
 8010b78:	9307      	str	r3, [sp, #28]
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	ebcb 0909 	rsb	r9, fp, r9
 8010b80:	930c      	str	r3, [sp, #48]	; 0x30
 8010b82:	9b06      	ldr	r3, [sp, #24]
 8010b84:	2b09      	cmp	r3, #9
 8010b86:	d827      	bhi.n	8010bd8 <_dtoa_r+0x270>
 8010b88:	2b05      	cmp	r3, #5
 8010b8a:	bfc4      	itt	gt
 8010b8c:	3b04      	subgt	r3, #4
 8010b8e:	9306      	strgt	r3, [sp, #24]
 8010b90:	9b06      	ldr	r3, [sp, #24]
 8010b92:	f1a3 0302 	sub.w	r3, r3, #2
 8010b96:	bfcc      	ite	gt
 8010b98:	2500      	movgt	r5, #0
 8010b9a:	2501      	movle	r5, #1
 8010b9c:	2b03      	cmp	r3, #3
 8010b9e:	d820      	bhi.n	8010be2 <_dtoa_r+0x27a>
 8010ba0:	e8df f003 	tbb	[pc, r3]
 8010ba4:	04020e06 	.word	0x04020e06
 8010ba8:	2301      	movs	r3, #1
 8010baa:	e002      	b.n	8010bb2 <_dtoa_r+0x24a>
 8010bac:	2301      	movs	r3, #1
 8010bae:	e008      	b.n	8010bc2 <_dtoa_r+0x25a>
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	9308      	str	r3, [sp, #32]
 8010bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	dd1c      	ble.n	8010bf4 <_dtoa_r+0x28c>
 8010bba:	9303      	str	r3, [sp, #12]
 8010bbc:	4698      	mov	r8, r3
 8010bbe:	e01e      	b.n	8010bfe <_dtoa_r+0x296>
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	9308      	str	r3, [sp, #32]
 8010bc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010bc6:	445b      	add	r3, fp
 8010bc8:	f103 0801 	add.w	r8, r3, #1
 8010bcc:	9303      	str	r3, [sp, #12]
 8010bce:	4643      	mov	r3, r8
 8010bd0:	2b01      	cmp	r3, #1
 8010bd2:	bfb8      	it	lt
 8010bd4:	2301      	movlt	r3, #1
 8010bd6:	e012      	b.n	8010bfe <_dtoa_r+0x296>
 8010bd8:	2501      	movs	r5, #1
 8010bda:	2300      	movs	r3, #0
 8010bdc:	9306      	str	r3, [sp, #24]
 8010bde:	9508      	str	r5, [sp, #32]
 8010be0:	e001      	b.n	8010be6 <_dtoa_r+0x27e>
 8010be2:	2301      	movs	r3, #1
 8010be4:	9308      	str	r3, [sp, #32]
 8010be6:	f04f 33ff 	mov.w	r3, #4294967295
 8010bea:	9303      	str	r3, [sp, #12]
 8010bec:	4698      	mov	r8, r3
 8010bee:	2200      	movs	r2, #0
 8010bf0:	2312      	movs	r3, #18
 8010bf2:	e003      	b.n	8010bfc <_dtoa_r+0x294>
 8010bf4:	2301      	movs	r3, #1
 8010bf6:	9303      	str	r3, [sp, #12]
 8010bf8:	4698      	mov	r8, r3
 8010bfa:	461a      	mov	r2, r3
 8010bfc:	9209      	str	r2, [sp, #36]	; 0x24
 8010bfe:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8010c02:	2200      	movs	r2, #0
 8010c04:	6062      	str	r2, [r4, #4]
 8010c06:	2104      	movs	r1, #4
 8010c08:	f101 0214 	add.w	r2, r1, #20
 8010c0c:	429a      	cmp	r2, r3
 8010c0e:	d81f      	bhi.n	8010c50 <_dtoa_r+0x2e8>
 8010c10:	6862      	ldr	r2, [r4, #4]
 8010c12:	3201      	adds	r2, #1
 8010c14:	6062      	str	r2, [r4, #4]
 8010c16:	0049      	lsls	r1, r1, #1
 8010c18:	e7f6      	b.n	8010c08 <_dtoa_r+0x2a0>
 8010c1a:	bf00      	nop
 8010c1c:	f3af 8000 	nop.w
 8010c20:	636f4361 	.word	0x636f4361
 8010c24:	3fd287a7 	.word	0x3fd287a7
 8010c28:	8b60c8b3 	.word	0x8b60c8b3
 8010c2c:	3fc68a28 	.word	0x3fc68a28
 8010c30:	509f79fb 	.word	0x509f79fb
 8010c34:	3fd34413 	.word	0x3fd34413
 8010c38:	7ff00000 	.word	0x7ff00000
 8010c3c:	08013644 	.word	0x08013644
 8010c40:	0801364d 	.word	0x0801364d
 8010c44:	08013633 	.word	0x08013633
 8010c48:	3ff80000 	.word	0x3ff80000
 8010c4c:	080136c0 	.word	0x080136c0
 8010c50:	6861      	ldr	r1, [r4, #4]
 8010c52:	4650      	mov	r0, sl
 8010c54:	f000 ff32 	bl	8011abc <_Balloc>
 8010c58:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8010c5c:	6020      	str	r0, [r4, #0]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	9304      	str	r3, [sp, #16]
 8010c62:	f1b8 0f0e 	cmp.w	r8, #14
 8010c66:	f200 815d 	bhi.w	8010f24 <_dtoa_r+0x5bc>
 8010c6a:	2d00      	cmp	r5, #0
 8010c6c:	f000 815a 	beq.w	8010f24 <_dtoa_r+0x5bc>
 8010c70:	ed9d 7b00 	vldr	d7, [sp]
 8010c74:	f1bb 0f00 	cmp.w	fp, #0
 8010c78:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8010c7c:	dd31      	ble.n	8010ce2 <_dtoa_r+0x37a>
 8010c7e:	4aa0      	ldr	r2, [pc, #640]	; (8010f00 <_dtoa_r+0x598>)
 8010c80:	f00b 030f 	and.w	r3, fp, #15
 8010c84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010c88:	ed93 7b00 	vldr	d7, [r3]
 8010c8c:	ea4f 142b 	mov.w	r4, fp, asr #4
 8010c90:	06e2      	lsls	r2, r4, #27
 8010c92:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8010c96:	d50c      	bpl.n	8010cb2 <_dtoa_r+0x34a>
 8010c98:	4b9a      	ldr	r3, [pc, #616]	; (8010f04 <_dtoa_r+0x59c>)
 8010c9a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010c9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010ca2:	f7f7 ff11 	bl	8008ac8 <__aeabi_ddiv>
 8010ca6:	f004 040f 	and.w	r4, r4, #15
 8010caa:	e9cd 0100 	strd	r0, r1, [sp]
 8010cae:	2603      	movs	r6, #3
 8010cb0:	e000      	b.n	8010cb4 <_dtoa_r+0x34c>
 8010cb2:	2602      	movs	r6, #2
 8010cb4:	4d93      	ldr	r5, [pc, #588]	; (8010f04 <_dtoa_r+0x59c>)
 8010cb6:	b16c      	cbz	r4, 8010cd4 <_dtoa_r+0x36c>
 8010cb8:	07e3      	lsls	r3, r4, #31
 8010cba:	d508      	bpl.n	8010cce <_dtoa_r+0x366>
 8010cbc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010cc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010cc4:	f7f7 fdd6 	bl	8008874 <__aeabi_dmul>
 8010cc8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010ccc:	3601      	adds	r6, #1
 8010cce:	1064      	asrs	r4, r4, #1
 8010cd0:	3508      	adds	r5, #8
 8010cd2:	e7f0      	b.n	8010cb6 <_dtoa_r+0x34e>
 8010cd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010cd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010cdc:	f7f7 fef4 	bl	8008ac8 <__aeabi_ddiv>
 8010ce0:	e020      	b.n	8010d24 <_dtoa_r+0x3bc>
 8010ce2:	f1cb 0400 	rsb	r4, fp, #0
 8010ce6:	b304      	cbz	r4, 8010d2a <_dtoa_r+0x3c2>
 8010ce8:	4b85      	ldr	r3, [pc, #532]	; (8010f00 <_dtoa_r+0x598>)
 8010cea:	4d86      	ldr	r5, [pc, #536]	; (8010f04 <_dtoa_r+0x59c>)
 8010cec:	f004 020f 	and.w	r2, r4, #15
 8010cf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cf8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010cfc:	f7f7 fdba 	bl	8008874 <__aeabi_dmul>
 8010d00:	e9cd 0100 	strd	r0, r1, [sp]
 8010d04:	1124      	asrs	r4, r4, #4
 8010d06:	2300      	movs	r3, #0
 8010d08:	2602      	movs	r6, #2
 8010d0a:	b154      	cbz	r4, 8010d22 <_dtoa_r+0x3ba>
 8010d0c:	07e7      	lsls	r7, r4, #31
 8010d0e:	d505      	bpl.n	8010d1c <_dtoa_r+0x3b4>
 8010d10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010d14:	f7f7 fdae 	bl	8008874 <__aeabi_dmul>
 8010d18:	3601      	adds	r6, #1
 8010d1a:	2301      	movs	r3, #1
 8010d1c:	1064      	asrs	r4, r4, #1
 8010d1e:	3508      	adds	r5, #8
 8010d20:	e7f3      	b.n	8010d0a <_dtoa_r+0x3a2>
 8010d22:	b11b      	cbz	r3, 8010d2c <_dtoa_r+0x3c4>
 8010d24:	e9cd 0100 	strd	r0, r1, [sp]
 8010d28:	e000      	b.n	8010d2c <_dtoa_r+0x3c4>
 8010d2a:	2602      	movs	r6, #2
 8010d2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d2e:	b1eb      	cbz	r3, 8010d6c <_dtoa_r+0x404>
 8010d30:	e9dd 4500 	ldrd	r4, r5, [sp]
 8010d34:	2200      	movs	r2, #0
 8010d36:	4b74      	ldr	r3, [pc, #464]	; (8010f08 <_dtoa_r+0x5a0>)
 8010d38:	4620      	mov	r0, r4
 8010d3a:	4629      	mov	r1, r5
 8010d3c:	f7f8 f80c 	bl	8008d58 <__aeabi_dcmplt>
 8010d40:	b1a0      	cbz	r0, 8010d6c <_dtoa_r+0x404>
 8010d42:	f1b8 0f00 	cmp.w	r8, #0
 8010d46:	d011      	beq.n	8010d6c <_dtoa_r+0x404>
 8010d48:	9b03      	ldr	r3, [sp, #12]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	f340 80e6 	ble.w	8010f1c <_dtoa_r+0x5b4>
 8010d50:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010d54:	930a      	str	r3, [sp, #40]	; 0x28
 8010d56:	2200      	movs	r2, #0
 8010d58:	4b6c      	ldr	r3, [pc, #432]	; (8010f0c <_dtoa_r+0x5a4>)
 8010d5a:	4620      	mov	r0, r4
 8010d5c:	4629      	mov	r1, r5
 8010d5e:	f7f7 fd89 	bl	8008874 <__aeabi_dmul>
 8010d62:	3601      	adds	r6, #1
 8010d64:	e9cd 0100 	strd	r0, r1, [sp]
 8010d68:	9f03      	ldr	r7, [sp, #12]
 8010d6a:	e002      	b.n	8010d72 <_dtoa_r+0x40a>
 8010d6c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8010d70:	4647      	mov	r7, r8
 8010d72:	4630      	mov	r0, r6
 8010d74:	f7f7 fd18 	bl	80087a8 <__aeabi_i2d>
 8010d78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d7c:	f7f7 fd7a 	bl	8008874 <__aeabi_dmul>
 8010d80:	2200      	movs	r2, #0
 8010d82:	4b63      	ldr	r3, [pc, #396]	; (8010f10 <_dtoa_r+0x5a8>)
 8010d84:	f7f7 fbc4 	bl	8008510 <__adddf3>
 8010d88:	4604      	mov	r4, r0
 8010d8a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8010d8e:	b9cf      	cbnz	r7, 8010dc4 <_dtoa_r+0x45c>
 8010d90:	2200      	movs	r2, #0
 8010d92:	4b60      	ldr	r3, [pc, #384]	; (8010f14 <_dtoa_r+0x5ac>)
 8010d94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010d98:	f7f7 fbb8 	bl	800850c <__aeabi_dsub>
 8010d9c:	4622      	mov	r2, r4
 8010d9e:	462b      	mov	r3, r5
 8010da0:	e9cd 0100 	strd	r0, r1, [sp]
 8010da4:	f7f7 fff6 	bl	8008d94 <__aeabi_dcmpgt>
 8010da8:	2800      	cmp	r0, #0
 8010daa:	f040 8241 	bne.w	8011230 <_dtoa_r+0x8c8>
 8010dae:	4622      	mov	r2, r4
 8010db0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8010db4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010db8:	f7f7 ffce 	bl	8008d58 <__aeabi_dcmplt>
 8010dbc:	2800      	cmp	r0, #0
 8010dbe:	f040 822e 	bne.w	801121e <_dtoa_r+0x8b6>
 8010dc2:	e0ab      	b.n	8010f1c <_dtoa_r+0x5b4>
 8010dc4:	9a08      	ldr	r2, [sp, #32]
 8010dc6:	4b4e      	ldr	r3, [pc, #312]	; (8010f00 <_dtoa_r+0x598>)
 8010dc8:	1e79      	subs	r1, r7, #1
 8010dca:	2a00      	cmp	r2, #0
 8010dcc:	d04a      	beq.n	8010e64 <_dtoa_r+0x4fc>
 8010dce:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8010dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dd6:	2000      	movs	r0, #0
 8010dd8:	494f      	ldr	r1, [pc, #316]	; (8010f18 <_dtoa_r+0x5b0>)
 8010dda:	f7f7 fe75 	bl	8008ac8 <__aeabi_ddiv>
 8010dde:	4622      	mov	r2, r4
 8010de0:	462b      	mov	r3, r5
 8010de2:	f7f7 fb93 	bl	800850c <__aeabi_dsub>
 8010de6:	9c04      	ldr	r4, [sp, #16]
 8010de8:	4605      	mov	r5, r0
 8010dea:	460e      	mov	r6, r1
 8010dec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010df0:	f7f7 fff0 	bl	8008dd4 <__aeabi_d2iz>
 8010df4:	9012      	str	r0, [sp, #72]	; 0x48
 8010df6:	f7f7 fcd7 	bl	80087a8 <__aeabi_i2d>
 8010dfa:	4602      	mov	r2, r0
 8010dfc:	460b      	mov	r3, r1
 8010dfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e02:	f7f7 fb83 	bl	800850c <__aeabi_dsub>
 8010e06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010e08:	3330      	adds	r3, #48	; 0x30
 8010e0a:	f804 3b01 	strb.w	r3, [r4], #1
 8010e0e:	462a      	mov	r2, r5
 8010e10:	4633      	mov	r3, r6
 8010e12:	e9cd 0100 	strd	r0, r1, [sp]
 8010e16:	f7f7 ff9f 	bl	8008d58 <__aeabi_dcmplt>
 8010e1a:	2800      	cmp	r0, #0
 8010e1c:	f040 8321 	bne.w	8011462 <_dtoa_r+0xafa>
 8010e20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e24:	2000      	movs	r0, #0
 8010e26:	4938      	ldr	r1, [pc, #224]	; (8010f08 <_dtoa_r+0x5a0>)
 8010e28:	f7f7 fb70 	bl	800850c <__aeabi_dsub>
 8010e2c:	462a      	mov	r2, r5
 8010e2e:	4633      	mov	r3, r6
 8010e30:	f7f7 ff92 	bl	8008d58 <__aeabi_dcmplt>
 8010e34:	2800      	cmp	r0, #0
 8010e36:	f040 80d2 	bne.w	8010fde <_dtoa_r+0x676>
 8010e3a:	9b04      	ldr	r3, [sp, #16]
 8010e3c:	1ae3      	subs	r3, r4, r3
 8010e3e:	42bb      	cmp	r3, r7
 8010e40:	da6c      	bge.n	8010f1c <_dtoa_r+0x5b4>
 8010e42:	2200      	movs	r2, #0
 8010e44:	4b31      	ldr	r3, [pc, #196]	; (8010f0c <_dtoa_r+0x5a4>)
 8010e46:	4628      	mov	r0, r5
 8010e48:	4631      	mov	r1, r6
 8010e4a:	f7f7 fd13 	bl	8008874 <__aeabi_dmul>
 8010e4e:	2200      	movs	r2, #0
 8010e50:	4605      	mov	r5, r0
 8010e52:	460e      	mov	r6, r1
 8010e54:	4b2d      	ldr	r3, [pc, #180]	; (8010f0c <_dtoa_r+0x5a4>)
 8010e56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e5a:	f7f7 fd0b 	bl	8008874 <__aeabi_dmul>
 8010e5e:	e9cd 0100 	strd	r0, r1, [sp]
 8010e62:	e7c3      	b.n	8010dec <_dtoa_r+0x484>
 8010e64:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8010e68:	4622      	mov	r2, r4
 8010e6a:	462b      	mov	r3, r5
 8010e6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e70:	f7f7 fd00 	bl	8008874 <__aeabi_dmul>
 8010e74:	9b04      	ldr	r3, [sp, #16]
 8010e76:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8010e7a:	19dc      	adds	r4, r3, r7
 8010e7c:	461d      	mov	r5, r3
 8010e7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e82:	f7f7 ffa7 	bl	8008dd4 <__aeabi_d2iz>
 8010e86:	4606      	mov	r6, r0
 8010e88:	f7f7 fc8e 	bl	80087a8 <__aeabi_i2d>
 8010e8c:	3630      	adds	r6, #48	; 0x30
 8010e8e:	4602      	mov	r2, r0
 8010e90:	460b      	mov	r3, r1
 8010e92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e96:	f7f7 fb39 	bl	800850c <__aeabi_dsub>
 8010e9a:	f805 6b01 	strb.w	r6, [r5], #1
 8010e9e:	42ac      	cmp	r4, r5
 8010ea0:	e9cd 0100 	strd	r0, r1, [sp]
 8010ea4:	f04f 0200 	mov.w	r2, #0
 8010ea8:	d123      	bne.n	8010ef2 <_dtoa_r+0x58a>
 8010eaa:	4b1b      	ldr	r3, [pc, #108]	; (8010f18 <_dtoa_r+0x5b0>)
 8010eac:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8010eb0:	f7f7 fb2e 	bl	8008510 <__adddf3>
 8010eb4:	4602      	mov	r2, r0
 8010eb6:	460b      	mov	r3, r1
 8010eb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010ebc:	f7f7 ff6a 	bl	8008d94 <__aeabi_dcmpgt>
 8010ec0:	2800      	cmp	r0, #0
 8010ec2:	f040 808c 	bne.w	8010fde <_dtoa_r+0x676>
 8010ec6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8010eca:	2000      	movs	r0, #0
 8010ecc:	4912      	ldr	r1, [pc, #72]	; (8010f18 <_dtoa_r+0x5b0>)
 8010ece:	f7f7 fb1d 	bl	800850c <__aeabi_dsub>
 8010ed2:	4602      	mov	r2, r0
 8010ed4:	460b      	mov	r3, r1
 8010ed6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010eda:	f7f7 ff3d 	bl	8008d58 <__aeabi_dcmplt>
 8010ede:	b1e8      	cbz	r0, 8010f1c <_dtoa_r+0x5b4>
 8010ee0:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8010ee4:	2b30      	cmp	r3, #48	; 0x30
 8010ee6:	f104 32ff 	add.w	r2, r4, #4294967295
 8010eea:	f040 82ba 	bne.w	8011462 <_dtoa_r+0xafa>
 8010eee:	4614      	mov	r4, r2
 8010ef0:	e7f6      	b.n	8010ee0 <_dtoa_r+0x578>
 8010ef2:	4b06      	ldr	r3, [pc, #24]	; (8010f0c <_dtoa_r+0x5a4>)
 8010ef4:	f7f7 fcbe 	bl	8008874 <__aeabi_dmul>
 8010ef8:	e9cd 0100 	strd	r0, r1, [sp]
 8010efc:	e7bf      	b.n	8010e7e <_dtoa_r+0x516>
 8010efe:	bf00      	nop
 8010f00:	080136c0 	.word	0x080136c0
 8010f04:	08013788 	.word	0x08013788
 8010f08:	3ff00000 	.word	0x3ff00000
 8010f0c:	40240000 	.word	0x40240000
 8010f10:	401c0000 	.word	0x401c0000
 8010f14:	40140000 	.word	0x40140000
 8010f18:	3fe00000 	.word	0x3fe00000
 8010f1c:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8010f20:	e88d 0018 	stmia.w	sp, {r3, r4}
 8010f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	db7c      	blt.n	8011024 <_dtoa_r+0x6bc>
 8010f2a:	f1bb 0f0e 	cmp.w	fp, #14
 8010f2e:	dc79      	bgt.n	8011024 <_dtoa_r+0x6bc>
 8010f30:	4b8f      	ldr	r3, [pc, #572]	; (8011170 <_dtoa_r+0x808>)
 8010f32:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010f36:	e9d3 6700 	ldrd	r6, r7, [r3]
 8010f3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	da14      	bge.n	8010f6a <_dtoa_r+0x602>
 8010f40:	f1b8 0f00 	cmp.w	r8, #0
 8010f44:	dc11      	bgt.n	8010f6a <_dtoa_r+0x602>
 8010f46:	f040 816c 	bne.w	8011222 <_dtoa_r+0x8ba>
 8010f4a:	2200      	movs	r2, #0
 8010f4c:	4b89      	ldr	r3, [pc, #548]	; (8011174 <_dtoa_r+0x80c>)
 8010f4e:	4630      	mov	r0, r6
 8010f50:	4639      	mov	r1, r7
 8010f52:	f7f7 fc8f 	bl	8008874 <__aeabi_dmul>
 8010f56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f5a:	f7f7 ff11 	bl	8008d80 <__aeabi_dcmpge>
 8010f5e:	4645      	mov	r5, r8
 8010f60:	4646      	mov	r6, r8
 8010f62:	2800      	cmp	r0, #0
 8010f64:	f040 815f 	bne.w	8011226 <_dtoa_r+0x8be>
 8010f68:	e166      	b.n	8011238 <_dtoa_r+0x8d0>
 8010f6a:	9c04      	ldr	r4, [sp, #16]
 8010f6c:	4632      	mov	r2, r6
 8010f6e:	463b      	mov	r3, r7
 8010f70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010f74:	f7f7 fda8 	bl	8008ac8 <__aeabi_ddiv>
 8010f78:	f7f7 ff2c 	bl	8008dd4 <__aeabi_d2iz>
 8010f7c:	4605      	mov	r5, r0
 8010f7e:	f7f7 fc13 	bl	80087a8 <__aeabi_i2d>
 8010f82:	4632      	mov	r2, r6
 8010f84:	463b      	mov	r3, r7
 8010f86:	f7f7 fc75 	bl	8008874 <__aeabi_dmul>
 8010f8a:	460b      	mov	r3, r1
 8010f8c:	4602      	mov	r2, r0
 8010f8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010f92:	f7f7 fabb 	bl	800850c <__aeabi_dsub>
 8010f96:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8010f9a:	f804 eb01 	strb.w	lr, [r4], #1
 8010f9e:	9b04      	ldr	r3, [sp, #16]
 8010fa0:	ebc3 0e04 	rsb	lr, r3, r4
 8010fa4:	45f0      	cmp	r8, lr
 8010fa6:	e9cd 0100 	strd	r0, r1, [sp]
 8010faa:	d12e      	bne.n	801100a <_dtoa_r+0x6a2>
 8010fac:	4602      	mov	r2, r0
 8010fae:	460b      	mov	r3, r1
 8010fb0:	f7f7 faae 	bl	8008510 <__adddf3>
 8010fb4:	4680      	mov	r8, r0
 8010fb6:	4689      	mov	r9, r1
 8010fb8:	4602      	mov	r2, r0
 8010fba:	460b      	mov	r3, r1
 8010fbc:	4630      	mov	r0, r6
 8010fbe:	4639      	mov	r1, r7
 8010fc0:	f7f7 feca 	bl	8008d58 <__aeabi_dcmplt>
 8010fc4:	b978      	cbnz	r0, 8010fe6 <_dtoa_r+0x67e>
 8010fc6:	4642      	mov	r2, r8
 8010fc8:	464b      	mov	r3, r9
 8010fca:	4630      	mov	r0, r6
 8010fcc:	4639      	mov	r1, r7
 8010fce:	f7f7 feb9 	bl	8008d44 <__aeabi_dcmpeq>
 8010fd2:	2800      	cmp	r0, #0
 8010fd4:	f000 8247 	beq.w	8011466 <_dtoa_r+0xafe>
 8010fd8:	07e9      	lsls	r1, r5, #31
 8010fda:	d404      	bmi.n	8010fe6 <_dtoa_r+0x67e>
 8010fdc:	e243      	b.n	8011466 <_dtoa_r+0xafe>
 8010fde:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8010fe2:	e000      	b.n	8010fe6 <_dtoa_r+0x67e>
 8010fe4:	461c      	mov	r4, r3
 8010fe6:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8010fea:	2a39      	cmp	r2, #57	; 0x39
 8010fec:	f104 33ff 	add.w	r3, r4, #4294967295
 8010ff0:	d107      	bne.n	8011002 <_dtoa_r+0x69a>
 8010ff2:	9a04      	ldr	r2, [sp, #16]
 8010ff4:	429a      	cmp	r2, r3
 8010ff6:	d1f5      	bne.n	8010fe4 <_dtoa_r+0x67c>
 8010ff8:	9904      	ldr	r1, [sp, #16]
 8010ffa:	2230      	movs	r2, #48	; 0x30
 8010ffc:	f10b 0b01 	add.w	fp, fp, #1
 8011000:	700a      	strb	r2, [r1, #0]
 8011002:	781a      	ldrb	r2, [r3, #0]
 8011004:	3201      	adds	r2, #1
 8011006:	701a      	strb	r2, [r3, #0]
 8011008:	e22d      	b.n	8011466 <_dtoa_r+0xafe>
 801100a:	2200      	movs	r2, #0
 801100c:	4b5a      	ldr	r3, [pc, #360]	; (8011178 <_dtoa_r+0x810>)
 801100e:	f7f7 fc31 	bl	8008874 <__aeabi_dmul>
 8011012:	2200      	movs	r2, #0
 8011014:	2300      	movs	r3, #0
 8011016:	e9cd 0100 	strd	r0, r1, [sp]
 801101a:	f7f7 fe93 	bl	8008d44 <__aeabi_dcmpeq>
 801101e:	2800      	cmp	r0, #0
 8011020:	d0a4      	beq.n	8010f6c <_dtoa_r+0x604>
 8011022:	e220      	b.n	8011466 <_dtoa_r+0xafe>
 8011024:	9a08      	ldr	r2, [sp, #32]
 8011026:	2a00      	cmp	r2, #0
 8011028:	d02d      	beq.n	8011086 <_dtoa_r+0x71e>
 801102a:	9a06      	ldr	r2, [sp, #24]
 801102c:	2a01      	cmp	r2, #1
 801102e:	dc0a      	bgt.n	8011046 <_dtoa_r+0x6de>
 8011030:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8011032:	b112      	cbz	r2, 801103a <_dtoa_r+0x6d2>
 8011034:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011038:	e002      	b.n	8011040 <_dtoa_r+0x6d8>
 801103a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801103c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011040:	9d07      	ldr	r5, [sp, #28]
 8011042:	464c      	mov	r4, r9
 8011044:	e015      	b.n	8011072 <_dtoa_r+0x70a>
 8011046:	9b07      	ldr	r3, [sp, #28]
 8011048:	f108 35ff 	add.w	r5, r8, #4294967295
 801104c:	42ab      	cmp	r3, r5
 801104e:	bfbf      	itttt	lt
 8011050:	9b07      	ldrlt	r3, [sp, #28]
 8011052:	9507      	strlt	r5, [sp, #28]
 8011054:	1aea      	sublt	r2, r5, r3
 8011056:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8011058:	bfb7      	itett	lt
 801105a:	189b      	addlt	r3, r3, r2
 801105c:	1b5d      	subge	r5, r3, r5
 801105e:	930c      	strlt	r3, [sp, #48]	; 0x30
 8011060:	2500      	movlt	r5, #0
 8011062:	f1b8 0f00 	cmp.w	r8, #0
 8011066:	bfb9      	ittee	lt
 8011068:	ebc8 0409 	rsblt	r4, r8, r9
 801106c:	2300      	movlt	r3, #0
 801106e:	464c      	movge	r4, r9
 8011070:	4643      	movge	r3, r8
 8011072:	9a05      	ldr	r2, [sp, #20]
 8011074:	2101      	movs	r1, #1
 8011076:	441a      	add	r2, r3
 8011078:	4650      	mov	r0, sl
 801107a:	4499      	add	r9, r3
 801107c:	9205      	str	r2, [sp, #20]
 801107e:	f000 fdf1 	bl	8011c64 <__i2b>
 8011082:	4606      	mov	r6, r0
 8011084:	e002      	b.n	801108c <_dtoa_r+0x724>
 8011086:	9d07      	ldr	r5, [sp, #28]
 8011088:	9e08      	ldr	r6, [sp, #32]
 801108a:	464c      	mov	r4, r9
 801108c:	b15c      	cbz	r4, 80110a6 <_dtoa_r+0x73e>
 801108e:	9b05      	ldr	r3, [sp, #20]
 8011090:	2b00      	cmp	r3, #0
 8011092:	dd08      	ble.n	80110a6 <_dtoa_r+0x73e>
 8011094:	42a3      	cmp	r3, r4
 8011096:	9a05      	ldr	r2, [sp, #20]
 8011098:	bfa8      	it	ge
 801109a:	4623      	movge	r3, r4
 801109c:	ebc3 0909 	rsb	r9, r3, r9
 80110a0:	1ae4      	subs	r4, r4, r3
 80110a2:	1ad3      	subs	r3, r2, r3
 80110a4:	9305      	str	r3, [sp, #20]
 80110a6:	9b07      	ldr	r3, [sp, #28]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	dd1d      	ble.n	80110e8 <_dtoa_r+0x780>
 80110ac:	9b08      	ldr	r3, [sp, #32]
 80110ae:	b1ab      	cbz	r3, 80110dc <_dtoa_r+0x774>
 80110b0:	b185      	cbz	r5, 80110d4 <_dtoa_r+0x76c>
 80110b2:	4631      	mov	r1, r6
 80110b4:	462a      	mov	r2, r5
 80110b6:	4650      	mov	r0, sl
 80110b8:	f000 fe6e 	bl	8011d98 <__pow5mult>
 80110bc:	9a02      	ldr	r2, [sp, #8]
 80110be:	4601      	mov	r1, r0
 80110c0:	4606      	mov	r6, r0
 80110c2:	4650      	mov	r0, sl
 80110c4:	f000 fdd7 	bl	8011c76 <__multiply>
 80110c8:	9902      	ldr	r1, [sp, #8]
 80110ca:	4607      	mov	r7, r0
 80110cc:	4650      	mov	r0, sl
 80110ce:	f000 fd2a 	bl	8011b26 <_Bfree>
 80110d2:	9702      	str	r7, [sp, #8]
 80110d4:	9b07      	ldr	r3, [sp, #28]
 80110d6:	1b5a      	subs	r2, r3, r5
 80110d8:	d006      	beq.n	80110e8 <_dtoa_r+0x780>
 80110da:	e000      	b.n	80110de <_dtoa_r+0x776>
 80110dc:	9a07      	ldr	r2, [sp, #28]
 80110de:	9902      	ldr	r1, [sp, #8]
 80110e0:	4650      	mov	r0, sl
 80110e2:	f000 fe59 	bl	8011d98 <__pow5mult>
 80110e6:	9002      	str	r0, [sp, #8]
 80110e8:	2101      	movs	r1, #1
 80110ea:	4650      	mov	r0, sl
 80110ec:	f000 fdba 	bl	8011c64 <__i2b>
 80110f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80110f2:	4605      	mov	r5, r0
 80110f4:	b35b      	cbz	r3, 801114e <_dtoa_r+0x7e6>
 80110f6:	461a      	mov	r2, r3
 80110f8:	4601      	mov	r1, r0
 80110fa:	4650      	mov	r0, sl
 80110fc:	f000 fe4c 	bl	8011d98 <__pow5mult>
 8011100:	9b06      	ldr	r3, [sp, #24]
 8011102:	2b01      	cmp	r3, #1
 8011104:	4605      	mov	r5, r0
 8011106:	dc18      	bgt.n	801113a <_dtoa_r+0x7d2>
 8011108:	9b00      	ldr	r3, [sp, #0]
 801110a:	b983      	cbnz	r3, 801112e <_dtoa_r+0x7c6>
 801110c:	9b01      	ldr	r3, [sp, #4]
 801110e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011112:	b973      	cbnz	r3, 8011132 <_dtoa_r+0x7ca>
 8011114:	9b01      	ldr	r3, [sp, #4]
 8011116:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 801111a:	0d3f      	lsrs	r7, r7, #20
 801111c:	053f      	lsls	r7, r7, #20
 801111e:	b14f      	cbz	r7, 8011134 <_dtoa_r+0x7cc>
 8011120:	9b05      	ldr	r3, [sp, #20]
 8011122:	3301      	adds	r3, #1
 8011124:	f109 0901 	add.w	r9, r9, #1
 8011128:	9305      	str	r3, [sp, #20]
 801112a:	2701      	movs	r7, #1
 801112c:	e002      	b.n	8011134 <_dtoa_r+0x7cc>
 801112e:	2700      	movs	r7, #0
 8011130:	e000      	b.n	8011134 <_dtoa_r+0x7cc>
 8011132:	9f00      	ldr	r7, [sp, #0]
 8011134:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011136:	b173      	cbz	r3, 8011156 <_dtoa_r+0x7ee>
 8011138:	e000      	b.n	801113c <_dtoa_r+0x7d4>
 801113a:	2700      	movs	r7, #0
 801113c:	692b      	ldr	r3, [r5, #16]
 801113e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011142:	6918      	ldr	r0, [r3, #16]
 8011144:	f000 fd41 	bl	8011bca <__hi0bits>
 8011148:	f1c0 0020 	rsb	r0, r0, #32
 801114c:	e004      	b.n	8011158 <_dtoa_r+0x7f0>
 801114e:	9b06      	ldr	r3, [sp, #24]
 8011150:	2b01      	cmp	r3, #1
 8011152:	ddd9      	ble.n	8011108 <_dtoa_r+0x7a0>
 8011154:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8011156:	2001      	movs	r0, #1
 8011158:	9b05      	ldr	r3, [sp, #20]
 801115a:	4418      	add	r0, r3
 801115c:	f010 001f 	ands.w	r0, r0, #31
 8011160:	d00e      	beq.n	8011180 <_dtoa_r+0x818>
 8011162:	f1c0 0320 	rsb	r3, r0, #32
 8011166:	2b04      	cmp	r3, #4
 8011168:	dd08      	ble.n	801117c <_dtoa_r+0x814>
 801116a:	f1c0 001c 	rsb	r0, r0, #28
 801116e:	e008      	b.n	8011182 <_dtoa_r+0x81a>
 8011170:	080136c0 	.word	0x080136c0
 8011174:	40140000 	.word	0x40140000
 8011178:	40240000 	.word	0x40240000
 801117c:	d006      	beq.n	801118c <_dtoa_r+0x824>
 801117e:	4618      	mov	r0, r3
 8011180:	301c      	adds	r0, #28
 8011182:	9b05      	ldr	r3, [sp, #20]
 8011184:	4403      	add	r3, r0
 8011186:	4481      	add	r9, r0
 8011188:	4404      	add	r4, r0
 801118a:	9305      	str	r3, [sp, #20]
 801118c:	f1b9 0f00 	cmp.w	r9, #0
 8011190:	dd05      	ble.n	801119e <_dtoa_r+0x836>
 8011192:	464a      	mov	r2, r9
 8011194:	9902      	ldr	r1, [sp, #8]
 8011196:	4650      	mov	r0, sl
 8011198:	f000 fe4c 	bl	8011e34 <__lshift>
 801119c:	9002      	str	r0, [sp, #8]
 801119e:	9b05      	ldr	r3, [sp, #20]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	dd05      	ble.n	80111b0 <_dtoa_r+0x848>
 80111a4:	4629      	mov	r1, r5
 80111a6:	461a      	mov	r2, r3
 80111a8:	4650      	mov	r0, sl
 80111aa:	f000 fe43 	bl	8011e34 <__lshift>
 80111ae:	4605      	mov	r5, r0
 80111b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80111b2:	b1eb      	cbz	r3, 80111f0 <_dtoa_r+0x888>
 80111b4:	4629      	mov	r1, r5
 80111b6:	9802      	ldr	r0, [sp, #8]
 80111b8:	f000 fe8d 	bl	8011ed6 <__mcmp>
 80111bc:	2800      	cmp	r0, #0
 80111be:	da17      	bge.n	80111f0 <_dtoa_r+0x888>
 80111c0:	2300      	movs	r3, #0
 80111c2:	220a      	movs	r2, #10
 80111c4:	9902      	ldr	r1, [sp, #8]
 80111c6:	4650      	mov	r0, sl
 80111c8:	f000 fcc4 	bl	8011b54 <__multadd>
 80111cc:	9b08      	ldr	r3, [sp, #32]
 80111ce:	9002      	str	r0, [sp, #8]
 80111d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	f000 8158 	beq.w	801148a <_dtoa_r+0xb22>
 80111da:	2300      	movs	r3, #0
 80111dc:	4631      	mov	r1, r6
 80111de:	220a      	movs	r2, #10
 80111e0:	4650      	mov	r0, sl
 80111e2:	f000 fcb7 	bl	8011b54 <__multadd>
 80111e6:	9b03      	ldr	r3, [sp, #12]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	4606      	mov	r6, r0
 80111ec:	dc37      	bgt.n	801125e <_dtoa_r+0x8f6>
 80111ee:	e033      	b.n	8011258 <_dtoa_r+0x8f0>
 80111f0:	f1b8 0f00 	cmp.w	r8, #0
 80111f4:	dc2a      	bgt.n	801124c <_dtoa_r+0x8e4>
 80111f6:	9b06      	ldr	r3, [sp, #24]
 80111f8:	2b02      	cmp	r3, #2
 80111fa:	dd27      	ble.n	801124c <_dtoa_r+0x8e4>
 80111fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8011200:	9b03      	ldr	r3, [sp, #12]
 8011202:	b983      	cbnz	r3, 8011226 <_dtoa_r+0x8be>
 8011204:	4629      	mov	r1, r5
 8011206:	2205      	movs	r2, #5
 8011208:	4650      	mov	r0, sl
 801120a:	f000 fca3 	bl	8011b54 <__multadd>
 801120e:	4601      	mov	r1, r0
 8011210:	4605      	mov	r5, r0
 8011212:	9802      	ldr	r0, [sp, #8]
 8011214:	f000 fe5f 	bl	8011ed6 <__mcmp>
 8011218:	2800      	cmp	r0, #0
 801121a:	dc0d      	bgt.n	8011238 <_dtoa_r+0x8d0>
 801121c:	e003      	b.n	8011226 <_dtoa_r+0x8be>
 801121e:	463d      	mov	r5, r7
 8011220:	e000      	b.n	8011224 <_dtoa_r+0x8bc>
 8011222:	2500      	movs	r5, #0
 8011224:	462e      	mov	r6, r5
 8011226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011228:	9c04      	ldr	r4, [sp, #16]
 801122a:	ea6f 0b03 	mvn.w	fp, r3
 801122e:	e00a      	b.n	8011246 <_dtoa_r+0x8de>
 8011230:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8011234:	463d      	mov	r5, r7
 8011236:	463e      	mov	r6, r7
 8011238:	9b04      	ldr	r3, [sp, #16]
 801123a:	9a04      	ldr	r2, [sp, #16]
 801123c:	1c5c      	adds	r4, r3, #1
 801123e:	2331      	movs	r3, #49	; 0x31
 8011240:	7013      	strb	r3, [r2, #0]
 8011242:	f10b 0b01 	add.w	fp, fp, #1
 8011246:	46b0      	mov	r8, r6
 8011248:	2600      	movs	r6, #0
 801124a:	e0f7      	b.n	801143c <_dtoa_r+0xad4>
 801124c:	9b08      	ldr	r3, [sp, #32]
 801124e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011252:	b923      	cbnz	r3, 801125e <_dtoa_r+0x8f6>
 8011254:	9c04      	ldr	r4, [sp, #16]
 8011256:	e0b1      	b.n	80113bc <_dtoa_r+0xa54>
 8011258:	9b06      	ldr	r3, [sp, #24]
 801125a:	2b02      	cmp	r3, #2
 801125c:	dcd0      	bgt.n	8011200 <_dtoa_r+0x898>
 801125e:	2c00      	cmp	r4, #0
 8011260:	dd05      	ble.n	801126e <_dtoa_r+0x906>
 8011262:	4631      	mov	r1, r6
 8011264:	4622      	mov	r2, r4
 8011266:	4650      	mov	r0, sl
 8011268:	f000 fde4 	bl	8011e34 <__lshift>
 801126c:	4606      	mov	r6, r0
 801126e:	b19f      	cbz	r7, 8011298 <_dtoa_r+0x930>
 8011270:	6871      	ldr	r1, [r6, #4]
 8011272:	4650      	mov	r0, sl
 8011274:	f000 fc22 	bl	8011abc <_Balloc>
 8011278:	6932      	ldr	r2, [r6, #16]
 801127a:	3202      	adds	r2, #2
 801127c:	4604      	mov	r4, r0
 801127e:	0092      	lsls	r2, r2, #2
 8011280:	f106 010c 	add.w	r1, r6, #12
 8011284:	300c      	adds	r0, #12
 8011286:	f7fd ff96 	bl	800f1b6 <memcpy>
 801128a:	2201      	movs	r2, #1
 801128c:	4621      	mov	r1, r4
 801128e:	4650      	mov	r0, sl
 8011290:	f000 fdd0 	bl	8011e34 <__lshift>
 8011294:	4680      	mov	r8, r0
 8011296:	e000      	b.n	801129a <_dtoa_r+0x932>
 8011298:	46b0      	mov	r8, r6
 801129a:	9b00      	ldr	r3, [sp, #0]
 801129c:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80112a0:	f003 0301 	and.w	r3, r3, #1
 80112a4:	9305      	str	r3, [sp, #20]
 80112a6:	4629      	mov	r1, r5
 80112a8:	9802      	ldr	r0, [sp, #8]
 80112aa:	f7ff facd 	bl	8010848 <quorem>
 80112ae:	4631      	mov	r1, r6
 80112b0:	4604      	mov	r4, r0
 80112b2:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80112b6:	9802      	ldr	r0, [sp, #8]
 80112b8:	f000 fe0d 	bl	8011ed6 <__mcmp>
 80112bc:	4642      	mov	r2, r8
 80112be:	9000      	str	r0, [sp, #0]
 80112c0:	4629      	mov	r1, r5
 80112c2:	4650      	mov	r0, sl
 80112c4:	f000 fe23 	bl	8011f0e <__mdiff>
 80112c8:	68c3      	ldr	r3, [r0, #12]
 80112ca:	4602      	mov	r2, r0
 80112cc:	b93b      	cbnz	r3, 80112de <_dtoa_r+0x976>
 80112ce:	4601      	mov	r1, r0
 80112d0:	9007      	str	r0, [sp, #28]
 80112d2:	9802      	ldr	r0, [sp, #8]
 80112d4:	f000 fdff 	bl	8011ed6 <__mcmp>
 80112d8:	9a07      	ldr	r2, [sp, #28]
 80112da:	4603      	mov	r3, r0
 80112dc:	e000      	b.n	80112e0 <_dtoa_r+0x978>
 80112de:	2301      	movs	r3, #1
 80112e0:	4611      	mov	r1, r2
 80112e2:	4650      	mov	r0, sl
 80112e4:	9307      	str	r3, [sp, #28]
 80112e6:	f000 fc1e 	bl	8011b26 <_Bfree>
 80112ea:	9b07      	ldr	r3, [sp, #28]
 80112ec:	b94b      	cbnz	r3, 8011302 <_dtoa_r+0x99a>
 80112ee:	9a06      	ldr	r2, [sp, #24]
 80112f0:	b93a      	cbnz	r2, 8011302 <_dtoa_r+0x99a>
 80112f2:	9a05      	ldr	r2, [sp, #20]
 80112f4:	b92a      	cbnz	r2, 8011302 <_dtoa_r+0x99a>
 80112f6:	2f39      	cmp	r7, #57	; 0x39
 80112f8:	d028      	beq.n	801134c <_dtoa_r+0x9e4>
 80112fa:	9b00      	ldr	r3, [sp, #0]
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	dc1a      	bgt.n	8011336 <_dtoa_r+0x9ce>
 8011300:	e01b      	b.n	801133a <_dtoa_r+0x9d2>
 8011302:	9a00      	ldr	r2, [sp, #0]
 8011304:	2a00      	cmp	r2, #0
 8011306:	db04      	blt.n	8011312 <_dtoa_r+0x9aa>
 8011308:	d11a      	bne.n	8011340 <_dtoa_r+0x9d8>
 801130a:	9a06      	ldr	r2, [sp, #24]
 801130c:	b9c2      	cbnz	r2, 8011340 <_dtoa_r+0x9d8>
 801130e:	9a05      	ldr	r2, [sp, #20]
 8011310:	b9b2      	cbnz	r2, 8011340 <_dtoa_r+0x9d8>
 8011312:	2b00      	cmp	r3, #0
 8011314:	dd11      	ble.n	801133a <_dtoa_r+0x9d2>
 8011316:	2201      	movs	r2, #1
 8011318:	9902      	ldr	r1, [sp, #8]
 801131a:	4650      	mov	r0, sl
 801131c:	f000 fd8a 	bl	8011e34 <__lshift>
 8011320:	4629      	mov	r1, r5
 8011322:	9002      	str	r0, [sp, #8]
 8011324:	f000 fdd7 	bl	8011ed6 <__mcmp>
 8011328:	2800      	cmp	r0, #0
 801132a:	dc02      	bgt.n	8011332 <_dtoa_r+0x9ca>
 801132c:	d105      	bne.n	801133a <_dtoa_r+0x9d2>
 801132e:	07fa      	lsls	r2, r7, #31
 8011330:	d503      	bpl.n	801133a <_dtoa_r+0x9d2>
 8011332:	2f39      	cmp	r7, #57	; 0x39
 8011334:	d00a      	beq.n	801134c <_dtoa_r+0x9e4>
 8011336:	f104 0731 	add.w	r7, r4, #49	; 0x31
 801133a:	f109 0401 	add.w	r4, r9, #1
 801133e:	e00c      	b.n	801135a <_dtoa_r+0x9f2>
 8011340:	2b00      	cmp	r3, #0
 8011342:	f109 0401 	add.w	r4, r9, #1
 8011346:	dd0b      	ble.n	8011360 <_dtoa_r+0x9f8>
 8011348:	2f39      	cmp	r7, #57	; 0x39
 801134a:	d105      	bne.n	8011358 <_dtoa_r+0x9f0>
 801134c:	2339      	movs	r3, #57	; 0x39
 801134e:	f889 3000 	strb.w	r3, [r9]
 8011352:	f109 0901 	add.w	r9, r9, #1
 8011356:	e054      	b.n	8011402 <_dtoa_r+0xa9a>
 8011358:	3701      	adds	r7, #1
 801135a:	f889 7000 	strb.w	r7, [r9]
 801135e:	e06d      	b.n	801143c <_dtoa_r+0xad4>
 8011360:	9b04      	ldr	r3, [sp, #16]
 8011362:	9a03      	ldr	r2, [sp, #12]
 8011364:	f804 7c01 	strb.w	r7, [r4, #-1]
 8011368:	1ae3      	subs	r3, r4, r3
 801136a:	4293      	cmp	r3, r2
 801136c:	46a1      	mov	r9, r4
 801136e:	d03a      	beq.n	80113e6 <_dtoa_r+0xa7e>
 8011370:	2300      	movs	r3, #0
 8011372:	220a      	movs	r2, #10
 8011374:	9902      	ldr	r1, [sp, #8]
 8011376:	4650      	mov	r0, sl
 8011378:	f000 fbec 	bl	8011b54 <__multadd>
 801137c:	4546      	cmp	r6, r8
 801137e:	9002      	str	r0, [sp, #8]
 8011380:	f04f 0300 	mov.w	r3, #0
 8011384:	f04f 020a 	mov.w	r2, #10
 8011388:	4631      	mov	r1, r6
 801138a:	4650      	mov	r0, sl
 801138c:	d104      	bne.n	8011398 <_dtoa_r+0xa30>
 801138e:	f000 fbe1 	bl	8011b54 <__multadd>
 8011392:	4606      	mov	r6, r0
 8011394:	4680      	mov	r8, r0
 8011396:	e786      	b.n	80112a6 <_dtoa_r+0x93e>
 8011398:	f000 fbdc 	bl	8011b54 <__multadd>
 801139c:	4641      	mov	r1, r8
 801139e:	4606      	mov	r6, r0
 80113a0:	2300      	movs	r3, #0
 80113a2:	220a      	movs	r2, #10
 80113a4:	4650      	mov	r0, sl
 80113a6:	f000 fbd5 	bl	8011b54 <__multadd>
 80113aa:	4680      	mov	r8, r0
 80113ac:	e77b      	b.n	80112a6 <_dtoa_r+0x93e>
 80113ae:	2300      	movs	r3, #0
 80113b0:	220a      	movs	r2, #10
 80113b2:	9902      	ldr	r1, [sp, #8]
 80113b4:	4650      	mov	r0, sl
 80113b6:	f000 fbcd 	bl	8011b54 <__multadd>
 80113ba:	9002      	str	r0, [sp, #8]
 80113bc:	4629      	mov	r1, r5
 80113be:	9802      	ldr	r0, [sp, #8]
 80113c0:	f7ff fa42 	bl	8010848 <quorem>
 80113c4:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80113c8:	f804 7b01 	strb.w	r7, [r4], #1
 80113cc:	9b04      	ldr	r3, [sp, #16]
 80113ce:	9a03      	ldr	r2, [sp, #12]
 80113d0:	1ae3      	subs	r3, r4, r3
 80113d2:	4293      	cmp	r3, r2
 80113d4:	dbeb      	blt.n	80113ae <_dtoa_r+0xa46>
 80113d6:	9b04      	ldr	r3, [sp, #16]
 80113d8:	2a01      	cmp	r2, #1
 80113da:	bfac      	ite	ge
 80113dc:	189b      	addge	r3, r3, r2
 80113de:	3301      	addlt	r3, #1
 80113e0:	46b0      	mov	r8, r6
 80113e2:	4699      	mov	r9, r3
 80113e4:	2600      	movs	r6, #0
 80113e6:	2201      	movs	r2, #1
 80113e8:	9902      	ldr	r1, [sp, #8]
 80113ea:	4650      	mov	r0, sl
 80113ec:	f000 fd22 	bl	8011e34 <__lshift>
 80113f0:	4629      	mov	r1, r5
 80113f2:	9002      	str	r0, [sp, #8]
 80113f4:	f000 fd6f 	bl	8011ed6 <__mcmp>
 80113f8:	2800      	cmp	r0, #0
 80113fa:	dc02      	bgt.n	8011402 <_dtoa_r+0xa9a>
 80113fc:	d115      	bne.n	801142a <_dtoa_r+0xac2>
 80113fe:	07fb      	lsls	r3, r7, #31
 8011400:	d513      	bpl.n	801142a <_dtoa_r+0xac2>
 8011402:	464c      	mov	r4, r9
 8011404:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8011408:	2b39      	cmp	r3, #57	; 0x39
 801140a:	f104 32ff 	add.w	r2, r4, #4294967295
 801140e:	d109      	bne.n	8011424 <_dtoa_r+0xabc>
 8011410:	9b04      	ldr	r3, [sp, #16]
 8011412:	4293      	cmp	r3, r2
 8011414:	d104      	bne.n	8011420 <_dtoa_r+0xab8>
 8011416:	f10b 0b01 	add.w	fp, fp, #1
 801141a:	2331      	movs	r3, #49	; 0x31
 801141c:	9a04      	ldr	r2, [sp, #16]
 801141e:	e002      	b.n	8011426 <_dtoa_r+0xabe>
 8011420:	4614      	mov	r4, r2
 8011422:	e7ef      	b.n	8011404 <_dtoa_r+0xa9c>
 8011424:	3301      	adds	r3, #1
 8011426:	7013      	strb	r3, [r2, #0]
 8011428:	e008      	b.n	801143c <_dtoa_r+0xad4>
 801142a:	464c      	mov	r4, r9
 801142c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8011430:	2b30      	cmp	r3, #48	; 0x30
 8011432:	f104 32ff 	add.w	r2, r4, #4294967295
 8011436:	d101      	bne.n	801143c <_dtoa_r+0xad4>
 8011438:	4614      	mov	r4, r2
 801143a:	e7f7      	b.n	801142c <_dtoa_r+0xac4>
 801143c:	4629      	mov	r1, r5
 801143e:	4650      	mov	r0, sl
 8011440:	f000 fb71 	bl	8011b26 <_Bfree>
 8011444:	f1b8 0f00 	cmp.w	r8, #0
 8011448:	d00d      	beq.n	8011466 <_dtoa_r+0xafe>
 801144a:	b12e      	cbz	r6, 8011458 <_dtoa_r+0xaf0>
 801144c:	4546      	cmp	r6, r8
 801144e:	d003      	beq.n	8011458 <_dtoa_r+0xaf0>
 8011450:	4631      	mov	r1, r6
 8011452:	4650      	mov	r0, sl
 8011454:	f000 fb67 	bl	8011b26 <_Bfree>
 8011458:	4641      	mov	r1, r8
 801145a:	4650      	mov	r0, sl
 801145c:	f000 fb63 	bl	8011b26 <_Bfree>
 8011460:	e001      	b.n	8011466 <_dtoa_r+0xafe>
 8011462:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8011466:	9902      	ldr	r1, [sp, #8]
 8011468:	4650      	mov	r0, sl
 801146a:	f000 fb5c 	bl	8011b26 <_Bfree>
 801146e:	2300      	movs	r3, #0
 8011470:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011472:	7023      	strb	r3, [r4, #0]
 8011474:	f10b 0301 	add.w	r3, fp, #1
 8011478:	6013      	str	r3, [r2, #0]
 801147a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801147c:	b11b      	cbz	r3, 8011486 <_dtoa_r+0xb1e>
 801147e:	601c      	str	r4, [r3, #0]
 8011480:	e001      	b.n	8011486 <_dtoa_r+0xb1e>
 8011482:	4808      	ldr	r0, [pc, #32]	; (80114a4 <_dtoa_r+0xb3c>)
 8011484:	e00a      	b.n	801149c <_dtoa_r+0xb34>
 8011486:	9804      	ldr	r0, [sp, #16]
 8011488:	e008      	b.n	801149c <_dtoa_r+0xb34>
 801148a:	9b03      	ldr	r3, [sp, #12]
 801148c:	2b00      	cmp	r3, #0
 801148e:	f73f aee1 	bgt.w	8011254 <_dtoa_r+0x8ec>
 8011492:	9b06      	ldr	r3, [sp, #24]
 8011494:	2b02      	cmp	r3, #2
 8011496:	f77f aedd 	ble.w	8011254 <_dtoa_r+0x8ec>
 801149a:	e6b1      	b.n	8011200 <_dtoa_r+0x898>
 801149c:	b017      	add	sp, #92	; 0x5c
 801149e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114a2:	bf00      	nop
 80114a4:	08013632 	.word	0x08013632

080114a8 <__sflush_r>:
 80114a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80114ac:	b293      	uxth	r3, r2
 80114ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114b2:	4605      	mov	r5, r0
 80114b4:	0718      	lsls	r0, r3, #28
 80114b6:	460c      	mov	r4, r1
 80114b8:	d460      	bmi.n	801157c <__sflush_r+0xd4>
 80114ba:	684b      	ldr	r3, [r1, #4]
 80114bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	818a      	strh	r2, [r1, #12]
 80114c4:	dc02      	bgt.n	80114cc <__sflush_r+0x24>
 80114c6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	dd17      	ble.n	80114fc <__sflush_r+0x54>
 80114cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80114ce:	b1ae      	cbz	r6, 80114fc <__sflush_r+0x54>
 80114d0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80114d4:	2300      	movs	r3, #0
 80114d6:	b292      	uxth	r2, r2
 80114d8:	682f      	ldr	r7, [r5, #0]
 80114da:	602b      	str	r3, [r5, #0]
 80114dc:	b10a      	cbz	r2, 80114e2 <__sflush_r+0x3a>
 80114de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80114e0:	e015      	b.n	801150e <__sflush_r+0x66>
 80114e2:	6a21      	ldr	r1, [r4, #32]
 80114e4:	2301      	movs	r3, #1
 80114e6:	4628      	mov	r0, r5
 80114e8:	47b0      	blx	r6
 80114ea:	1c41      	adds	r1, r0, #1
 80114ec:	d10f      	bne.n	801150e <__sflush_r+0x66>
 80114ee:	682b      	ldr	r3, [r5, #0]
 80114f0:	b16b      	cbz	r3, 801150e <__sflush_r+0x66>
 80114f2:	2b1d      	cmp	r3, #29
 80114f4:	d001      	beq.n	80114fa <__sflush_r+0x52>
 80114f6:	2b16      	cmp	r3, #22
 80114f8:	d103      	bne.n	8011502 <__sflush_r+0x5a>
 80114fa:	602f      	str	r7, [r5, #0]
 80114fc:	2000      	movs	r0, #0
 80114fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011502:	89a3      	ldrh	r3, [r4, #12]
 8011504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011508:	81a3      	strh	r3, [r4, #12]
 801150a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801150e:	89a3      	ldrh	r3, [r4, #12]
 8011510:	075a      	lsls	r2, r3, #29
 8011512:	d505      	bpl.n	8011520 <__sflush_r+0x78>
 8011514:	6863      	ldr	r3, [r4, #4]
 8011516:	1ac0      	subs	r0, r0, r3
 8011518:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801151a:	b10b      	cbz	r3, 8011520 <__sflush_r+0x78>
 801151c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801151e:	1ac0      	subs	r0, r0, r3
 8011520:	2300      	movs	r3, #0
 8011522:	4602      	mov	r2, r0
 8011524:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011526:	6a21      	ldr	r1, [r4, #32]
 8011528:	4628      	mov	r0, r5
 801152a:	47b0      	blx	r6
 801152c:	1c43      	adds	r3, r0, #1
 801152e:	89a3      	ldrh	r3, [r4, #12]
 8011530:	d106      	bne.n	8011540 <__sflush_r+0x98>
 8011532:	6829      	ldr	r1, [r5, #0]
 8011534:	291d      	cmp	r1, #29
 8011536:	d83e      	bhi.n	80115b6 <__sflush_r+0x10e>
 8011538:	4a22      	ldr	r2, [pc, #136]	; (80115c4 <__sflush_r+0x11c>)
 801153a:	40ca      	lsrs	r2, r1
 801153c:	07d6      	lsls	r6, r2, #31
 801153e:	d53a      	bpl.n	80115b6 <__sflush_r+0x10e>
 8011540:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011544:	b21b      	sxth	r3, r3
 8011546:	2200      	movs	r2, #0
 8011548:	6062      	str	r2, [r4, #4]
 801154a:	04d9      	lsls	r1, r3, #19
 801154c:	6922      	ldr	r2, [r4, #16]
 801154e:	81a3      	strh	r3, [r4, #12]
 8011550:	6022      	str	r2, [r4, #0]
 8011552:	d504      	bpl.n	801155e <__sflush_r+0xb6>
 8011554:	1c42      	adds	r2, r0, #1
 8011556:	d101      	bne.n	801155c <__sflush_r+0xb4>
 8011558:	682b      	ldr	r3, [r5, #0]
 801155a:	b903      	cbnz	r3, 801155e <__sflush_r+0xb6>
 801155c:	6560      	str	r0, [r4, #84]	; 0x54
 801155e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011560:	602f      	str	r7, [r5, #0]
 8011562:	2900      	cmp	r1, #0
 8011564:	d0ca      	beq.n	80114fc <__sflush_r+0x54>
 8011566:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801156a:	4299      	cmp	r1, r3
 801156c:	d002      	beq.n	8011574 <__sflush_r+0xcc>
 801156e:	4628      	mov	r0, r5
 8011570:	f000 f95c 	bl	801182c <_free_r>
 8011574:	2000      	movs	r0, #0
 8011576:	6360      	str	r0, [r4, #52]	; 0x34
 8011578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801157c:	690f      	ldr	r7, [r1, #16]
 801157e:	2f00      	cmp	r7, #0
 8011580:	d0bc      	beq.n	80114fc <__sflush_r+0x54>
 8011582:	079b      	lsls	r3, r3, #30
 8011584:	680e      	ldr	r6, [r1, #0]
 8011586:	bf08      	it	eq
 8011588:	694b      	ldreq	r3, [r1, #20]
 801158a:	600f      	str	r7, [r1, #0]
 801158c:	bf18      	it	ne
 801158e:	2300      	movne	r3, #0
 8011590:	ebc7 0806 	rsb	r8, r7, r6
 8011594:	608b      	str	r3, [r1, #8]
 8011596:	e002      	b.n	801159e <__sflush_r+0xf6>
 8011598:	4407      	add	r7, r0
 801159a:	ebc0 0808 	rsb	r8, r0, r8
 801159e:	f1b8 0f00 	cmp.w	r8, #0
 80115a2:	ddab      	ble.n	80114fc <__sflush_r+0x54>
 80115a4:	4643      	mov	r3, r8
 80115a6:	463a      	mov	r2, r7
 80115a8:	6a21      	ldr	r1, [r4, #32]
 80115aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80115ac:	4628      	mov	r0, r5
 80115ae:	47b0      	blx	r6
 80115b0:	2800      	cmp	r0, #0
 80115b2:	dcf1      	bgt.n	8011598 <__sflush_r+0xf0>
 80115b4:	89a3      	ldrh	r3, [r4, #12]
 80115b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80115ba:	81a3      	strh	r3, [r4, #12]
 80115bc:	f04f 30ff 	mov.w	r0, #4294967295
 80115c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115c4:	20400001 	.word	0x20400001

080115c8 <_fflush_r>:
 80115c8:	b538      	push	{r3, r4, r5, lr}
 80115ca:	690b      	ldr	r3, [r1, #16]
 80115cc:	4605      	mov	r5, r0
 80115ce:	460c      	mov	r4, r1
 80115d0:	b1db      	cbz	r3, 801160a <_fflush_r+0x42>
 80115d2:	b118      	cbz	r0, 80115dc <_fflush_r+0x14>
 80115d4:	6983      	ldr	r3, [r0, #24]
 80115d6:	b90b      	cbnz	r3, 80115dc <_fflush_r+0x14>
 80115d8:	f000 f860 	bl	801169c <__sinit>
 80115dc:	4b0c      	ldr	r3, [pc, #48]	; (8011610 <_fflush_r+0x48>)
 80115de:	429c      	cmp	r4, r3
 80115e0:	d101      	bne.n	80115e6 <_fflush_r+0x1e>
 80115e2:	686c      	ldr	r4, [r5, #4]
 80115e4:	e008      	b.n	80115f8 <_fflush_r+0x30>
 80115e6:	4b0b      	ldr	r3, [pc, #44]	; (8011614 <_fflush_r+0x4c>)
 80115e8:	429c      	cmp	r4, r3
 80115ea:	d101      	bne.n	80115f0 <_fflush_r+0x28>
 80115ec:	68ac      	ldr	r4, [r5, #8]
 80115ee:	e003      	b.n	80115f8 <_fflush_r+0x30>
 80115f0:	4b09      	ldr	r3, [pc, #36]	; (8011618 <_fflush_r+0x50>)
 80115f2:	429c      	cmp	r4, r3
 80115f4:	bf08      	it	eq
 80115f6:	68ec      	ldreq	r4, [r5, #12]
 80115f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80115fc:	b12b      	cbz	r3, 801160a <_fflush_r+0x42>
 80115fe:	4621      	mov	r1, r4
 8011600:	4628      	mov	r0, r5
 8011602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011606:	f7ff bf4f 	b.w	80114a8 <__sflush_r>
 801160a:	2000      	movs	r0, #0
 801160c:	bd38      	pop	{r3, r4, r5, pc}
 801160e:	bf00      	nop
 8011610:	08013654 	.word	0x08013654
 8011614:	08013674 	.word	0x08013674
 8011618:	08013694 	.word	0x08013694

0801161c <_cleanup_r>:
 801161c:	4901      	ldr	r1, [pc, #4]	; (8011624 <_cleanup_r+0x8>)
 801161e:	f000 b9c3 	b.w	80119a8 <_fwalk_reent>
 8011622:	bf00      	nop
 8011624:	08012269 	.word	0x08012269

08011628 <std.isra.0>:
 8011628:	2300      	movs	r3, #0
 801162a:	b510      	push	{r4, lr}
 801162c:	4604      	mov	r4, r0
 801162e:	6003      	str	r3, [r0, #0]
 8011630:	6043      	str	r3, [r0, #4]
 8011632:	6083      	str	r3, [r0, #8]
 8011634:	8181      	strh	r1, [r0, #12]
 8011636:	6643      	str	r3, [r0, #100]	; 0x64
 8011638:	81c2      	strh	r2, [r0, #14]
 801163a:	6103      	str	r3, [r0, #16]
 801163c:	6143      	str	r3, [r0, #20]
 801163e:	6183      	str	r3, [r0, #24]
 8011640:	4619      	mov	r1, r3
 8011642:	2208      	movs	r2, #8
 8011644:	305c      	adds	r0, #92	; 0x5c
 8011646:	f7fd fddc 	bl	800f202 <memset>
 801164a:	4b05      	ldr	r3, [pc, #20]	; (8011660 <std.isra.0+0x38>)
 801164c:	6263      	str	r3, [r4, #36]	; 0x24
 801164e:	4b05      	ldr	r3, [pc, #20]	; (8011664 <std.isra.0+0x3c>)
 8011650:	62a3      	str	r3, [r4, #40]	; 0x28
 8011652:	4b05      	ldr	r3, [pc, #20]	; (8011668 <std.isra.0+0x40>)
 8011654:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011656:	4b05      	ldr	r3, [pc, #20]	; (801166c <std.isra.0+0x44>)
 8011658:	6224      	str	r4, [r4, #32]
 801165a:	6323      	str	r3, [r4, #48]	; 0x30
 801165c:	bd10      	pop	{r4, pc}
 801165e:	bf00      	nop
 8011660:	08012069 	.word	0x08012069
 8011664:	0801208b 	.word	0x0801208b
 8011668:	080120c3 	.word	0x080120c3
 801166c:	080120e7 	.word	0x080120e7

08011670 <__sfmoreglue>:
 8011670:	b570      	push	{r4, r5, r6, lr}
 8011672:	2368      	movs	r3, #104	; 0x68
 8011674:	1e4d      	subs	r5, r1, #1
 8011676:	435d      	muls	r5, r3
 8011678:	460e      	mov	r6, r1
 801167a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801167e:	f7fd fb6b 	bl	800ed58 <_malloc_r>
 8011682:	4604      	mov	r4, r0
 8011684:	b140      	cbz	r0, 8011698 <__sfmoreglue+0x28>
 8011686:	2100      	movs	r1, #0
 8011688:	e880 0042 	stmia.w	r0, {r1, r6}
 801168c:	300c      	adds	r0, #12
 801168e:	60a0      	str	r0, [r4, #8]
 8011690:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011694:	f7fd fdb5 	bl	800f202 <memset>
 8011698:	4620      	mov	r0, r4
 801169a:	bd70      	pop	{r4, r5, r6, pc}

0801169c <__sinit>:
 801169c:	6983      	ldr	r3, [r0, #24]
 801169e:	b510      	push	{r4, lr}
 80116a0:	4604      	mov	r4, r0
 80116a2:	bb4b      	cbnz	r3, 80116f8 <__sinit+0x5c>
 80116a4:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 80116a8:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 80116ac:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 80116b0:	4b12      	ldr	r3, [pc, #72]	; (80116fc <__sinit+0x60>)
 80116b2:	4a13      	ldr	r2, [pc, #76]	; (8011700 <__sinit+0x64>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	6282      	str	r2, [r0, #40]	; 0x28
 80116b8:	4298      	cmp	r0, r3
 80116ba:	bf04      	itt	eq
 80116bc:	2301      	moveq	r3, #1
 80116be:	6183      	streq	r3, [r0, #24]
 80116c0:	f000 f820 	bl	8011704 <__sfp>
 80116c4:	6060      	str	r0, [r4, #4]
 80116c6:	4620      	mov	r0, r4
 80116c8:	f000 f81c 	bl	8011704 <__sfp>
 80116cc:	60a0      	str	r0, [r4, #8]
 80116ce:	4620      	mov	r0, r4
 80116d0:	f000 f818 	bl	8011704 <__sfp>
 80116d4:	2200      	movs	r2, #0
 80116d6:	60e0      	str	r0, [r4, #12]
 80116d8:	2104      	movs	r1, #4
 80116da:	6860      	ldr	r0, [r4, #4]
 80116dc:	f7ff ffa4 	bl	8011628 <std.isra.0>
 80116e0:	2201      	movs	r2, #1
 80116e2:	2109      	movs	r1, #9
 80116e4:	68a0      	ldr	r0, [r4, #8]
 80116e6:	f7ff ff9f 	bl	8011628 <std.isra.0>
 80116ea:	2202      	movs	r2, #2
 80116ec:	2112      	movs	r1, #18
 80116ee:	68e0      	ldr	r0, [r4, #12]
 80116f0:	f7ff ff9a 	bl	8011628 <std.isra.0>
 80116f4:	2301      	movs	r3, #1
 80116f6:	61a3      	str	r3, [r4, #24]
 80116f8:	bd10      	pop	{r4, pc}
 80116fa:	bf00      	nop
 80116fc:	080135ec 	.word	0x080135ec
 8011700:	0801161d 	.word	0x0801161d

08011704 <__sfp>:
 8011704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011706:	4b1c      	ldr	r3, [pc, #112]	; (8011778 <__sfp+0x74>)
 8011708:	681e      	ldr	r6, [r3, #0]
 801170a:	69b3      	ldr	r3, [r6, #24]
 801170c:	4607      	mov	r7, r0
 801170e:	b913      	cbnz	r3, 8011716 <__sfp+0x12>
 8011710:	4630      	mov	r0, r6
 8011712:	f7ff ffc3 	bl	801169c <__sinit>
 8011716:	36d8      	adds	r6, #216	; 0xd8
 8011718:	68b4      	ldr	r4, [r6, #8]
 801171a:	6873      	ldr	r3, [r6, #4]
 801171c:	3b01      	subs	r3, #1
 801171e:	d404      	bmi.n	801172a <__sfp+0x26>
 8011720:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011724:	b17d      	cbz	r5, 8011746 <__sfp+0x42>
 8011726:	3468      	adds	r4, #104	; 0x68
 8011728:	e7f8      	b.n	801171c <__sfp+0x18>
 801172a:	6833      	ldr	r3, [r6, #0]
 801172c:	b10b      	cbz	r3, 8011732 <__sfp+0x2e>
 801172e:	6836      	ldr	r6, [r6, #0]
 8011730:	e7f2      	b.n	8011718 <__sfp+0x14>
 8011732:	2104      	movs	r1, #4
 8011734:	4638      	mov	r0, r7
 8011736:	f7ff ff9b 	bl	8011670 <__sfmoreglue>
 801173a:	6030      	str	r0, [r6, #0]
 801173c:	2800      	cmp	r0, #0
 801173e:	d1f6      	bne.n	801172e <__sfp+0x2a>
 8011740:	230c      	movs	r3, #12
 8011742:	603b      	str	r3, [r7, #0]
 8011744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011746:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801174a:	81e3      	strh	r3, [r4, #14]
 801174c:	2301      	movs	r3, #1
 801174e:	81a3      	strh	r3, [r4, #12]
 8011750:	6665      	str	r5, [r4, #100]	; 0x64
 8011752:	6025      	str	r5, [r4, #0]
 8011754:	60a5      	str	r5, [r4, #8]
 8011756:	6065      	str	r5, [r4, #4]
 8011758:	6125      	str	r5, [r4, #16]
 801175a:	6165      	str	r5, [r4, #20]
 801175c:	61a5      	str	r5, [r4, #24]
 801175e:	2208      	movs	r2, #8
 8011760:	4629      	mov	r1, r5
 8011762:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011766:	f7fd fd4c 	bl	800f202 <memset>
 801176a:	6365      	str	r5, [r4, #52]	; 0x34
 801176c:	63a5      	str	r5, [r4, #56]	; 0x38
 801176e:	64a5      	str	r5, [r4, #72]	; 0x48
 8011770:	64e5      	str	r5, [r4, #76]	; 0x4c
 8011772:	4620      	mov	r0, r4
 8011774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011776:	bf00      	nop
 8011778:	080135ec 	.word	0x080135ec

0801177c <__sfp_lock_acquire>:
 801177c:	4770      	bx	lr

0801177e <__sfp_lock_release>:
 801177e:	4770      	bx	lr

08011780 <_malloc_trim_r>:
 8011780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011784:	4f25      	ldr	r7, [pc, #148]	; (801181c <_malloc_trim_r+0x9c>)
 8011786:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8011828 <_malloc_trim_r+0xa8>
 801178a:	4689      	mov	r9, r1
 801178c:	4606      	mov	r6, r0
 801178e:	f7fd fd40 	bl	800f212 <__malloc_lock>
 8011792:	68bb      	ldr	r3, [r7, #8]
 8011794:	685d      	ldr	r5, [r3, #4]
 8011796:	f1a8 0411 	sub.w	r4, r8, #17
 801179a:	f025 0503 	bic.w	r5, r5, #3
 801179e:	442c      	add	r4, r5
 80117a0:	ebc9 0404 	rsb	r4, r9, r4
 80117a4:	fbb4 f4f8 	udiv	r4, r4, r8
 80117a8:	3c01      	subs	r4, #1
 80117aa:	fb08 f404 	mul.w	r4, r8, r4
 80117ae:	4544      	cmp	r4, r8
 80117b0:	da05      	bge.n	80117be <_malloc_trim_r+0x3e>
 80117b2:	4630      	mov	r0, r6
 80117b4:	f7fd fd2e 	bl	800f214 <__malloc_unlock>
 80117b8:	2000      	movs	r0, #0
 80117ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117be:	2100      	movs	r1, #0
 80117c0:	4630      	mov	r0, r6
 80117c2:	f7fd ff0f 	bl	800f5e4 <_sbrk_r>
 80117c6:	68bb      	ldr	r3, [r7, #8]
 80117c8:	442b      	add	r3, r5
 80117ca:	4298      	cmp	r0, r3
 80117cc:	d1f1      	bne.n	80117b2 <_malloc_trim_r+0x32>
 80117ce:	4261      	negs	r1, r4
 80117d0:	4630      	mov	r0, r6
 80117d2:	f7fd ff07 	bl	800f5e4 <_sbrk_r>
 80117d6:	3001      	adds	r0, #1
 80117d8:	d110      	bne.n	80117fc <_malloc_trim_r+0x7c>
 80117da:	2100      	movs	r1, #0
 80117dc:	4630      	mov	r0, r6
 80117de:	f7fd ff01 	bl	800f5e4 <_sbrk_r>
 80117e2:	68ba      	ldr	r2, [r7, #8]
 80117e4:	1a83      	subs	r3, r0, r2
 80117e6:	2b0f      	cmp	r3, #15
 80117e8:	dde3      	ble.n	80117b2 <_malloc_trim_r+0x32>
 80117ea:	490d      	ldr	r1, [pc, #52]	; (8011820 <_malloc_trim_r+0xa0>)
 80117ec:	6809      	ldr	r1, [r1, #0]
 80117ee:	1a40      	subs	r0, r0, r1
 80117f0:	490c      	ldr	r1, [pc, #48]	; (8011824 <_malloc_trim_r+0xa4>)
 80117f2:	f043 0301 	orr.w	r3, r3, #1
 80117f6:	6008      	str	r0, [r1, #0]
 80117f8:	6053      	str	r3, [r2, #4]
 80117fa:	e7da      	b.n	80117b2 <_malloc_trim_r+0x32>
 80117fc:	68bb      	ldr	r3, [r7, #8]
 80117fe:	4a09      	ldr	r2, [pc, #36]	; (8011824 <_malloc_trim_r+0xa4>)
 8011800:	1b2d      	subs	r5, r5, r4
 8011802:	f045 0501 	orr.w	r5, r5, #1
 8011806:	605d      	str	r5, [r3, #4]
 8011808:	6813      	ldr	r3, [r2, #0]
 801180a:	4630      	mov	r0, r6
 801180c:	1b1c      	subs	r4, r3, r4
 801180e:	6014      	str	r4, [r2, #0]
 8011810:	f7fd fd00 	bl	800f214 <__malloc_unlock>
 8011814:	2001      	movs	r0, #1
 8011816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801181a:	bf00      	nop
 801181c:	20000234 	.word	0x20000234
 8011820:	20000640 	.word	0x20000640
 8011824:	20000784 	.word	0x20000784
 8011828:	00001000 	.word	0x00001000

0801182c <_free_r>:
 801182c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011830:	4604      	mov	r4, r0
 8011832:	4688      	mov	r8, r1
 8011834:	2900      	cmp	r1, #0
 8011836:	f000 80ad 	beq.w	8011994 <_free_r+0x168>
 801183a:	f7fd fcea 	bl	800f212 <__malloc_lock>
 801183e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8011842:	4d55      	ldr	r5, [pc, #340]	; (8011998 <_free_r+0x16c>)
 8011844:	f022 0001 	bic.w	r0, r2, #1
 8011848:	f1a8 0308 	sub.w	r3, r8, #8
 801184c:	181f      	adds	r7, r3, r0
 801184e:	68a9      	ldr	r1, [r5, #8]
 8011850:	687e      	ldr	r6, [r7, #4]
 8011852:	428f      	cmp	r7, r1
 8011854:	f026 0603 	bic.w	r6, r6, #3
 8011858:	f002 0201 	and.w	r2, r2, #1
 801185c:	d11b      	bne.n	8011896 <_free_r+0x6a>
 801185e:	4430      	add	r0, r6
 8011860:	b93a      	cbnz	r2, 8011872 <_free_r+0x46>
 8011862:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8011866:	1a9b      	subs	r3, r3, r2
 8011868:	4410      	add	r0, r2
 801186a:	6899      	ldr	r1, [r3, #8]
 801186c:	68da      	ldr	r2, [r3, #12]
 801186e:	60ca      	str	r2, [r1, #12]
 8011870:	6091      	str	r1, [r2, #8]
 8011872:	f040 0201 	orr.w	r2, r0, #1
 8011876:	605a      	str	r2, [r3, #4]
 8011878:	60ab      	str	r3, [r5, #8]
 801187a:	4b48      	ldr	r3, [pc, #288]	; (801199c <_free_r+0x170>)
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	4298      	cmp	r0, r3
 8011880:	d304      	bcc.n	801188c <_free_r+0x60>
 8011882:	4b47      	ldr	r3, [pc, #284]	; (80119a0 <_free_r+0x174>)
 8011884:	4620      	mov	r0, r4
 8011886:	6819      	ldr	r1, [r3, #0]
 8011888:	f7ff ff7a 	bl	8011780 <_malloc_trim_r>
 801188c:	4620      	mov	r0, r4
 801188e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011892:	f7fd bcbf 	b.w	800f214 <__malloc_unlock>
 8011896:	607e      	str	r6, [r7, #4]
 8011898:	b97a      	cbnz	r2, 80118ba <_free_r+0x8e>
 801189a:	f858 1c08 	ldr.w	r1, [r8, #-8]
 801189e:	1a5b      	subs	r3, r3, r1
 80118a0:	4408      	add	r0, r1
 80118a2:	6899      	ldr	r1, [r3, #8]
 80118a4:	f105 0e08 	add.w	lr, r5, #8
 80118a8:	4571      	cmp	r1, lr
 80118aa:	d008      	beq.n	80118be <_free_r+0x92>
 80118ac:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80118b0:	f8c1 e00c 	str.w	lr, [r1, #12]
 80118b4:	f8ce 1008 	str.w	r1, [lr, #8]
 80118b8:	e002      	b.n	80118c0 <_free_r+0x94>
 80118ba:	2200      	movs	r2, #0
 80118bc:	e000      	b.n	80118c0 <_free_r+0x94>
 80118be:	2201      	movs	r2, #1
 80118c0:	19b9      	adds	r1, r7, r6
 80118c2:	6849      	ldr	r1, [r1, #4]
 80118c4:	07c9      	lsls	r1, r1, #31
 80118c6:	d40e      	bmi.n	80118e6 <_free_r+0xba>
 80118c8:	4430      	add	r0, r6
 80118ca:	68b9      	ldr	r1, [r7, #8]
 80118cc:	b942      	cbnz	r2, 80118e0 <_free_r+0xb4>
 80118ce:	4e35      	ldr	r6, [pc, #212]	; (80119a4 <_free_r+0x178>)
 80118d0:	42b1      	cmp	r1, r6
 80118d2:	d105      	bne.n	80118e0 <_free_r+0xb4>
 80118d4:	616b      	str	r3, [r5, #20]
 80118d6:	612b      	str	r3, [r5, #16]
 80118d8:	2201      	movs	r2, #1
 80118da:	60d9      	str	r1, [r3, #12]
 80118dc:	6099      	str	r1, [r3, #8]
 80118de:	e002      	b.n	80118e6 <_free_r+0xba>
 80118e0:	68fe      	ldr	r6, [r7, #12]
 80118e2:	60ce      	str	r6, [r1, #12]
 80118e4:	60b1      	str	r1, [r6, #8]
 80118e6:	f040 0101 	orr.w	r1, r0, #1
 80118ea:	6059      	str	r1, [r3, #4]
 80118ec:	5018      	str	r0, [r3, r0]
 80118ee:	2a00      	cmp	r2, #0
 80118f0:	d1cc      	bne.n	801188c <_free_r+0x60>
 80118f2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80118f6:	d212      	bcs.n	801191e <_free_r+0xf2>
 80118f8:	08c0      	lsrs	r0, r0, #3
 80118fa:	1081      	asrs	r1, r0, #2
 80118fc:	2201      	movs	r2, #1
 80118fe:	fa02 f101 	lsl.w	r1, r2, r1
 8011902:	686a      	ldr	r2, [r5, #4]
 8011904:	3001      	adds	r0, #1
 8011906:	430a      	orrs	r2, r1
 8011908:	606a      	str	r2, [r5, #4]
 801190a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801190e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8011912:	6099      	str	r1, [r3, #8]
 8011914:	3a08      	subs	r2, #8
 8011916:	60da      	str	r2, [r3, #12]
 8011918:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 801191c:	e038      	b.n	8011990 <_free_r+0x164>
 801191e:	0a42      	lsrs	r2, r0, #9
 8011920:	2a04      	cmp	r2, #4
 8011922:	d802      	bhi.n	801192a <_free_r+0xfe>
 8011924:	0982      	lsrs	r2, r0, #6
 8011926:	3238      	adds	r2, #56	; 0x38
 8011928:	e015      	b.n	8011956 <_free_r+0x12a>
 801192a:	2a14      	cmp	r2, #20
 801192c:	d801      	bhi.n	8011932 <_free_r+0x106>
 801192e:	325b      	adds	r2, #91	; 0x5b
 8011930:	e011      	b.n	8011956 <_free_r+0x12a>
 8011932:	2a54      	cmp	r2, #84	; 0x54
 8011934:	d802      	bhi.n	801193c <_free_r+0x110>
 8011936:	0b02      	lsrs	r2, r0, #12
 8011938:	326e      	adds	r2, #110	; 0x6e
 801193a:	e00c      	b.n	8011956 <_free_r+0x12a>
 801193c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8011940:	d802      	bhi.n	8011948 <_free_r+0x11c>
 8011942:	0bc2      	lsrs	r2, r0, #15
 8011944:	3277      	adds	r2, #119	; 0x77
 8011946:	e006      	b.n	8011956 <_free_r+0x12a>
 8011948:	f240 5154 	movw	r1, #1364	; 0x554
 801194c:	428a      	cmp	r2, r1
 801194e:	bf9a      	itte	ls
 8011950:	0c82      	lsrls	r2, r0, #18
 8011952:	327c      	addls	r2, #124	; 0x7c
 8011954:	227e      	movhi	r2, #126	; 0x7e
 8011956:	1c51      	adds	r1, r2, #1
 8011958:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 801195c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8011960:	4f0d      	ldr	r7, [pc, #52]	; (8011998 <_free_r+0x16c>)
 8011962:	428e      	cmp	r6, r1
 8011964:	d10b      	bne.n	801197e <_free_r+0x152>
 8011966:	2101      	movs	r1, #1
 8011968:	1092      	asrs	r2, r2, #2
 801196a:	fa01 f202 	lsl.w	r2, r1, r2
 801196e:	6879      	ldr	r1, [r7, #4]
 8011970:	4311      	orrs	r1, r2
 8011972:	6079      	str	r1, [r7, #4]
 8011974:	4631      	mov	r1, r6
 8011976:	e008      	b.n	801198a <_free_r+0x15e>
 8011978:	6889      	ldr	r1, [r1, #8]
 801197a:	428e      	cmp	r6, r1
 801197c:	d004      	beq.n	8011988 <_free_r+0x15c>
 801197e:	684a      	ldr	r2, [r1, #4]
 8011980:	f022 0203 	bic.w	r2, r2, #3
 8011984:	4290      	cmp	r0, r2
 8011986:	d3f7      	bcc.n	8011978 <_free_r+0x14c>
 8011988:	68ce      	ldr	r6, [r1, #12]
 801198a:	60de      	str	r6, [r3, #12]
 801198c:	6099      	str	r1, [r3, #8]
 801198e:	60b3      	str	r3, [r6, #8]
 8011990:	60cb      	str	r3, [r1, #12]
 8011992:	e77b      	b.n	801188c <_free_r+0x60>
 8011994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011998:	20000234 	.word	0x20000234
 801199c:	2000063c 	.word	0x2000063c
 80119a0:	20000780 	.word	0x20000780
 80119a4:	2000023c 	.word	0x2000023c

080119a8 <_fwalk_reent>:
 80119a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119ac:	4680      	mov	r8, r0
 80119ae:	4689      	mov	r9, r1
 80119b0:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80119b4:	2600      	movs	r6, #0
 80119b6:	b194      	cbz	r4, 80119de <_fwalk_reent+0x36>
 80119b8:	68a5      	ldr	r5, [r4, #8]
 80119ba:	6867      	ldr	r7, [r4, #4]
 80119bc:	3f01      	subs	r7, #1
 80119be:	d40c      	bmi.n	80119da <_fwalk_reent+0x32>
 80119c0:	89ab      	ldrh	r3, [r5, #12]
 80119c2:	2b01      	cmp	r3, #1
 80119c4:	d907      	bls.n	80119d6 <_fwalk_reent+0x2e>
 80119c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80119ca:	3301      	adds	r3, #1
 80119cc:	d003      	beq.n	80119d6 <_fwalk_reent+0x2e>
 80119ce:	4629      	mov	r1, r5
 80119d0:	4640      	mov	r0, r8
 80119d2:	47c8      	blx	r9
 80119d4:	4306      	orrs	r6, r0
 80119d6:	3568      	adds	r5, #104	; 0x68
 80119d8:	e7f0      	b.n	80119bc <_fwalk_reent+0x14>
 80119da:	6824      	ldr	r4, [r4, #0]
 80119dc:	e7eb      	b.n	80119b6 <_fwalk_reent+0xe>
 80119de:	4630      	mov	r0, r6
 80119e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080119e4 <_localeconv_r>:
 80119e4:	4800      	ldr	r0, [pc, #0]	; (80119e8 <_localeconv_r+0x4>)
 80119e6:	4770      	bx	lr
 80119e8:	20000644 	.word	0x20000644

080119ec <__swhatbuf_r>:
 80119ec:	b570      	push	{r4, r5, r6, lr}
 80119ee:	460e      	mov	r6, r1
 80119f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119f4:	2900      	cmp	r1, #0
 80119f6:	b090      	sub	sp, #64	; 0x40
 80119f8:	4614      	mov	r4, r2
 80119fa:	461d      	mov	r5, r3
 80119fc:	da0a      	bge.n	8011a14 <__swhatbuf_r+0x28>
 80119fe:	89b3      	ldrh	r3, [r6, #12]
 8011a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a04:	2200      	movs	r2, #0
 8011a06:	b298      	uxth	r0, r3
 8011a08:	602a      	str	r2, [r5, #0]
 8011a0a:	b1b0      	cbz	r0, 8011a3a <__swhatbuf_r+0x4e>
 8011a0c:	2340      	movs	r3, #64	; 0x40
 8011a0e:	6023      	str	r3, [r4, #0]
 8011a10:	4610      	mov	r0, r2
 8011a12:	e015      	b.n	8011a40 <__swhatbuf_r+0x54>
 8011a14:	aa01      	add	r2, sp, #4
 8011a16:	f000 fc79 	bl	801230c <_fstat_r>
 8011a1a:	2800      	cmp	r0, #0
 8011a1c:	dbef      	blt.n	80119fe <__swhatbuf_r+0x12>
 8011a1e:	9a02      	ldr	r2, [sp, #8]
 8011a20:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011a24:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011a28:	425a      	negs	r2, r3
 8011a2a:	415a      	adcs	r2, r3
 8011a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a30:	602a      	str	r2, [r5, #0]
 8011a32:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8011a36:	6023      	str	r3, [r4, #0]
 8011a38:	e002      	b.n	8011a40 <__swhatbuf_r+0x54>
 8011a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a3e:	6023      	str	r3, [r4, #0]
 8011a40:	b010      	add	sp, #64	; 0x40
 8011a42:	bd70      	pop	{r4, r5, r6, pc}

08011a44 <__smakebuf_r>:
 8011a44:	898b      	ldrh	r3, [r1, #12]
 8011a46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011a48:	079e      	lsls	r6, r3, #30
 8011a4a:	4605      	mov	r5, r0
 8011a4c:	460c      	mov	r4, r1
 8011a4e:	d410      	bmi.n	8011a72 <__smakebuf_r+0x2e>
 8011a50:	ab01      	add	r3, sp, #4
 8011a52:	466a      	mov	r2, sp
 8011a54:	f7ff ffca 	bl	80119ec <__swhatbuf_r>
 8011a58:	9900      	ldr	r1, [sp, #0]
 8011a5a:	4606      	mov	r6, r0
 8011a5c:	4628      	mov	r0, r5
 8011a5e:	f7fd f97b 	bl	800ed58 <_malloc_r>
 8011a62:	b968      	cbnz	r0, 8011a80 <__smakebuf_r+0x3c>
 8011a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a68:	059a      	lsls	r2, r3, #22
 8011a6a:	d422      	bmi.n	8011ab2 <__smakebuf_r+0x6e>
 8011a6c:	f043 0302 	orr.w	r3, r3, #2
 8011a70:	81a3      	strh	r3, [r4, #12]
 8011a72:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011a76:	6023      	str	r3, [r4, #0]
 8011a78:	6123      	str	r3, [r4, #16]
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	6163      	str	r3, [r4, #20]
 8011a7e:	e018      	b.n	8011ab2 <__smakebuf_r+0x6e>
 8011a80:	4b0d      	ldr	r3, [pc, #52]	; (8011ab8 <__smakebuf_r+0x74>)
 8011a82:	62ab      	str	r3, [r5, #40]	; 0x28
 8011a84:	89a3      	ldrh	r3, [r4, #12]
 8011a86:	6020      	str	r0, [r4, #0]
 8011a88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a8c:	81a3      	strh	r3, [r4, #12]
 8011a8e:	9b00      	ldr	r3, [sp, #0]
 8011a90:	6163      	str	r3, [r4, #20]
 8011a92:	9b01      	ldr	r3, [sp, #4]
 8011a94:	6120      	str	r0, [r4, #16]
 8011a96:	b14b      	cbz	r3, 8011aac <__smakebuf_r+0x68>
 8011a98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a9c:	4628      	mov	r0, r5
 8011a9e:	f000 fc47 	bl	8012330 <_isatty_r>
 8011aa2:	b118      	cbz	r0, 8011aac <__smakebuf_r+0x68>
 8011aa4:	89a3      	ldrh	r3, [r4, #12]
 8011aa6:	f043 0301 	orr.w	r3, r3, #1
 8011aaa:	81a3      	strh	r3, [r4, #12]
 8011aac:	89a0      	ldrh	r0, [r4, #12]
 8011aae:	4330      	orrs	r0, r6
 8011ab0:	81a0      	strh	r0, [r4, #12]
 8011ab2:	b002      	add	sp, #8
 8011ab4:	bd70      	pop	{r4, r5, r6, pc}
 8011ab6:	bf00      	nop
 8011ab8:	0801161d 	.word	0x0801161d

08011abc <_Balloc>:
 8011abc:	b570      	push	{r4, r5, r6, lr}
 8011abe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011ac0:	4604      	mov	r4, r0
 8011ac2:	460e      	mov	r6, r1
 8011ac4:	b93d      	cbnz	r5, 8011ad6 <_Balloc+0x1a>
 8011ac6:	2010      	movs	r0, #16
 8011ac8:	f7fd f936 	bl	800ed38 <malloc>
 8011acc:	6260      	str	r0, [r4, #36]	; 0x24
 8011ace:	6045      	str	r5, [r0, #4]
 8011ad0:	6085      	str	r5, [r0, #8]
 8011ad2:	6005      	str	r5, [r0, #0]
 8011ad4:	60c5      	str	r5, [r0, #12]
 8011ad6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011ad8:	68eb      	ldr	r3, [r5, #12]
 8011ada:	b143      	cbz	r3, 8011aee <_Balloc+0x32>
 8011adc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ade:	68db      	ldr	r3, [r3, #12]
 8011ae0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011ae4:	b178      	cbz	r0, 8011b06 <_Balloc+0x4a>
 8011ae6:	6802      	ldr	r2, [r0, #0]
 8011ae8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011aec:	e017      	b.n	8011b1e <_Balloc+0x62>
 8011aee:	2221      	movs	r2, #33	; 0x21
 8011af0:	2104      	movs	r1, #4
 8011af2:	4620      	mov	r0, r4
 8011af4:	f000 fb7a 	bl	80121ec <_calloc_r>
 8011af8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011afa:	60e8      	str	r0, [r5, #12]
 8011afc:	68db      	ldr	r3, [r3, #12]
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d1ec      	bne.n	8011adc <_Balloc+0x20>
 8011b02:	2000      	movs	r0, #0
 8011b04:	bd70      	pop	{r4, r5, r6, pc}
 8011b06:	2101      	movs	r1, #1
 8011b08:	fa01 f506 	lsl.w	r5, r1, r6
 8011b0c:	1d6a      	adds	r2, r5, #5
 8011b0e:	0092      	lsls	r2, r2, #2
 8011b10:	4620      	mov	r0, r4
 8011b12:	f000 fb6b 	bl	80121ec <_calloc_r>
 8011b16:	2800      	cmp	r0, #0
 8011b18:	d0f3      	beq.n	8011b02 <_Balloc+0x46>
 8011b1a:	6046      	str	r6, [r0, #4]
 8011b1c:	6085      	str	r5, [r0, #8]
 8011b1e:	2300      	movs	r3, #0
 8011b20:	6103      	str	r3, [r0, #16]
 8011b22:	60c3      	str	r3, [r0, #12]
 8011b24:	bd70      	pop	{r4, r5, r6, pc}

08011b26 <_Bfree>:
 8011b26:	b570      	push	{r4, r5, r6, lr}
 8011b28:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8011b2a:	4606      	mov	r6, r0
 8011b2c:	460d      	mov	r5, r1
 8011b2e:	b93c      	cbnz	r4, 8011b40 <_Bfree+0x1a>
 8011b30:	2010      	movs	r0, #16
 8011b32:	f7fd f901 	bl	800ed38 <malloc>
 8011b36:	6270      	str	r0, [r6, #36]	; 0x24
 8011b38:	6044      	str	r4, [r0, #4]
 8011b3a:	6084      	str	r4, [r0, #8]
 8011b3c:	6004      	str	r4, [r0, #0]
 8011b3e:	60c4      	str	r4, [r0, #12]
 8011b40:	b13d      	cbz	r5, 8011b52 <_Bfree+0x2c>
 8011b42:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011b44:	686a      	ldr	r2, [r5, #4]
 8011b46:	68db      	ldr	r3, [r3, #12]
 8011b48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011b4c:	6029      	str	r1, [r5, #0]
 8011b4e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011b52:	bd70      	pop	{r4, r5, r6, pc}

08011b54 <__multadd>:
 8011b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b58:	690d      	ldr	r5, [r1, #16]
 8011b5a:	461f      	mov	r7, r3
 8011b5c:	4606      	mov	r6, r0
 8011b5e:	460c      	mov	r4, r1
 8011b60:	f101 0e14 	add.w	lr, r1, #20
 8011b64:	2300      	movs	r3, #0
 8011b66:	f8de 0000 	ldr.w	r0, [lr]
 8011b6a:	b281      	uxth	r1, r0
 8011b6c:	fb02 7101 	mla	r1, r2, r1, r7
 8011b70:	0c0f      	lsrs	r7, r1, #16
 8011b72:	0c00      	lsrs	r0, r0, #16
 8011b74:	fb02 7000 	mla	r0, r2, r0, r7
 8011b78:	b289      	uxth	r1, r1
 8011b7a:	3301      	adds	r3, #1
 8011b7c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011b80:	429d      	cmp	r5, r3
 8011b82:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011b86:	f84e 1b04 	str.w	r1, [lr], #4
 8011b8a:	dcec      	bgt.n	8011b66 <__multadd+0x12>
 8011b8c:	b1d7      	cbz	r7, 8011bc4 <__multadd+0x70>
 8011b8e:	68a3      	ldr	r3, [r4, #8]
 8011b90:	429d      	cmp	r5, r3
 8011b92:	db12      	blt.n	8011bba <__multadd+0x66>
 8011b94:	6861      	ldr	r1, [r4, #4]
 8011b96:	4630      	mov	r0, r6
 8011b98:	3101      	adds	r1, #1
 8011b9a:	f7ff ff8f 	bl	8011abc <_Balloc>
 8011b9e:	6922      	ldr	r2, [r4, #16]
 8011ba0:	3202      	adds	r2, #2
 8011ba2:	f104 010c 	add.w	r1, r4, #12
 8011ba6:	4680      	mov	r8, r0
 8011ba8:	0092      	lsls	r2, r2, #2
 8011baa:	300c      	adds	r0, #12
 8011bac:	f7fd fb03 	bl	800f1b6 <memcpy>
 8011bb0:	4621      	mov	r1, r4
 8011bb2:	4630      	mov	r0, r6
 8011bb4:	f7ff ffb7 	bl	8011b26 <_Bfree>
 8011bb8:	4644      	mov	r4, r8
 8011bba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011bbe:	3501      	adds	r5, #1
 8011bc0:	615f      	str	r7, [r3, #20]
 8011bc2:	6125      	str	r5, [r4, #16]
 8011bc4:	4620      	mov	r0, r4
 8011bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011bca <__hi0bits>:
 8011bca:	0c03      	lsrs	r3, r0, #16
 8011bcc:	041b      	lsls	r3, r3, #16
 8011bce:	b913      	cbnz	r3, 8011bd6 <__hi0bits+0xc>
 8011bd0:	0400      	lsls	r0, r0, #16
 8011bd2:	2310      	movs	r3, #16
 8011bd4:	e000      	b.n	8011bd8 <__hi0bits+0xe>
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011bdc:	bf04      	itt	eq
 8011bde:	0200      	lsleq	r0, r0, #8
 8011be0:	3308      	addeq	r3, #8
 8011be2:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011be6:	bf04      	itt	eq
 8011be8:	0100      	lsleq	r0, r0, #4
 8011bea:	3304      	addeq	r3, #4
 8011bec:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011bf0:	bf04      	itt	eq
 8011bf2:	0080      	lsleq	r0, r0, #2
 8011bf4:	3302      	addeq	r3, #2
 8011bf6:	2800      	cmp	r0, #0
 8011bf8:	db03      	blt.n	8011c02 <__hi0bits+0x38>
 8011bfa:	0042      	lsls	r2, r0, #1
 8011bfc:	d503      	bpl.n	8011c06 <__hi0bits+0x3c>
 8011bfe:	1c58      	adds	r0, r3, #1
 8011c00:	4770      	bx	lr
 8011c02:	4618      	mov	r0, r3
 8011c04:	4770      	bx	lr
 8011c06:	2020      	movs	r0, #32
 8011c08:	4770      	bx	lr

08011c0a <__lo0bits>:
 8011c0a:	6803      	ldr	r3, [r0, #0]
 8011c0c:	f013 0207 	ands.w	r2, r3, #7
 8011c10:	d00b      	beq.n	8011c2a <__lo0bits+0x20>
 8011c12:	07d9      	lsls	r1, r3, #31
 8011c14:	d422      	bmi.n	8011c5c <__lo0bits+0x52>
 8011c16:	079a      	lsls	r2, r3, #30
 8011c18:	bf4b      	itete	mi
 8011c1a:	085b      	lsrmi	r3, r3, #1
 8011c1c:	089b      	lsrpl	r3, r3, #2
 8011c1e:	6003      	strmi	r3, [r0, #0]
 8011c20:	6003      	strpl	r3, [r0, #0]
 8011c22:	bf4c      	ite	mi
 8011c24:	2001      	movmi	r0, #1
 8011c26:	2002      	movpl	r0, #2
 8011c28:	4770      	bx	lr
 8011c2a:	b299      	uxth	r1, r3
 8011c2c:	b909      	cbnz	r1, 8011c32 <__lo0bits+0x28>
 8011c2e:	0c1b      	lsrs	r3, r3, #16
 8011c30:	2210      	movs	r2, #16
 8011c32:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011c36:	bf04      	itt	eq
 8011c38:	0a1b      	lsreq	r3, r3, #8
 8011c3a:	3208      	addeq	r2, #8
 8011c3c:	0719      	lsls	r1, r3, #28
 8011c3e:	bf04      	itt	eq
 8011c40:	091b      	lsreq	r3, r3, #4
 8011c42:	3204      	addeq	r2, #4
 8011c44:	0799      	lsls	r1, r3, #30
 8011c46:	bf04      	itt	eq
 8011c48:	089b      	lsreq	r3, r3, #2
 8011c4a:	3202      	addeq	r2, #2
 8011c4c:	07d9      	lsls	r1, r3, #31
 8011c4e:	d402      	bmi.n	8011c56 <__lo0bits+0x4c>
 8011c50:	085b      	lsrs	r3, r3, #1
 8011c52:	d005      	beq.n	8011c60 <__lo0bits+0x56>
 8011c54:	3201      	adds	r2, #1
 8011c56:	6003      	str	r3, [r0, #0]
 8011c58:	4610      	mov	r0, r2
 8011c5a:	4770      	bx	lr
 8011c5c:	2000      	movs	r0, #0
 8011c5e:	4770      	bx	lr
 8011c60:	2020      	movs	r0, #32
 8011c62:	4770      	bx	lr

08011c64 <__i2b>:
 8011c64:	b510      	push	{r4, lr}
 8011c66:	460c      	mov	r4, r1
 8011c68:	2101      	movs	r1, #1
 8011c6a:	f7ff ff27 	bl	8011abc <_Balloc>
 8011c6e:	2201      	movs	r2, #1
 8011c70:	6144      	str	r4, [r0, #20]
 8011c72:	6102      	str	r2, [r0, #16]
 8011c74:	bd10      	pop	{r4, pc}

08011c76 <__multiply>:
 8011c76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c7a:	4614      	mov	r4, r2
 8011c7c:	690a      	ldr	r2, [r1, #16]
 8011c7e:	6923      	ldr	r3, [r4, #16]
 8011c80:	429a      	cmp	r2, r3
 8011c82:	bfb8      	it	lt
 8011c84:	460b      	movlt	r3, r1
 8011c86:	4688      	mov	r8, r1
 8011c88:	bfbc      	itt	lt
 8011c8a:	46a0      	movlt	r8, r4
 8011c8c:	461c      	movlt	r4, r3
 8011c8e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011c92:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011c96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011c9a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011c9e:	eb07 0609 	add.w	r6, r7, r9
 8011ca2:	429e      	cmp	r6, r3
 8011ca4:	bfc8      	it	gt
 8011ca6:	3101      	addgt	r1, #1
 8011ca8:	f7ff ff08 	bl	8011abc <_Balloc>
 8011cac:	f100 0514 	add.w	r5, r0, #20
 8011cb0:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8011cb4:	462b      	mov	r3, r5
 8011cb6:	2200      	movs	r2, #0
 8011cb8:	4563      	cmp	r3, ip
 8011cba:	d202      	bcs.n	8011cc2 <__multiply+0x4c>
 8011cbc:	f843 2b04 	str.w	r2, [r3], #4
 8011cc0:	e7fa      	b.n	8011cb8 <__multiply+0x42>
 8011cc2:	f104 0214 	add.w	r2, r4, #20
 8011cc6:	f108 0114 	add.w	r1, r8, #20
 8011cca:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8011cce:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8011cd2:	9300      	str	r3, [sp, #0]
 8011cd4:	9b00      	ldr	r3, [sp, #0]
 8011cd6:	9201      	str	r2, [sp, #4]
 8011cd8:	4293      	cmp	r3, r2
 8011cda:	d957      	bls.n	8011d8c <__multiply+0x116>
 8011cdc:	f8b2 b000 	ldrh.w	fp, [r2]
 8011ce0:	f1bb 0f00 	cmp.w	fp, #0
 8011ce4:	d023      	beq.n	8011d2e <__multiply+0xb8>
 8011ce6:	4689      	mov	r9, r1
 8011ce8:	46ae      	mov	lr, r5
 8011cea:	f04f 0800 	mov.w	r8, #0
 8011cee:	f859 4b04 	ldr.w	r4, [r9], #4
 8011cf2:	f8be a000 	ldrh.w	sl, [lr]
 8011cf6:	b2a3      	uxth	r3, r4
 8011cf8:	fb0b a303 	mla	r3, fp, r3, sl
 8011cfc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8011d00:	f8de 4000 	ldr.w	r4, [lr]
 8011d04:	4443      	add	r3, r8
 8011d06:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011d0a:	fb0b 840a 	mla	r4, fp, sl, r8
 8011d0e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8011d12:	46f2      	mov	sl, lr
 8011d14:	b29b      	uxth	r3, r3
 8011d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011d1a:	454f      	cmp	r7, r9
 8011d1c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011d20:	f84a 3b04 	str.w	r3, [sl], #4
 8011d24:	d901      	bls.n	8011d2a <__multiply+0xb4>
 8011d26:	46d6      	mov	lr, sl
 8011d28:	e7e1      	b.n	8011cee <__multiply+0x78>
 8011d2a:	f8ce 8004 	str.w	r8, [lr, #4]
 8011d2e:	9b01      	ldr	r3, [sp, #4]
 8011d30:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8011d34:	3204      	adds	r2, #4
 8011d36:	f1ba 0f00 	cmp.w	sl, #0
 8011d3a:	d021      	beq.n	8011d80 <__multiply+0x10a>
 8011d3c:	682b      	ldr	r3, [r5, #0]
 8011d3e:	462c      	mov	r4, r5
 8011d40:	4689      	mov	r9, r1
 8011d42:	f04f 0800 	mov.w	r8, #0
 8011d46:	f8b9 e000 	ldrh.w	lr, [r9]
 8011d4a:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8011d4e:	fb0a be0e 	mla	lr, sl, lr, fp
 8011d52:	44f0      	add	r8, lr
 8011d54:	46a3      	mov	fp, r4
 8011d56:	b29b      	uxth	r3, r3
 8011d58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8011d5c:	f84b 3b04 	str.w	r3, [fp], #4
 8011d60:	f859 3b04 	ldr.w	r3, [r9], #4
 8011d64:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8011d68:	0c1b      	lsrs	r3, r3, #16
 8011d6a:	fb0a e303 	mla	r3, sl, r3, lr
 8011d6e:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8011d72:	454f      	cmp	r7, r9
 8011d74:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8011d78:	d901      	bls.n	8011d7e <__multiply+0x108>
 8011d7a:	465c      	mov	r4, fp
 8011d7c:	e7e3      	b.n	8011d46 <__multiply+0xd0>
 8011d7e:	6063      	str	r3, [r4, #4]
 8011d80:	3504      	adds	r5, #4
 8011d82:	e7a7      	b.n	8011cd4 <__multiply+0x5e>
 8011d84:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8011d88:	b913      	cbnz	r3, 8011d90 <__multiply+0x11a>
 8011d8a:	3e01      	subs	r6, #1
 8011d8c:	2e00      	cmp	r6, #0
 8011d8e:	dcf9      	bgt.n	8011d84 <__multiply+0x10e>
 8011d90:	6106      	str	r6, [r0, #16]
 8011d92:	b003      	add	sp, #12
 8011d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011d98 <__pow5mult>:
 8011d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d9c:	4615      	mov	r5, r2
 8011d9e:	f012 0203 	ands.w	r2, r2, #3
 8011da2:	4606      	mov	r6, r0
 8011da4:	460f      	mov	r7, r1
 8011da6:	d007      	beq.n	8011db8 <__pow5mult+0x20>
 8011da8:	3a01      	subs	r2, #1
 8011daa:	4c21      	ldr	r4, [pc, #132]	; (8011e30 <__pow5mult+0x98>)
 8011dac:	2300      	movs	r3, #0
 8011dae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011db2:	f7ff fecf 	bl	8011b54 <__multadd>
 8011db6:	4607      	mov	r7, r0
 8011db8:	10ad      	asrs	r5, r5, #2
 8011dba:	d036      	beq.n	8011e2a <__pow5mult+0x92>
 8011dbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011dbe:	b93c      	cbnz	r4, 8011dd0 <__pow5mult+0x38>
 8011dc0:	2010      	movs	r0, #16
 8011dc2:	f7fc ffb9 	bl	800ed38 <malloc>
 8011dc6:	6270      	str	r0, [r6, #36]	; 0x24
 8011dc8:	6044      	str	r4, [r0, #4]
 8011dca:	6084      	str	r4, [r0, #8]
 8011dcc:	6004      	str	r4, [r0, #0]
 8011dce:	60c4      	str	r4, [r0, #12]
 8011dd0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011dd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011dd8:	b94c      	cbnz	r4, 8011dee <__pow5mult+0x56>
 8011dda:	f240 2171 	movw	r1, #625	; 0x271
 8011dde:	4630      	mov	r0, r6
 8011de0:	f7ff ff40 	bl	8011c64 <__i2b>
 8011de4:	2300      	movs	r3, #0
 8011de6:	f8c8 0008 	str.w	r0, [r8, #8]
 8011dea:	4604      	mov	r4, r0
 8011dec:	6003      	str	r3, [r0, #0]
 8011dee:	f04f 0800 	mov.w	r8, #0
 8011df2:	07eb      	lsls	r3, r5, #31
 8011df4:	d50a      	bpl.n	8011e0c <__pow5mult+0x74>
 8011df6:	4639      	mov	r1, r7
 8011df8:	4622      	mov	r2, r4
 8011dfa:	4630      	mov	r0, r6
 8011dfc:	f7ff ff3b 	bl	8011c76 <__multiply>
 8011e00:	4639      	mov	r1, r7
 8011e02:	4681      	mov	r9, r0
 8011e04:	4630      	mov	r0, r6
 8011e06:	f7ff fe8e 	bl	8011b26 <_Bfree>
 8011e0a:	464f      	mov	r7, r9
 8011e0c:	106d      	asrs	r5, r5, #1
 8011e0e:	d00c      	beq.n	8011e2a <__pow5mult+0x92>
 8011e10:	6820      	ldr	r0, [r4, #0]
 8011e12:	b108      	cbz	r0, 8011e18 <__pow5mult+0x80>
 8011e14:	4604      	mov	r4, r0
 8011e16:	e7ec      	b.n	8011df2 <__pow5mult+0x5a>
 8011e18:	4622      	mov	r2, r4
 8011e1a:	4621      	mov	r1, r4
 8011e1c:	4630      	mov	r0, r6
 8011e1e:	f7ff ff2a 	bl	8011c76 <__multiply>
 8011e22:	6020      	str	r0, [r4, #0]
 8011e24:	f8c0 8000 	str.w	r8, [r0]
 8011e28:	e7f4      	b.n	8011e14 <__pow5mult+0x7c>
 8011e2a:	4638      	mov	r0, r7
 8011e2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e30:	080137b0 	.word	0x080137b0

08011e34 <__lshift>:
 8011e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e38:	460c      	mov	r4, r1
 8011e3a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011e3e:	6926      	ldr	r6, [r4, #16]
 8011e40:	6849      	ldr	r1, [r1, #4]
 8011e42:	68a3      	ldr	r3, [r4, #8]
 8011e44:	4456      	add	r6, sl
 8011e46:	4607      	mov	r7, r0
 8011e48:	4691      	mov	r9, r2
 8011e4a:	1c75      	adds	r5, r6, #1
 8011e4c:	42ab      	cmp	r3, r5
 8011e4e:	da02      	bge.n	8011e56 <__lshift+0x22>
 8011e50:	3101      	adds	r1, #1
 8011e52:	005b      	lsls	r3, r3, #1
 8011e54:	e7fa      	b.n	8011e4c <__lshift+0x18>
 8011e56:	4638      	mov	r0, r7
 8011e58:	f7ff fe30 	bl	8011abc <_Balloc>
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	4680      	mov	r8, r0
 8011e60:	f100 0114 	add.w	r1, r0, #20
 8011e64:	461a      	mov	r2, r3
 8011e66:	4553      	cmp	r3, sl
 8011e68:	da03      	bge.n	8011e72 <__lshift+0x3e>
 8011e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011e6e:	3301      	adds	r3, #1
 8011e70:	e7f9      	b.n	8011e66 <__lshift+0x32>
 8011e72:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8011e76:	6920      	ldr	r0, [r4, #16]
 8011e78:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011e7c:	f019 091f 	ands.w	r9, r9, #31
 8011e80:	f104 0114 	add.w	r1, r4, #20
 8011e84:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8011e88:	d014      	beq.n	8011eb4 <__lshift+0x80>
 8011e8a:	f1c9 0c20 	rsb	ip, r9, #32
 8011e8e:	2200      	movs	r2, #0
 8011e90:	6808      	ldr	r0, [r1, #0]
 8011e92:	fa00 f009 	lsl.w	r0, r0, r9
 8011e96:	4302      	orrs	r2, r0
 8011e98:	469a      	mov	sl, r3
 8011e9a:	f843 2b04 	str.w	r2, [r3], #4
 8011e9e:	f851 2b04 	ldr.w	r2, [r1], #4
 8011ea2:	458e      	cmp	lr, r1
 8011ea4:	fa22 f20c 	lsr.w	r2, r2, ip
 8011ea8:	d8f2      	bhi.n	8011e90 <__lshift+0x5c>
 8011eaa:	f8ca 2004 	str.w	r2, [sl, #4]
 8011eae:	b142      	cbz	r2, 8011ec2 <__lshift+0x8e>
 8011eb0:	1cb5      	adds	r5, r6, #2
 8011eb2:	e006      	b.n	8011ec2 <__lshift+0x8e>
 8011eb4:	3b04      	subs	r3, #4
 8011eb6:	f851 2b04 	ldr.w	r2, [r1], #4
 8011eba:	f843 2f04 	str.w	r2, [r3, #4]!
 8011ebe:	458e      	cmp	lr, r1
 8011ec0:	d8f9      	bhi.n	8011eb6 <__lshift+0x82>
 8011ec2:	3d01      	subs	r5, #1
 8011ec4:	4638      	mov	r0, r7
 8011ec6:	f8c8 5010 	str.w	r5, [r8, #16]
 8011eca:	4621      	mov	r1, r4
 8011ecc:	f7ff fe2b 	bl	8011b26 <_Bfree>
 8011ed0:	4640      	mov	r0, r8
 8011ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011ed6 <__mcmp>:
 8011ed6:	6903      	ldr	r3, [r0, #16]
 8011ed8:	690a      	ldr	r2, [r1, #16]
 8011eda:	1a9b      	subs	r3, r3, r2
 8011edc:	b510      	push	{r4, lr}
 8011ede:	d111      	bne.n	8011f04 <__mcmp+0x2e>
 8011ee0:	0092      	lsls	r2, r2, #2
 8011ee2:	3014      	adds	r0, #20
 8011ee4:	3114      	adds	r1, #20
 8011ee6:	1883      	adds	r3, r0, r2
 8011ee8:	440a      	add	r2, r1
 8011eea:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8011eee:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011ef2:	428c      	cmp	r4, r1
 8011ef4:	d002      	beq.n	8011efc <__mcmp+0x26>
 8011ef6:	d307      	bcc.n	8011f08 <__mcmp+0x32>
 8011ef8:	2001      	movs	r0, #1
 8011efa:	bd10      	pop	{r4, pc}
 8011efc:	4298      	cmp	r0, r3
 8011efe:	d3f4      	bcc.n	8011eea <__mcmp+0x14>
 8011f00:	2000      	movs	r0, #0
 8011f02:	bd10      	pop	{r4, pc}
 8011f04:	4618      	mov	r0, r3
 8011f06:	bd10      	pop	{r4, pc}
 8011f08:	f04f 30ff 	mov.w	r0, #4294967295
 8011f0c:	bd10      	pop	{r4, pc}

08011f0e <__mdiff>:
 8011f0e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f12:	460c      	mov	r4, r1
 8011f14:	4607      	mov	r7, r0
 8011f16:	4611      	mov	r1, r2
 8011f18:	4620      	mov	r0, r4
 8011f1a:	4615      	mov	r5, r2
 8011f1c:	f7ff ffdb 	bl	8011ed6 <__mcmp>
 8011f20:	1e06      	subs	r6, r0, #0
 8011f22:	d108      	bne.n	8011f36 <__mdiff+0x28>
 8011f24:	4631      	mov	r1, r6
 8011f26:	4638      	mov	r0, r7
 8011f28:	f7ff fdc8 	bl	8011abc <_Balloc>
 8011f2c:	2301      	movs	r3, #1
 8011f2e:	6103      	str	r3, [r0, #16]
 8011f30:	6146      	str	r6, [r0, #20]
 8011f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f36:	bfbc      	itt	lt
 8011f38:	4623      	movlt	r3, r4
 8011f3a:	462c      	movlt	r4, r5
 8011f3c:	4638      	mov	r0, r7
 8011f3e:	6861      	ldr	r1, [r4, #4]
 8011f40:	bfba      	itte	lt
 8011f42:	461d      	movlt	r5, r3
 8011f44:	2601      	movlt	r6, #1
 8011f46:	2600      	movge	r6, #0
 8011f48:	f7ff fdb8 	bl	8011abc <_Balloc>
 8011f4c:	692b      	ldr	r3, [r5, #16]
 8011f4e:	60c6      	str	r6, [r0, #12]
 8011f50:	6926      	ldr	r6, [r4, #16]
 8011f52:	f105 0914 	add.w	r9, r5, #20
 8011f56:	3414      	adds	r4, #20
 8011f58:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8011f5c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011f60:	f100 0514 	add.w	r5, r0, #20
 8011f64:	f04f 0c00 	mov.w	ip, #0
 8011f68:	f854 3b04 	ldr.w	r3, [r4], #4
 8011f6c:	f859 2b04 	ldr.w	r2, [r9], #4
 8011f70:	fa1c f183 	uxtah	r1, ip, r3
 8011f74:	fa1f fe82 	uxth.w	lr, r2
 8011f78:	0c12      	lsrs	r2, r2, #16
 8011f7a:	ebce 0101 	rsb	r1, lr, r1
 8011f7e:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8011f82:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011f86:	b289      	uxth	r1, r1
 8011f88:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8011f8c:	45c8      	cmp	r8, r9
 8011f8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8011f92:	46a6      	mov	lr, r4
 8011f94:	f845 3b04 	str.w	r3, [r5], #4
 8011f98:	d8e6      	bhi.n	8011f68 <__mdiff+0x5a>
 8011f9a:	45be      	cmp	lr, r7
 8011f9c:	d20e      	bcs.n	8011fbc <__mdiff+0xae>
 8011f9e:	f85e 1b04 	ldr.w	r1, [lr], #4
 8011fa2:	fa1c f281 	uxtah	r2, ip, r1
 8011fa6:	1413      	asrs	r3, r2, #16
 8011fa8:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8011fac:	b292      	uxth	r2, r2
 8011fae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011fb2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8011fb6:	f845 2b04 	str.w	r2, [r5], #4
 8011fba:	e7ee      	b.n	8011f9a <__mdiff+0x8c>
 8011fbc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8011fc0:	b90b      	cbnz	r3, 8011fc6 <__mdiff+0xb8>
 8011fc2:	3e01      	subs	r6, #1
 8011fc4:	e7fa      	b.n	8011fbc <__mdiff+0xae>
 8011fc6:	6106      	str	r6, [r0, #16]
 8011fc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011fcc <__d2b>:
 8011fcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011fd0:	460e      	mov	r6, r1
 8011fd2:	2101      	movs	r1, #1
 8011fd4:	ec59 8b10 	vmov	r8, r9, d0
 8011fd8:	4615      	mov	r5, r2
 8011fda:	f7ff fd6f 	bl	8011abc <_Balloc>
 8011fde:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8011fe2:	4607      	mov	r7, r0
 8011fe4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011fe8:	b10c      	cbz	r4, 8011fee <__d2b+0x22>
 8011fea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011fee:	9301      	str	r3, [sp, #4]
 8011ff0:	f1b8 0f00 	cmp.w	r8, #0
 8011ff4:	d019      	beq.n	801202a <__d2b+0x5e>
 8011ff6:	a802      	add	r0, sp, #8
 8011ff8:	f840 8d08 	str.w	r8, [r0, #-8]!
 8011ffc:	f7ff fe05 	bl	8011c0a <__lo0bits>
 8012000:	9b00      	ldr	r3, [sp, #0]
 8012002:	b148      	cbz	r0, 8012018 <__d2b+0x4c>
 8012004:	9a01      	ldr	r2, [sp, #4]
 8012006:	f1c0 0120 	rsb	r1, r0, #32
 801200a:	fa02 f101 	lsl.w	r1, r2, r1
 801200e:	430b      	orrs	r3, r1
 8012010:	40c2      	lsrs	r2, r0
 8012012:	617b      	str	r3, [r7, #20]
 8012014:	9201      	str	r2, [sp, #4]
 8012016:	e000      	b.n	801201a <__d2b+0x4e>
 8012018:	617b      	str	r3, [r7, #20]
 801201a:	9b01      	ldr	r3, [sp, #4]
 801201c:	61bb      	str	r3, [r7, #24]
 801201e:	2b00      	cmp	r3, #0
 8012020:	bf14      	ite	ne
 8012022:	2102      	movne	r1, #2
 8012024:	2101      	moveq	r1, #1
 8012026:	6139      	str	r1, [r7, #16]
 8012028:	e007      	b.n	801203a <__d2b+0x6e>
 801202a:	a801      	add	r0, sp, #4
 801202c:	f7ff fded 	bl	8011c0a <__lo0bits>
 8012030:	9b01      	ldr	r3, [sp, #4]
 8012032:	617b      	str	r3, [r7, #20]
 8012034:	2101      	movs	r1, #1
 8012036:	6139      	str	r1, [r7, #16]
 8012038:	3020      	adds	r0, #32
 801203a:	b134      	cbz	r4, 801204a <__d2b+0x7e>
 801203c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8012040:	4404      	add	r4, r0
 8012042:	6034      	str	r4, [r6, #0]
 8012044:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012048:	e009      	b.n	801205e <__d2b+0x92>
 801204a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801204e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012052:	6030      	str	r0, [r6, #0]
 8012054:	6918      	ldr	r0, [r3, #16]
 8012056:	f7ff fdb8 	bl	8011bca <__hi0bits>
 801205a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801205e:	6028      	str	r0, [r5, #0]
 8012060:	4638      	mov	r0, r7
 8012062:	b003      	add	sp, #12
 8012064:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08012068 <__sread>:
 8012068:	b510      	push	{r4, lr}
 801206a:	460c      	mov	r4, r1
 801206c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012070:	f000 f980 	bl	8012374 <_read_r>
 8012074:	2800      	cmp	r0, #0
 8012076:	bfab      	itete	ge
 8012078:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801207a:	89a3      	ldrhlt	r3, [r4, #12]
 801207c:	181b      	addge	r3, r3, r0
 801207e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012082:	bfac      	ite	ge
 8012084:	6563      	strge	r3, [r4, #84]	; 0x54
 8012086:	81a3      	strhlt	r3, [r4, #12]
 8012088:	bd10      	pop	{r4, pc}

0801208a <__swrite>:
 801208a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801208e:	461f      	mov	r7, r3
 8012090:	898b      	ldrh	r3, [r1, #12]
 8012092:	05db      	lsls	r3, r3, #23
 8012094:	4605      	mov	r5, r0
 8012096:	460c      	mov	r4, r1
 8012098:	4616      	mov	r6, r2
 801209a:	d505      	bpl.n	80120a8 <__swrite+0x1e>
 801209c:	2302      	movs	r3, #2
 801209e:	2200      	movs	r2, #0
 80120a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120a4:	f000 f954 	bl	8012350 <_lseek_r>
 80120a8:	89a3      	ldrh	r3, [r4, #12]
 80120aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80120ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80120b2:	81a3      	strh	r3, [r4, #12]
 80120b4:	4632      	mov	r2, r6
 80120b6:	463b      	mov	r3, r7
 80120b8:	4628      	mov	r0, r5
 80120ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80120be:	f7fe bb43 	b.w	8010748 <_write_r>

080120c2 <__sseek>:
 80120c2:	b510      	push	{r4, lr}
 80120c4:	460c      	mov	r4, r1
 80120c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120ca:	f000 f941 	bl	8012350 <_lseek_r>
 80120ce:	1c43      	adds	r3, r0, #1
 80120d0:	89a3      	ldrh	r3, [r4, #12]
 80120d2:	bf15      	itete	ne
 80120d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80120d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80120da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80120de:	81a3      	strheq	r3, [r4, #12]
 80120e0:	bf18      	it	ne
 80120e2:	81a3      	strhne	r3, [r4, #12]
 80120e4:	bd10      	pop	{r4, pc}

080120e6 <__sclose>:
 80120e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120ea:	f000 b8ad 	b.w	8012248 <_close_r>

080120ee <__ssprint_r>:
 80120ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120f2:	4693      	mov	fp, r2
 80120f4:	6892      	ldr	r2, [r2, #8]
 80120f6:	4681      	mov	r9, r0
 80120f8:	460c      	mov	r4, r1
 80120fa:	b34a      	cbz	r2, 8012150 <__ssprint_r+0x62>
 80120fc:	2300      	movs	r3, #0
 80120fe:	f8db a000 	ldr.w	sl, [fp]
 8012102:	9301      	str	r3, [sp, #4]
 8012104:	461f      	mov	r7, r3
 8012106:	e006      	b.n	8012116 <__ssprint_r+0x28>
 8012108:	f8da 3000 	ldr.w	r3, [sl]
 801210c:	f8da 7004 	ldr.w	r7, [sl, #4]
 8012110:	9301      	str	r3, [sp, #4]
 8012112:	f10a 0a08 	add.w	sl, sl, #8
 8012116:	2f00      	cmp	r7, #0
 8012118:	d0f6      	beq.n	8012108 <__ssprint_r+0x1a>
 801211a:	68a6      	ldr	r6, [r4, #8]
 801211c:	42b7      	cmp	r7, r6
 801211e:	d360      	bcc.n	80121e2 <__ssprint_r+0xf4>
 8012120:	89a0      	ldrh	r0, [r4, #12]
 8012122:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8012126:	d117      	bne.n	8012158 <__ssprint_r+0x6a>
 8012128:	42b7      	cmp	r7, r6
 801212a:	d35a      	bcc.n	80121e2 <__ssprint_r+0xf4>
 801212c:	4632      	mov	r2, r6
 801212e:	9901      	ldr	r1, [sp, #4]
 8012130:	6820      	ldr	r0, [r4, #0]
 8012132:	f7fd f84b 	bl	800f1cc <memmove>
 8012136:	68a2      	ldr	r2, [r4, #8]
 8012138:	1b92      	subs	r2, r2, r6
 801213a:	60a2      	str	r2, [r4, #8]
 801213c:	6822      	ldr	r2, [r4, #0]
 801213e:	4416      	add	r6, r2
 8012140:	f8db 2008 	ldr.w	r2, [fp, #8]
 8012144:	6026      	str	r6, [r4, #0]
 8012146:	1bd7      	subs	r7, r2, r7
 8012148:	f8cb 7008 	str.w	r7, [fp, #8]
 801214c:	2f00      	cmp	r7, #0
 801214e:	d1db      	bne.n	8012108 <__ssprint_r+0x1a>
 8012150:	2000      	movs	r0, #0
 8012152:	f8cb 0004 	str.w	r0, [fp, #4]
 8012156:	e046      	b.n	80121e6 <__ssprint_r+0xf8>
 8012158:	6825      	ldr	r5, [r4, #0]
 801215a:	6921      	ldr	r1, [r4, #16]
 801215c:	ebc1 0805 	rsb	r8, r1, r5
 8012160:	f108 0201 	add.w	r2, r8, #1
 8012164:	6965      	ldr	r5, [r4, #20]
 8012166:	443a      	add	r2, r7
 8012168:	2302      	movs	r3, #2
 801216a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801216e:	fb95 f5f3 	sdiv	r5, r5, r3
 8012172:	4295      	cmp	r5, r2
 8012174:	bf38      	it	cc
 8012176:	4615      	movcc	r5, r2
 8012178:	0543      	lsls	r3, r0, #21
 801217a:	d510      	bpl.n	801219e <__ssprint_r+0xb0>
 801217c:	4629      	mov	r1, r5
 801217e:	4648      	mov	r0, r9
 8012180:	f7fc fdea 	bl	800ed58 <_malloc_r>
 8012184:	4606      	mov	r6, r0
 8012186:	b1a0      	cbz	r0, 80121b2 <__ssprint_r+0xc4>
 8012188:	4642      	mov	r2, r8
 801218a:	6921      	ldr	r1, [r4, #16]
 801218c:	f7fd f813 	bl	800f1b6 <memcpy>
 8012190:	89a2      	ldrh	r2, [r4, #12]
 8012192:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8012196:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801219a:	81a2      	strh	r2, [r4, #12]
 801219c:	e018      	b.n	80121d0 <__ssprint_r+0xe2>
 801219e:	462a      	mov	r2, r5
 80121a0:	4648      	mov	r0, r9
 80121a2:	f7fd f877 	bl	800f294 <_realloc_r>
 80121a6:	4606      	mov	r6, r0
 80121a8:	b990      	cbnz	r0, 80121d0 <__ssprint_r+0xe2>
 80121aa:	6921      	ldr	r1, [r4, #16]
 80121ac:	4648      	mov	r0, r9
 80121ae:	f7ff fb3d 	bl	801182c <_free_r>
 80121b2:	220c      	movs	r2, #12
 80121b4:	f8c9 2000 	str.w	r2, [r9]
 80121b8:	89a2      	ldrh	r2, [r4, #12]
 80121ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80121be:	81a2      	strh	r2, [r4, #12]
 80121c0:	2200      	movs	r2, #0
 80121c2:	f8cb 2008 	str.w	r2, [fp, #8]
 80121c6:	f8cb 2004 	str.w	r2, [fp, #4]
 80121ca:	f04f 30ff 	mov.w	r0, #4294967295
 80121ce:	e00a      	b.n	80121e6 <__ssprint_r+0xf8>
 80121d0:	6126      	str	r6, [r4, #16]
 80121d2:	6165      	str	r5, [r4, #20]
 80121d4:	4446      	add	r6, r8
 80121d6:	ebc8 0505 	rsb	r5, r8, r5
 80121da:	6026      	str	r6, [r4, #0]
 80121dc:	60a5      	str	r5, [r4, #8]
 80121de:	463e      	mov	r6, r7
 80121e0:	e7a2      	b.n	8012128 <__ssprint_r+0x3a>
 80121e2:	463e      	mov	r6, r7
 80121e4:	e7a2      	b.n	801212c <__ssprint_r+0x3e>
 80121e6:	b003      	add	sp, #12
 80121e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080121ec <_calloc_r>:
 80121ec:	b510      	push	{r4, lr}
 80121ee:	4351      	muls	r1, r2
 80121f0:	f7fc fdb2 	bl	800ed58 <_malloc_r>
 80121f4:	4604      	mov	r4, r0
 80121f6:	b320      	cbz	r0, 8012242 <_calloc_r+0x56>
 80121f8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80121fc:	f022 0203 	bic.w	r2, r2, #3
 8012200:	3a04      	subs	r2, #4
 8012202:	2a24      	cmp	r2, #36	; 0x24
 8012204:	d81a      	bhi.n	801223c <_calloc_r+0x50>
 8012206:	2a13      	cmp	r2, #19
 8012208:	d912      	bls.n	8012230 <_calloc_r+0x44>
 801220a:	2100      	movs	r1, #0
 801220c:	2a1b      	cmp	r2, #27
 801220e:	6001      	str	r1, [r0, #0]
 8012210:	6041      	str	r1, [r0, #4]
 8012212:	d802      	bhi.n	801221a <_calloc_r+0x2e>
 8012214:	f100 0308 	add.w	r3, r0, #8
 8012218:	e00b      	b.n	8012232 <_calloc_r+0x46>
 801221a:	2a24      	cmp	r2, #36	; 0x24
 801221c:	6081      	str	r1, [r0, #8]
 801221e:	60c1      	str	r1, [r0, #12]
 8012220:	bf11      	iteee	ne
 8012222:	f100 0310 	addne.w	r3, r0, #16
 8012226:	6101      	streq	r1, [r0, #16]
 8012228:	f100 0318 	addeq.w	r3, r0, #24
 801222c:	6141      	streq	r1, [r0, #20]
 801222e:	e000      	b.n	8012232 <_calloc_r+0x46>
 8012230:	4603      	mov	r3, r0
 8012232:	2200      	movs	r2, #0
 8012234:	601a      	str	r2, [r3, #0]
 8012236:	605a      	str	r2, [r3, #4]
 8012238:	609a      	str	r2, [r3, #8]
 801223a:	e002      	b.n	8012242 <_calloc_r+0x56>
 801223c:	2100      	movs	r1, #0
 801223e:	f7fc ffe0 	bl	800f202 <memset>
 8012242:	4620      	mov	r0, r4
 8012244:	bd10      	pop	{r4, pc}
	...

08012248 <_close_r>:
 8012248:	b538      	push	{r3, r4, r5, lr}
 801224a:	4c06      	ldr	r4, [pc, #24]	; (8012264 <_close_r+0x1c>)
 801224c:	2300      	movs	r3, #0
 801224e:	4605      	mov	r5, r0
 8012250:	4608      	mov	r0, r1
 8012252:	6023      	str	r3, [r4, #0]
 8012254:	f000 f8a0 	bl	8012398 <_close>
 8012258:	1c43      	adds	r3, r0, #1
 801225a:	d102      	bne.n	8012262 <_close_r+0x1a>
 801225c:	6823      	ldr	r3, [r4, #0]
 801225e:	b103      	cbz	r3, 8012262 <_close_r+0x1a>
 8012260:	602b      	str	r3, [r5, #0]
 8012262:	bd38      	pop	{r3, r4, r5, pc}
 8012264:	2000082c 	.word	0x2000082c

08012268 <_fclose_r>:
 8012268:	b570      	push	{r4, r5, r6, lr}
 801226a:	4605      	mov	r5, r0
 801226c:	460c      	mov	r4, r1
 801226e:	b909      	cbnz	r1, 8012274 <_fclose_r+0xc>
 8012270:	2000      	movs	r0, #0
 8012272:	bd70      	pop	{r4, r5, r6, pc}
 8012274:	b118      	cbz	r0, 801227e <_fclose_r+0x16>
 8012276:	6983      	ldr	r3, [r0, #24]
 8012278:	b90b      	cbnz	r3, 801227e <_fclose_r+0x16>
 801227a:	f7ff fa0f 	bl	801169c <__sinit>
 801227e:	4b20      	ldr	r3, [pc, #128]	; (8012300 <_fclose_r+0x98>)
 8012280:	429c      	cmp	r4, r3
 8012282:	d101      	bne.n	8012288 <_fclose_r+0x20>
 8012284:	686c      	ldr	r4, [r5, #4]
 8012286:	e008      	b.n	801229a <_fclose_r+0x32>
 8012288:	4b1e      	ldr	r3, [pc, #120]	; (8012304 <_fclose_r+0x9c>)
 801228a:	429c      	cmp	r4, r3
 801228c:	d101      	bne.n	8012292 <_fclose_r+0x2a>
 801228e:	68ac      	ldr	r4, [r5, #8]
 8012290:	e003      	b.n	801229a <_fclose_r+0x32>
 8012292:	4b1d      	ldr	r3, [pc, #116]	; (8012308 <_fclose_r+0xa0>)
 8012294:	429c      	cmp	r4, r3
 8012296:	bf08      	it	eq
 8012298:	68ec      	ldreq	r4, [r5, #12]
 801229a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d0e6      	beq.n	8012270 <_fclose_r+0x8>
 80122a2:	4621      	mov	r1, r4
 80122a4:	4628      	mov	r0, r5
 80122a6:	f7ff f8ff 	bl	80114a8 <__sflush_r>
 80122aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80122ac:	4606      	mov	r6, r0
 80122ae:	b133      	cbz	r3, 80122be <_fclose_r+0x56>
 80122b0:	6a21      	ldr	r1, [r4, #32]
 80122b2:	4628      	mov	r0, r5
 80122b4:	4798      	blx	r3
 80122b6:	2800      	cmp	r0, #0
 80122b8:	bfb8      	it	lt
 80122ba:	f04f 36ff 	movlt.w	r6, #4294967295
 80122be:	89a3      	ldrh	r3, [r4, #12]
 80122c0:	061b      	lsls	r3, r3, #24
 80122c2:	d503      	bpl.n	80122cc <_fclose_r+0x64>
 80122c4:	6921      	ldr	r1, [r4, #16]
 80122c6:	4628      	mov	r0, r5
 80122c8:	f7ff fab0 	bl	801182c <_free_r>
 80122cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80122ce:	b141      	cbz	r1, 80122e2 <_fclose_r+0x7a>
 80122d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80122d4:	4299      	cmp	r1, r3
 80122d6:	d002      	beq.n	80122de <_fclose_r+0x76>
 80122d8:	4628      	mov	r0, r5
 80122da:	f7ff faa7 	bl	801182c <_free_r>
 80122de:	2300      	movs	r3, #0
 80122e0:	6363      	str	r3, [r4, #52]	; 0x34
 80122e2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80122e4:	b121      	cbz	r1, 80122f0 <_fclose_r+0x88>
 80122e6:	4628      	mov	r0, r5
 80122e8:	f7ff faa0 	bl	801182c <_free_r>
 80122ec:	2300      	movs	r3, #0
 80122ee:	64a3      	str	r3, [r4, #72]	; 0x48
 80122f0:	f7ff fa44 	bl	801177c <__sfp_lock_acquire>
 80122f4:	2300      	movs	r3, #0
 80122f6:	81a3      	strh	r3, [r4, #12]
 80122f8:	f7ff fa41 	bl	801177e <__sfp_lock_release>
 80122fc:	4630      	mov	r0, r6
 80122fe:	bd70      	pop	{r4, r5, r6, pc}
 8012300:	08013654 	.word	0x08013654
 8012304:	08013674 	.word	0x08013674
 8012308:	08013694 	.word	0x08013694

0801230c <_fstat_r>:
 801230c:	b538      	push	{r3, r4, r5, lr}
 801230e:	4c07      	ldr	r4, [pc, #28]	; (801232c <_fstat_r+0x20>)
 8012310:	2300      	movs	r3, #0
 8012312:	4605      	mov	r5, r0
 8012314:	4608      	mov	r0, r1
 8012316:	4611      	mov	r1, r2
 8012318:	6023      	str	r3, [r4, #0]
 801231a:	f000 f845 	bl	80123a8 <_fstat>
 801231e:	1c43      	adds	r3, r0, #1
 8012320:	d102      	bne.n	8012328 <_fstat_r+0x1c>
 8012322:	6823      	ldr	r3, [r4, #0]
 8012324:	b103      	cbz	r3, 8012328 <_fstat_r+0x1c>
 8012326:	602b      	str	r3, [r5, #0]
 8012328:	bd38      	pop	{r3, r4, r5, pc}
 801232a:	bf00      	nop
 801232c:	2000082c 	.word	0x2000082c

08012330 <_isatty_r>:
 8012330:	b538      	push	{r3, r4, r5, lr}
 8012332:	4c06      	ldr	r4, [pc, #24]	; (801234c <_isatty_r+0x1c>)
 8012334:	2300      	movs	r3, #0
 8012336:	4605      	mov	r5, r0
 8012338:	4608      	mov	r0, r1
 801233a:	6023      	str	r3, [r4, #0]
 801233c:	f000 f844 	bl	80123c8 <_isatty>
 8012340:	1c43      	adds	r3, r0, #1
 8012342:	d102      	bne.n	801234a <_isatty_r+0x1a>
 8012344:	6823      	ldr	r3, [r4, #0]
 8012346:	b103      	cbz	r3, 801234a <_isatty_r+0x1a>
 8012348:	602b      	str	r3, [r5, #0]
 801234a:	bd38      	pop	{r3, r4, r5, pc}
 801234c:	2000082c 	.word	0x2000082c

08012350 <_lseek_r>:
 8012350:	b538      	push	{r3, r4, r5, lr}
 8012352:	4c07      	ldr	r4, [pc, #28]	; (8012370 <_lseek_r+0x20>)
 8012354:	4605      	mov	r5, r0
 8012356:	4608      	mov	r0, r1
 8012358:	4611      	mov	r1, r2
 801235a:	2200      	movs	r2, #0
 801235c:	6022      	str	r2, [r4, #0]
 801235e:	461a      	mov	r2, r3
 8012360:	f000 f842 	bl	80123e8 <_lseek>
 8012364:	1c43      	adds	r3, r0, #1
 8012366:	d102      	bne.n	801236e <_lseek_r+0x1e>
 8012368:	6823      	ldr	r3, [r4, #0]
 801236a:	b103      	cbz	r3, 801236e <_lseek_r+0x1e>
 801236c:	602b      	str	r3, [r5, #0]
 801236e:	bd38      	pop	{r3, r4, r5, pc}
 8012370:	2000082c 	.word	0x2000082c

08012374 <_read_r>:
 8012374:	b538      	push	{r3, r4, r5, lr}
 8012376:	4c07      	ldr	r4, [pc, #28]	; (8012394 <_read_r+0x20>)
 8012378:	4605      	mov	r5, r0
 801237a:	4608      	mov	r0, r1
 801237c:	4611      	mov	r1, r2
 801237e:	2200      	movs	r2, #0
 8012380:	6022      	str	r2, [r4, #0]
 8012382:	461a      	mov	r2, r3
 8012384:	f000 f838 	bl	80123f8 <_read>
 8012388:	1c43      	adds	r3, r0, #1
 801238a:	d102      	bne.n	8012392 <_read_r+0x1e>
 801238c:	6823      	ldr	r3, [r4, #0]
 801238e:	b103      	cbz	r3, 8012392 <_read_r+0x1e>
 8012390:	602b      	str	r3, [r5, #0]
 8012392:	bd38      	pop	{r3, r4, r5, pc}
 8012394:	2000082c 	.word	0x2000082c

08012398 <_close>:
 8012398:	4b02      	ldr	r3, [pc, #8]	; (80123a4 <_close+0xc>)
 801239a:	2258      	movs	r2, #88	; 0x58
 801239c:	601a      	str	r2, [r3, #0]
 801239e:	f04f 30ff 	mov.w	r0, #4294967295
 80123a2:	4770      	bx	lr
 80123a4:	2000082c 	.word	0x2000082c

080123a8 <_fstat>:
 80123a8:	4b02      	ldr	r3, [pc, #8]	; (80123b4 <_fstat+0xc>)
 80123aa:	2258      	movs	r2, #88	; 0x58
 80123ac:	601a      	str	r2, [r3, #0]
 80123ae:	f04f 30ff 	mov.w	r0, #4294967295
 80123b2:	4770      	bx	lr
 80123b4:	2000082c 	.word	0x2000082c

080123b8 <_getpid>:
 80123b8:	4b02      	ldr	r3, [pc, #8]	; (80123c4 <_getpid+0xc>)
 80123ba:	2258      	movs	r2, #88	; 0x58
 80123bc:	601a      	str	r2, [r3, #0]
 80123be:	f04f 30ff 	mov.w	r0, #4294967295
 80123c2:	4770      	bx	lr
 80123c4:	2000082c 	.word	0x2000082c

080123c8 <_isatty>:
 80123c8:	4b02      	ldr	r3, [pc, #8]	; (80123d4 <_isatty+0xc>)
 80123ca:	2258      	movs	r2, #88	; 0x58
 80123cc:	601a      	str	r2, [r3, #0]
 80123ce:	2000      	movs	r0, #0
 80123d0:	4770      	bx	lr
 80123d2:	bf00      	nop
 80123d4:	2000082c 	.word	0x2000082c

080123d8 <_kill>:
 80123d8:	4b02      	ldr	r3, [pc, #8]	; (80123e4 <_kill+0xc>)
 80123da:	2258      	movs	r2, #88	; 0x58
 80123dc:	601a      	str	r2, [r3, #0]
 80123de:	f04f 30ff 	mov.w	r0, #4294967295
 80123e2:	4770      	bx	lr
 80123e4:	2000082c 	.word	0x2000082c

080123e8 <_lseek>:
 80123e8:	4b02      	ldr	r3, [pc, #8]	; (80123f4 <_lseek+0xc>)
 80123ea:	2258      	movs	r2, #88	; 0x58
 80123ec:	601a      	str	r2, [r3, #0]
 80123ee:	f04f 30ff 	mov.w	r0, #4294967295
 80123f2:	4770      	bx	lr
 80123f4:	2000082c 	.word	0x2000082c

080123f8 <_read>:
 80123f8:	4b02      	ldr	r3, [pc, #8]	; (8012404 <_read+0xc>)
 80123fa:	2258      	movs	r2, #88	; 0x58
 80123fc:	601a      	str	r2, [r3, #0]
 80123fe:	f04f 30ff 	mov.w	r0, #4294967295
 8012402:	4770      	bx	lr
 8012404:	2000082c 	.word	0x2000082c

08012408 <_sbrk>:
 8012408:	4b04      	ldr	r3, [pc, #16]	; (801241c <_sbrk+0x14>)
 801240a:	6819      	ldr	r1, [r3, #0]
 801240c:	4602      	mov	r2, r0
 801240e:	b909      	cbnz	r1, 8012414 <_sbrk+0xc>
 8012410:	4903      	ldr	r1, [pc, #12]	; (8012420 <_sbrk+0x18>)
 8012412:	6019      	str	r1, [r3, #0]
 8012414:	6818      	ldr	r0, [r3, #0]
 8012416:	4402      	add	r2, r0
 8012418:	601a      	str	r2, [r3, #0]
 801241a:	4770      	bx	lr
 801241c:	200007ac 	.word	0x200007ac
 8012420:	20000830 	.word	0x20000830

08012424 <_write>:
 8012424:	4b02      	ldr	r3, [pc, #8]	; (8012430 <_write+0xc>)
 8012426:	2258      	movs	r2, #88	; 0x58
 8012428:	601a      	str	r2, [r3, #0]
 801242a:	f04f 30ff 	mov.w	r0, #4294967295
 801242e:	4770      	bx	lr
 8012430:	2000082c 	.word	0x2000082c

08012434 <_exit>:
 8012434:	e7fe      	b.n	8012434 <_exit>
	...

08012438 <_init>:
 8012438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801243a:	bf00      	nop
 801243c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801243e:	bc08      	pop	{r3}
 8012440:	469e      	mov	lr, r3
 8012442:	4770      	bx	lr

08012444 <_fini>:
 8012444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012446:	bf00      	nop
 8012448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801244a:	bc08      	pop	{r3}
 801244c:	469e      	mov	lr, r3
 801244e:	4770      	bx	lr
