<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PicNeck: C:/Users/Kirill/Documents/SEGGER Embedded Studio for ARM Projects/PicNeck_v2_FWProj/libraries/lsm6dsl/lsm6dsl_drivers.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PicNeck
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('lsm6dsl__drivers_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">lsm6dsl_drivers.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="lsm6dsl__drivers_8h_source.html">lsm6dsl_drivers.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7ad5e0d379d6cc9a6a2dff69c6df5a50"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interfaces__functions.html#ga7ad5e0d379d6cc9a6a2dff69c6df5a50">lsm6dsl_read_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:ga7ad5e0d379d6cc9a6a2dff69c6df5a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read generic device register.  <a href="group___l_s_m6_d_s_l__interfaces__functions.html#ga7ad5e0d379d6cc9a6a2dff69c6df5a50">More...</a><br /></td></tr>
<tr class="separator:ga7ad5e0d379d6cc9a6a2dff69c6df5a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf451bb4fac251559c911d462ca5e50"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interfaces__functions.html#gacbf451bb4fac251559c911d462ca5e50">lsm6dsl_write_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:gacbf451bb4fac251559c911d462ca5e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write generic device register.  <a href="group___l_s_m6_d_s_l__interfaces__functions.html#gacbf451bb4fac251559c911d462ca5e50">More...</a><br /></td></tr>
<tr class="separator:gacbf451bb4fac251559c911d462ca5e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d9c1dab44e68e3dd50033693801581"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#ga07d9c1dab44e68e3dd50033693801581">lsm6dsl_from_fs2g_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:ga07d9c1dab44e68e3dd50033693801581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2a75a6d9dd5559edba9195d3e5fbb6"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#gaab2a75a6d9dd5559edba9195d3e5fbb6">lsm6dsl_from_fs4g_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:gaab2a75a6d9dd5559edba9195d3e5fbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4a8ba9ff43269b537da78ac3cd74b1"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#gabb4a8ba9ff43269b537da78ac3cd74b1">lsm6dsl_from_fs8g_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:gabb4a8ba9ff43269b537da78ac3cd74b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f0723938963e9b47db6545bd11b063"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#gaf5f0723938963e9b47db6545bd11b063">lsm6dsl_from_fs16g_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:gaf5f0723938963e9b47db6545bd11b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561e6230db09b8c8b611fe275fcbfa3b"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#ga561e6230db09b8c8b611fe275fcbfa3b">lsm6dsl_from_fs125dps_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga561e6230db09b8c8b611fe275fcbfa3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab957dedc41d50427445d5829c078ed30"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#gab957dedc41d50427445d5829c078ed30">lsm6dsl_from_fs250dps_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:gab957dedc41d50427445d5829c078ed30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c9a7347b463bd7dc723620e9d65981"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#ga88c9a7347b463bd7dc723620e9d65981">lsm6dsl_from_fs500dps_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga88c9a7347b463bd7dc723620e9d65981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bee0480b26779bad230831f72cbd3c7"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#ga8bee0480b26779bad230831f72cbd3c7">lsm6dsl_from_fs1000dps_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga8bee0480b26779bad230831f72cbd3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51278b10b46e5b21474aa8dc4fee1c8a"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#ga51278b10b46e5b21474aa8dc4fee1c8a">lsm6dsl_from_fs2000dps_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga51278b10b46e5b21474aa8dc4fee1c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50ed0b55d4d497f65718184e0ba44b6"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensitivity.html#gaa50ed0b55d4d497f65718184e0ba44b6">lsm6dsl_from_lsb_to_celsius</a> (int16_t lsb)</td></tr>
<tr class="separator:gaa50ed0b55d4d497f65718184e0ba44b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c2bf792a0361e0c9f8b6c2d58476ea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga58c2bf792a0361e0c9f8b6c2d58476ea">lsm6dsl_xl_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga3ed2d742a8bae57d8870a1b1119c133e">lsm6dsl_fs_xl_t</a> val)</td></tr>
<tr class="memdesc:ga58c2bf792a0361e0c9f8b6c2d58476ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga58c2bf792a0361e0c9f8b6c2d58476ea">More...</a><br /></td></tr>
<tr class="separator:ga58c2bf792a0361e0c9f8b6c2d58476ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac799b84896f4d5a191b893f734c0bf89"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gac799b84896f4d5a191b893f734c0bf89">lsm6dsl_xl_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga3ed2d742a8bae57d8870a1b1119c133e">lsm6dsl_fs_xl_t</a> *val)</td></tr>
<tr class="memdesc:gac799b84896f4d5a191b893f734c0bf89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gac799b84896f4d5a191b893f734c0bf89">More...</a><br /></td></tr>
<tr class="separator:gac799b84896f4d5a191b893f734c0bf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7c85ab48a8af8f59c9a2da081bc8bd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gaee7c85ab48a8af8f59c9a2da081bc8bd">lsm6dsl_xl_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gacb745338f458add9ee1721259acf65b7">lsm6dsl_odr_xl_t</a> val)</td></tr>
<tr class="memdesc:gaee7c85ab48a8af8f59c9a2da081bc8bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer data rate selection.[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#gaee7c85ab48a8af8f59c9a2da081bc8bd">More...</a><br /></td></tr>
<tr class="separator:gaee7c85ab48a8af8f59c9a2da081bc8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785c05544d5a92b980f44fddd806fe72"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga785c05544d5a92b980f44fddd806fe72">lsm6dsl_xl_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gacb745338f458add9ee1721259acf65b7">lsm6dsl_odr_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga785c05544d5a92b980f44fddd806fe72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer data rate selection.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga785c05544d5a92b980f44fddd806fe72">More...</a><br /></td></tr>
<tr class="separator:ga785c05544d5a92b980f44fddd806fe72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9eca2bd5616fe5a711cb0fbbef87f4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga7d9eca2bd5616fe5a711cb0fbbef87f4">lsm6dsl_gy_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaf67f85f8c430000c73fc81e2283695e5">lsm6dsl_fs_g_t</a> val)</td></tr>
<tr class="memdesc:ga7d9eca2bd5616fe5a711cb0fbbef87f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope chain full-scale selection.[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga7d9eca2bd5616fe5a711cb0fbbef87f4">More...</a><br /></td></tr>
<tr class="separator:ga7d9eca2bd5616fe5a711cb0fbbef87f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59adad2f79487ebc37399802b83078ad"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga59adad2f79487ebc37399802b83078ad">lsm6dsl_gy_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaf67f85f8c430000c73fc81e2283695e5">lsm6dsl_fs_g_t</a> *val)</td></tr>
<tr class="memdesc:ga59adad2f79487ebc37399802b83078ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope chain full-scale selection.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga59adad2f79487ebc37399802b83078ad">More...</a><br /></td></tr>
<tr class="separator:ga59adad2f79487ebc37399802b83078ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a24c0b7ff2077e21f53d18b362409a5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga2a24c0b7ff2077e21f53d18b362409a5">lsm6dsl_gy_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga824bd1d722eac938c419ed8b6332ec97">lsm6dsl_odr_g_t</a> val)</td></tr>
<tr class="memdesc:ga2a24c0b7ff2077e21f53d18b362409a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope data rate selection.[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga2a24c0b7ff2077e21f53d18b362409a5">More...</a><br /></td></tr>
<tr class="separator:ga2a24c0b7ff2077e21f53d18b362409a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332b0ae088f8eb61c80261cbd3ce4ee3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga332b0ae088f8eb61c80261cbd3ce4ee3">lsm6dsl_gy_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga824bd1d722eac938c419ed8b6332ec97">lsm6dsl_odr_g_t</a> *val)</td></tr>
<tr class="memdesc:ga332b0ae088f8eb61c80261cbd3ce4ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope data rate selection.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga332b0ae088f8eb61c80261cbd3ce4ee3">More...</a><br /></td></tr>
<tr class="separator:ga332b0ae088f8eb61c80261cbd3ce4ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef13ae46fb0d96c4d42757a49ebf4f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gadcef13ae46fb0d96c4d42757a49ebf4f">lsm6dsl_block_data_update_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gadcef13ae46fb0d96c4d42757a49ebf4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#gadcef13ae46fb0d96c4d42757a49ebf4f">More...</a><br /></td></tr>
<tr class="separator:gadcef13ae46fb0d96c4d42757a49ebf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca8f09c7ba43b6b884292e03ebff26f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga2ca8f09c7ba43b6b884292e03ebff26f">lsm6dsl_block_data_update_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga2ca8f09c7ba43b6b884292e03ebff26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga2ca8f09c7ba43b6b884292e03ebff26f">More...</a><br /></td></tr>
<tr class="separator:ga2ca8f09c7ba43b6b884292e03ebff26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80c177850364adee1a157a4b0668e42"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gaa80c177850364adee1a157a4b0668e42">lsm6dsl_xl_offset_weight_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga0913340a4560db830d32116035d9effb">lsm6dsl_usr_off_w_t</a> val)</td></tr>
<tr class="memdesc:gaa80c177850364adee1a157a4b0668e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR(73h), Y_OFS_USR(74h), Z_OFS_USR(75h).[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#gaa80c177850364adee1a157a4b0668e42">More...</a><br /></td></tr>
<tr class="separator:gaa80c177850364adee1a157a4b0668e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1068862d81d04cd39f663148395d65b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gab1068862d81d04cd39f663148395d65b">lsm6dsl_xl_offset_weight_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga0913340a4560db830d32116035d9effb">lsm6dsl_usr_off_w_t</a> *val)</td></tr>
<tr class="memdesc:gab1068862d81d04cd39f663148395d65b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR(73h), Y_OFS_USR(74h), Z_OFS_USR(75h).[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gab1068862d81d04cd39f663148395d65b">More...</a><br /></td></tr>
<tr class="separator:gab1068862d81d04cd39f663148395d65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4cf058bd5e4d191ca149986aef48c12"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gaa4cf058bd5e4d191ca149986aef48c12">lsm6dsl_xl_power_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gacb014fc1f870528a947496325dfe97d5">lsm6dsl_xl_hm_mode_t</a> val)</td></tr>
<tr class="memdesc:gaa4cf058bd5e4d191ca149986aef48c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-performance operating mode for accelerometer[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#gaa4cf058bd5e4d191ca149986aef48c12">More...</a><br /></td></tr>
<tr class="separator:gaa4cf058bd5e4d191ca149986aef48c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2102bd3c51d628f4f61ae50c7e8367a6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga2102bd3c51d628f4f61ae50c7e8367a6">lsm6dsl_xl_power_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gacb014fc1f870528a947496325dfe97d5">lsm6dsl_xl_hm_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga2102bd3c51d628f4f61ae50c7e8367a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-performance operating mode for accelerometer.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga2102bd3c51d628f4f61ae50c7e8367a6">More...</a><br /></td></tr>
<tr class="separator:ga2102bd3c51d628f4f61ae50c7e8367a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd1b41056980a26032ab360bb083eb8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gacfd1b41056980a26032ab360bb083eb8">lsm6dsl_rounding_on_status_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga2234a0573be96581012d738ff86c87b4">lsm6dsl_rounding_status_t</a> val)</td></tr>
<tr class="memdesc:gacfd1b41056980a26032ab360bb083eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source register rounding function on WAKE_UP_SRC (1Bh), TAP_SRC (1Ch), D6D_SRC (1Dh), STATUS_REG (1Eh) and FUNC_SRC1 (53h) registers in the primary interface.[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#gacfd1b41056980a26032ab360bb083eb8">More...</a><br /></td></tr>
<tr class="separator:gacfd1b41056980a26032ab360bb083eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e4ecb78ad14a9c31838e1dae1de22b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gaf7e4ecb78ad14a9c31838e1dae1de22b">lsm6dsl_rounding_on_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga2234a0573be96581012d738ff86c87b4">lsm6dsl_rounding_status_t</a> *val)</td></tr>
<tr class="memdesc:gaf7e4ecb78ad14a9c31838e1dae1de22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source register rounding function on WAKE_UP_SRC (1Bh), TAP_SRC (1Ch), D6D_SRC (1Dh), STATUS_REG (1Eh) and FUNC_SRC1 (53h) registers in the primary interface.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gaf7e4ecb78ad14a9c31838e1dae1de22b">More...</a><br /></td></tr>
<tr class="separator:gaf7e4ecb78ad14a9c31838e1dae1de22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a0cf86f619698a54bd4490879df86e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga13a0cf86f619698a54bd4490879df86e">lsm6dsl_gy_power_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gae09b9a324def5c096bb286c9d52e40f0">lsm6dsl_g_hm_mode_t</a> val)</td></tr>
<tr class="memdesc:ga13a0cf86f619698a54bd4490879df86e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-performance operating mode disable for gyroscope.[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga13a0cf86f619698a54bd4490879df86e">More...</a><br /></td></tr>
<tr class="separator:ga13a0cf86f619698a54bd4490879df86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ca705157cd366de5881a8aa40f77be"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gab4ca705157cd366de5881a8aa40f77be">lsm6dsl_gy_power_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gae09b9a324def5c096bb286c9d52e40f0">lsm6dsl_g_hm_mode_t</a> *val)</td></tr>
<tr class="memdesc:gab4ca705157cd366de5881a8aa40f77be"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-performance operating mode disable for gyroscope.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gab4ca705157cd366de5881a8aa40f77be">More...</a><br /></td></tr>
<tr class="separator:gab4ca705157cd366de5881a8aa40f77be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d39bfec485a939cc8fac82f4019e63"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga51d39bfec485a939cc8fac82f4019e63">lsm6dsl_all_sources_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__all__sources__t.html">lsm6dsl_all_sources_t</a> *val)</td></tr>
<tr class="memdesc:ga51d39bfec485a939cc8fac82f4019e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all the interrupt/status flag of the device.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga51d39bfec485a939cc8fac82f4019e63">More...</a><br /></td></tr>
<tr class="separator:ga51d39bfec485a939cc8fac82f4019e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e027c8fbfc80fa1331cae00563627d3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga2e027c8fbfc80fa1331cae00563627d3">lsm6dsl_status_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__status__reg__t.html">lsm6dsl_status_reg_t</a> *val)</td></tr>
<tr class="memdesc:ga2e027c8fbfc80fa1331cae00563627d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS_REG register is read by the primary interface[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga2e027c8fbfc80fa1331cae00563627d3">More...</a><br /></td></tr>
<tr class="separator:ga2e027c8fbfc80fa1331cae00563627d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d925e0f3c6c81732eb551f2c2b7668"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gab0d925e0f3c6c81732eb551f2c2b7668">lsm6dsl_xl_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab0d925e0f3c6c81732eb551f2c2b7668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer new data available.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gab0d925e0f3c6c81732eb551f2c2b7668">More...</a><br /></td></tr>
<tr class="separator:gab0d925e0f3c6c81732eb551f2c2b7668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6031c5d7ba57c293f84446dbcfb8f6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gabc6031c5d7ba57c293f84446dbcfb8f6">lsm6dsl_gy_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gabc6031c5d7ba57c293f84446dbcfb8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope new data available.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gabc6031c5d7ba57c293f84446dbcfb8f6">More...</a><br /></td></tr>
<tr class="separator:gabc6031c5d7ba57c293f84446dbcfb8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8903ba43ad42f91af7c5846d78a721"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gacf8903ba43ad42f91af7c5846d78a721">lsm6dsl_temp_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gacf8903ba43ad42f91af7c5846d78a721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature new data available.[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gacf8903ba43ad42f91af7c5846d78a721">More...</a><br /></td></tr>
<tr class="separator:gacf8903ba43ad42f91af7c5846d78a721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c8ad0c4ca6d2762ea715dcd341a594"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#ga80c8ad0c4ca6d2762ea715dcd341a594">lsm6dsl_xl_usr_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga80c8ad0c4ca6d2762ea715dcd341a594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer axis user offset correction expressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C. The value must be in the range [-127 127].[set].  <a href="group___l_s_m6_d_s_l__data__generation.html#ga80c8ad0c4ca6d2762ea715dcd341a594">More...</a><br /></td></tr>
<tr class="separator:ga80c8ad0c4ca6d2762ea715dcd341a594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8ddbd682ffdc7b94e0d49fa03657a9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__data__generation.html#gaad8ddbd682ffdc7b94e0d49fa03657a9">lsm6dsl_xl_usr_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gaad8ddbd682ffdc7b94e0d49fa03657a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer axis user offset correction xpressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C. The value must be in the range [-127 127].[get].  <a href="group___l_s_m6_d_s_l__data__generation.html#gaad8ddbd682ffdc7b94e0d49fa03657a9">More...</a><br /></td></tr>
<tr class="separator:gaad8ddbd682ffdc7b94e0d49fa03657a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590b4d819a831fb77d9230497d9180fe"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___timestamp.html#ga590b4d819a831fb77d9230497d9180fe">lsm6dsl_timestamp_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga590b4d819a831fb77d9230497d9180fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable timestamp count. The count is saved in TIMESTAMP0_REG (40h), TIMESTAMP1_REG (41h) and TIMESTAMP2_REG (42h).[set].  <a href="group___l_s_m6_d_s_l___timestamp.html#ga590b4d819a831fb77d9230497d9180fe">More...</a><br /></td></tr>
<tr class="separator:ga590b4d819a831fb77d9230497d9180fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1650f86b1d1366472d69272c7f3a8dac"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___timestamp.html#ga1650f86b1d1366472d69272c7f3a8dac">lsm6dsl_timestamp_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga1650f86b1d1366472d69272c7f3a8dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable timestamp count. The count is saved in TIMESTAMP0_REG (40h), TIMESTAMP1_REG (41h) and TIMESTAMP2_REG (42h).[get].  <a href="group___l_s_m6_d_s_l___timestamp.html#ga1650f86b1d1366472d69272c7f3a8dac">More...</a><br /></td></tr>
<tr class="separator:ga1650f86b1d1366472d69272c7f3a8dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d47f2c0e308a30bf1c207894486ad2d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___timestamp.html#ga3d47f2c0e308a30bf1c207894486ad2d">lsm6dsl_timestamp_res_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga0c6a6abcc919ef0741ba811877e20110">lsm6dsl_timer_hr_t</a> val)</td></tr>
<tr class="memdesc:ga3d47f2c0e308a30bf1c207894486ad2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp register resolution setting. Configuration of this bit affects TIMESTAMP0_REG(40h), TIMESTAMP1_REG(41h), TIMESTAMP2_REG(42h), STEP_TIMESTAMP_L(49h), STEP_TIMESTAMP_H(4Ah) and STEP_COUNT_DELTA(15h) registers.[set].  <a href="group___l_s_m6_d_s_l___timestamp.html#ga3d47f2c0e308a30bf1c207894486ad2d">More...</a><br /></td></tr>
<tr class="separator:ga3d47f2c0e308a30bf1c207894486ad2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89404cd80d1e3c7771d9ac8abf70a597"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___timestamp.html#ga89404cd80d1e3c7771d9ac8abf70a597">lsm6dsl_timestamp_res_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga0c6a6abcc919ef0741ba811877e20110">lsm6dsl_timer_hr_t</a> *val)</td></tr>
<tr class="memdesc:ga89404cd80d1e3c7771d9ac8abf70a597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp register resolution setting. Configuration of this bit affects TIMESTAMP0_REG(40h), TIMESTAMP1_REG(41h), TIMESTAMP2_REG(42h), STEP_TIMESTAMP_L(49h), STEP_TIMESTAMP_H(4Ah) and STEP_COUNT_DELTA(15h) registers.[get].  <a href="group___l_s_m6_d_s_l___timestamp.html#ga89404cd80d1e3c7771d9ac8abf70a597">More...</a><br /></td></tr>
<tr class="separator:ga89404cd80d1e3c7771d9ac8abf70a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4acf4aeb8ff76ee1ac36271b6230d42"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___dataoutput.html#gaf4acf4aeb8ff76ee1ac36271b6230d42">lsm6dsl_rounding_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gadfddf35f5e38659afa3a4463bb9761e5">lsm6dsl_rounding_t</a> val)</td></tr>
<tr class="memdesc:gaf4acf4aeb8ff76ee1ac36271b6230d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular burst-mode (rounding) read from output registers through the primary interface.[set].  <a href="group___l_s_m6_d_s_l___dataoutput.html#gaf4acf4aeb8ff76ee1ac36271b6230d42">More...</a><br /></td></tr>
<tr class="separator:gaf4acf4aeb8ff76ee1ac36271b6230d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcd92143365b1689eed11e04e39ccdf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___dataoutput.html#gaafcd92143365b1689eed11e04e39ccdf">lsm6dsl_rounding_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gadfddf35f5e38659afa3a4463bb9761e5">lsm6dsl_rounding_t</a> *val)</td></tr>
<tr class="memdesc:gaafcd92143365b1689eed11e04e39ccdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular burst-mode (rounding) read from output registers through the primary interface.[get].  <a href="group___l_s_m6_d_s_l___dataoutput.html#gaafcd92143365b1689eed11e04e39ccdf">More...</a><br /></td></tr>
<tr class="separator:gaafcd92143365b1689eed11e04e39ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b8071c18f92c6e4d0903510e26219d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___dataoutput.html#ga14b8071c18f92c6e4d0903510e26219d">lsm6dsl_temperature_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga14b8071c18f92c6e4d0903510e26219d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data output register (r). L and H registers together express a 16-bit word in two’s complement.[get].  <a href="group___l_s_m6_d_s_l___dataoutput.html#ga14b8071c18f92c6e4d0903510e26219d">More...</a><br /></td></tr>
<tr class="separator:ga14b8071c18f92c6e4d0903510e26219d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13bbddc26515e8645550c68dfb66e28b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___dataoutput.html#ga13bbddc26515e8645550c68dfb66e28b">lsm6dsl_angular_rate_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga13bbddc26515e8645550c68dfb66e28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor. The value is expressed as a 16-bit word in two’s complement.[get].  <a href="group___l_s_m6_d_s_l___dataoutput.html#ga13bbddc26515e8645550c68dfb66e28b">More...</a><br /></td></tr>
<tr class="separator:ga13bbddc26515e8645550c68dfb66e28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1bc37436d3a7f5e560668d557ea160"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___dataoutput.html#ga6f1bc37436d3a7f5e560668d557ea160">lsm6dsl_acceleration_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga6f1bc37436d3a7f5e560668d557ea160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration output register. The value is expressed as a 16-bit word in two’s complement.[get].  <a href="group___l_s_m6_d_s_l___dataoutput.html#ga6f1bc37436d3a7f5e560668d557ea160">More...</a><br /></td></tr>
<tr class="separator:ga6f1bc37436d3a7f5e560668d557ea160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12c9366005749cbf9b6715a3d2fa1dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___dataoutput.html#gad12c9366005749cbf9b6715a3d2fa1dd">lsm6dsl_mag_calibrated_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gad12c9366005749cbf9b6715a3d2fa1dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer raw data.[get].  <a href="group___l_s_m6_d_s_l___dataoutput.html#gad12c9366005749cbf9b6715a3d2fa1dd">More...</a><br /></td></tr>
<tr class="separator:gad12c9366005749cbf9b6715a3d2fa1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672dda27c61d950f8d6b49a09d7261ce"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___dataoutput.html#ga672dda27c61d950f8d6b49a09d7261ce">lsm6dsl_fifo_raw_data_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buffer, uint8_t len)</td></tr>
<tr class="memdesc:ga672dda27c61d950f8d6b49a09d7261ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data in FIFO.[get].  <a href="group___l_s_m6_d_s_l___dataoutput.html#ga672dda27c61d950f8d6b49a09d7261ce">More...</a><br /></td></tr>
<tr class="separator:ga672dda27c61d950f8d6b49a09d7261ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c849fac54e81088b8c39484fe92fd6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga43c849fac54e81088b8c39484fe92fd6">lsm6dsl_mem_bank_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga7cbaf3b4692f0e41182ac5838c533028">lsm6dsl_func_cfg_en_t</a> val)</td></tr>
<tr class="memdesc:ga43c849fac54e81088b8c39484fe92fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers[set].  <a href="group___l_s_m6_d_s_l__common.html#ga43c849fac54e81088b8c39484fe92fd6">More...</a><br /></td></tr>
<tr class="separator:ga43c849fac54e81088b8c39484fe92fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33104525359cf590c19b391b5c3a6d5e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga33104525359cf590c19b391b5c3a6d5e">lsm6dsl_mem_bank_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga7cbaf3b4692f0e41182ac5838c533028">lsm6dsl_func_cfg_en_t</a> *val)</td></tr>
<tr class="memdesc:ga33104525359cf590c19b391b5c3a6d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers[get].  <a href="group___l_s_m6_d_s_l__common.html#ga33104525359cf590c19b391b5c3a6d5e">More...</a><br /></td></tr>
<tr class="separator:ga33104525359cf590c19b391b5c3a6d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a8894deb9fa1b2c2775bc35c004ba5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#gaf5a8894deb9fa1b2c2775bc35c004ba5">lsm6dsl_data_ready_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gab4f6dbb0aa168abea890deaef987380b">lsm6dsl_drdy_pulsed_g_t</a> val)</td></tr>
<tr class="memdesc:gaf5a8894deb9fa1b2c2775bc35c004ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode[set].  <a href="group___l_s_m6_d_s_l__common.html#gaf5a8894deb9fa1b2c2775bc35c004ba5">More...</a><br /></td></tr>
<tr class="separator:gaf5a8894deb9fa1b2c2775bc35c004ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666dcafdf6673b215d2560faf4dab081"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga666dcafdf6673b215d2560faf4dab081">lsm6dsl_data_ready_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gab4f6dbb0aa168abea890deaef987380b">lsm6dsl_drdy_pulsed_g_t</a> *val)</td></tr>
<tr class="memdesc:ga666dcafdf6673b215d2560faf4dab081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode[get].  <a href="group___l_s_m6_d_s_l__common.html#ga666dcafdf6673b215d2560faf4dab081">More...</a><br /></td></tr>
<tr class="separator:ga666dcafdf6673b215d2560faf4dab081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2895372e8ecedc223f653c8d8f2f5ef"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#gae2895372e8ecedc223f653c8d8f2f5ef">lsm6dsl_device_id_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gae2895372e8ecedc223f653c8d8f2f5ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeviceWhoamI.[get].  <a href="group___l_s_m6_d_s_l__common.html#gae2895372e8ecedc223f653c8d8f2f5ef">More...</a><br /></td></tr>
<tr class="separator:gae2895372e8ecedc223f653c8d8f2f5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86242cc33adda188d12a2a327bbd1545"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga86242cc33adda188d12a2a327bbd1545">lsm6dsl_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga86242cc33adda188d12a2a327bbd1545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers[set].  <a href="group___l_s_m6_d_s_l__common.html#ga86242cc33adda188d12a2a327bbd1545">More...</a><br /></td></tr>
<tr class="separator:ga86242cc33adda188d12a2a327bbd1545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52f831a9f16abebd7f72d689e4a5693"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#gaf52f831a9f16abebd7f72d689e4a5693">lsm6dsl_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaf52f831a9f16abebd7f72d689e4a5693"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers[get].  <a href="group___l_s_m6_d_s_l__common.html#gaf52f831a9f16abebd7f72d689e4a5693">More...</a><br /></td></tr>
<tr class="separator:gaf52f831a9f16abebd7f72d689e4a5693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ebbec6e0849f0e70fd4b59291ef1eb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga51ebbec6e0849f0e70fd4b59291ef1eb">lsm6dsl_data_format_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6a680c2983a269f7b68baf2d1d558ecb">lsm6dsl_ble_t</a> val)</td></tr>
<tr class="memdesc:ga51ebbec6e0849f0e70fd4b59291ef1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Big/Little Endian Data selection.[set].  <a href="group___l_s_m6_d_s_l__common.html#ga51ebbec6e0849f0e70fd4b59291ef1eb">More...</a><br /></td></tr>
<tr class="separator:ga51ebbec6e0849f0e70fd4b59291ef1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636aa6ae7f2a2fd946e77f659ade64a9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga636aa6ae7f2a2fd946e77f659ade64a9">lsm6dsl_data_format_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6a680c2983a269f7b68baf2d1d558ecb">lsm6dsl_ble_t</a> *val)</td></tr>
<tr class="memdesc:ga636aa6ae7f2a2fd946e77f659ade64a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Big/Little Endian Data selection.[get].  <a href="group___l_s_m6_d_s_l__common.html#ga636aa6ae7f2a2fd946e77f659ade64a9">More...</a><br /></td></tr>
<tr class="separator:ga636aa6ae7f2a2fd946e77f659ade64a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336580a2bd2784daf05b8e7eab88afb6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga336580a2bd2784daf05b8e7eab88afb6">lsm6dsl_auto_increment_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga336580a2bd2784daf05b8e7eab88afb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[set].  <a href="group___l_s_m6_d_s_l__common.html#ga336580a2bd2784daf05b8e7eab88afb6">More...</a><br /></td></tr>
<tr class="separator:ga336580a2bd2784daf05b8e7eab88afb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9673f1a0f4847c3fb9d24e7f09c5b4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga2d9673f1a0f4847c3fb9d24e7f09c5b4">lsm6dsl_auto_increment_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga2d9673f1a0f4847c3fb9d24e7f09c5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[get].  <a href="group___l_s_m6_d_s_l__common.html#ga2d9673f1a0f4847c3fb9d24e7f09c5b4">More...</a><br /></td></tr>
<tr class="separator:ga2d9673f1a0f4847c3fb9d24e7f09c5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e664a9dacfdd594bd46f39767c9fc9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga48e664a9dacfdd594bd46f39767c9fc9">lsm6dsl_boot_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga48e664a9dacfdd594bd46f39767c9fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[set].  <a href="group___l_s_m6_d_s_l__common.html#ga48e664a9dacfdd594bd46f39767c9fc9">More...</a><br /></td></tr>
<tr class="separator:ga48e664a9dacfdd594bd46f39767c9fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51bc618ccaac9205985236f0964450b8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#ga51bc618ccaac9205985236f0964450b8">lsm6dsl_boot_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga51bc618ccaac9205985236f0964450b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[get].  <a href="group___l_s_m6_d_s_l__common.html#ga51bc618ccaac9205985236f0964450b8">More...</a><br /></td></tr>
<tr class="separator:ga51bc618ccaac9205985236f0964450b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae048069a289a9bc6d326e088213462"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#gaaae048069a289a9bc6d326e088213462">lsm6dsl_xl_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga0e6ac4f9737044f594417c34a406bbf5">lsm6dsl_st_xl_t</a> val)</td></tr>
<tr class="memdesc:gaaae048069a289a9bc6d326e088213462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[set].  <a href="group___l_s_m6_d_s_l__common.html#gaaae048069a289a9bc6d326e088213462">More...</a><br /></td></tr>
<tr class="separator:gaaae048069a289a9bc6d326e088213462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad32ffa90a5ffc4c1b8286300e90b756"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#gaad32ffa90a5ffc4c1b8286300e90b756">lsm6dsl_xl_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga0e6ac4f9737044f594417c34a406bbf5">lsm6dsl_st_xl_t</a> *val)</td></tr>
<tr class="memdesc:gaad32ffa90a5ffc4c1b8286300e90b756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[get].  <a href="group___l_s_m6_d_s_l__common.html#gaad32ffa90a5ffc4c1b8286300e90b756">More...</a><br /></td></tr>
<tr class="separator:gaad32ffa90a5ffc4c1b8286300e90b756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b7b19206c0d774f132f6ecf0f9e10e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#gaf9b7b19206c0d774f132f6ecf0f9e10e">lsm6dsl_gy_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaf44dd2b3923ac0f1bb5e9863f7d819e5">lsm6dsl_st_g_t</a> val)</td></tr>
<tr class="memdesc:gaf9b7b19206c0d774f132f6ecf0f9e10e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[set].  <a href="group___l_s_m6_d_s_l__common.html#gaf9b7b19206c0d774f132f6ecf0f9e10e">More...</a><br /></td></tr>
<tr class="separator:gaf9b7b19206c0d774f132f6ecf0f9e10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ddfed30bca22fc5b8f11195ea332d1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__common.html#gaf5ddfed30bca22fc5b8f11195ea332d1">lsm6dsl_gy_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaf44dd2b3923ac0f1bb5e9863f7d819e5">lsm6dsl_st_g_t</a> *val)</td></tr>
<tr class="memdesc:gaf5ddfed30bca22fc5b8f11195ea332d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[get].  <a href="group___l_s_m6_d_s_l__common.html#gaf5ddfed30bca22fc5b8f11195ea332d1">More...</a><br /></td></tr>
<tr class="separator:gaf5ddfed30bca22fc5b8f11195ea332d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd202dd494dca1d95dfb25a9d2396c3d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__filters.html#gafd202dd494dca1d95dfb25a9d2396c3d">lsm6dsl_filter_settling_mask_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gafd202dd494dca1d95dfb25a9d2396c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[set].  <a href="group___l_s_m6_d_s_l__filters.html#gafd202dd494dca1d95dfb25a9d2396c3d">More...</a><br /></td></tr>
<tr class="separator:gafd202dd494dca1d95dfb25a9d2396c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc04d3527b28cabe6620a69deda4c21"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__filters.html#gabdc04d3527b28cabe6620a69deda4c21">lsm6dsl_filter_settling_mask_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gabdc04d3527b28cabe6620a69deda4c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[get].  <a href="group___l_s_m6_d_s_l__filters.html#gabdc04d3527b28cabe6620a69deda4c21">More...</a><br /></td></tr>
<tr class="separator:gabdc04d3527b28cabe6620a69deda4c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15167b6514feb86aa6dc36830776b52"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__filters.html#gad15167b6514feb86aa6dc36830776b52">lsm6dsl_xl_hp_path_internal_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga3c367a09d8d7ec1271850a7ced8d36ac">lsm6dsl_slope_fds_t</a> val)</td></tr>
<tr class="memdesc:gad15167b6514feb86aa6dc36830776b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[set].  <a href="group___l_s_m6_d_s_l__filters.html#gad15167b6514feb86aa6dc36830776b52">More...</a><br /></td></tr>
<tr class="separator:gad15167b6514feb86aa6dc36830776b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024d4649b143282c3a751205709cf378"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__filters.html#ga024d4649b143282c3a751205709cf378">lsm6dsl_xl_hp_path_internal_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga3c367a09d8d7ec1271850a7ced8d36ac">lsm6dsl_slope_fds_t</a> *val)</td></tr>
<tr class="memdesc:ga024d4649b143282c3a751205709cf378"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[get].  <a href="group___l_s_m6_d_s_l__filters.html#ga024d4649b143282c3a751205709cf378">More...</a><br /></td></tr>
<tr class="separator:ga024d4649b143282c3a751205709cf378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ccaad2b927c60034e04fb18c376402"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#gad8ccaad2b927c60034e04fb18c376402">lsm6dsl_xl_filter_analog_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga3bc3616320ef71f528b16ed9a92eaa5c">lsm6dsl_bw0_xl_t</a> val)</td></tr>
<tr class="memdesc:gad8ccaad2b927c60034e04fb18c376402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer analog chain bandwidth selection (only for accelerometer ODR ≥ 1.67 kHz).[set].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#gad8ccaad2b927c60034e04fb18c376402">More...</a><br /></td></tr>
<tr class="separator:gad8ccaad2b927c60034e04fb18c376402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee60f95b05fac923d4bfea70e7cb431"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga5ee60f95b05fac923d4bfea70e7cb431">lsm6dsl_xl_filter_analog_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga3bc3616320ef71f528b16ed9a92eaa5c">lsm6dsl_bw0_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga5ee60f95b05fac923d4bfea70e7cb431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer analog chain bandwidth selection (only for accelerometer ODR ≥ 1.67 kHz).[get].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga5ee60f95b05fac923d4bfea70e7cb431">More...</a><br /></td></tr>
<tr class="separator:ga5ee60f95b05fac923d4bfea70e7cb431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed527cd6429c28ec7dfbf12c1ff645f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#gafed527cd6429c28ec7dfbf12c1ff645f">lsm6dsl_xl_lp1_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa24da0c0e62decd6b935fa2abd576536">lsm6dsl_lpf1_bw_sel_t</a> val)</td></tr>
<tr class="memdesc:gafed527cd6429c28ec7dfbf12c1ff645f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer digital LPF (LPF1) bandwidth selection LPF2 is not used.[set].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#gafed527cd6429c28ec7dfbf12c1ff645f">More...</a><br /></td></tr>
<tr class="separator:gafed527cd6429c28ec7dfbf12c1ff645f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c244c4ae4eef5f63cf78b1e5802169"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga67c244c4ae4eef5f63cf78b1e5802169">lsm6dsl_xl_lp1_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa24da0c0e62decd6b935fa2abd576536">lsm6dsl_lpf1_bw_sel_t</a> *val)</td></tr>
<tr class="memdesc:ga67c244c4ae4eef5f63cf78b1e5802169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer digital LPF (LPF1) bandwidth selection LPF2 is not used.[get].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga67c244c4ae4eef5f63cf78b1e5802169">More...</a><br /></td></tr>
<tr class="separator:ga67c244c4ae4eef5f63cf78b1e5802169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7cc141f4bdc9710b1253ff5a76aedf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga5c7cc141f4bdc9710b1253ff5a76aedf">lsm6dsl_xl_lp2_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gac32772f4b1c9b105019901d796552533">lsm6dsl_input_composite_t</a> val)</td></tr>
<tr class="memdesc:ga5c7cc141f4bdc9710b1253ff5a76aedf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPF2 on outputs[set].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga5c7cc141f4bdc9710b1253ff5a76aedf">More...</a><br /></td></tr>
<tr class="separator:ga5c7cc141f4bdc9710b1253ff5a76aedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693f37589f48601cdedd5d33c1c6e9f5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga693f37589f48601cdedd5d33c1c6e9f5">lsm6dsl_xl_lp2_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gac32772f4b1c9b105019901d796552533">lsm6dsl_input_composite_t</a> *val)</td></tr>
<tr class="memdesc:ga693f37589f48601cdedd5d33c1c6e9f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPF2 on outputs[get].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga693f37589f48601cdedd5d33c1c6e9f5">More...</a><br /></td></tr>
<tr class="separator:ga693f37589f48601cdedd5d33c1c6e9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3315f7bb42b4ade20b534b29b26800b5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga3315f7bb42b4ade20b534b29b26800b5">lsm6dsl_xl_reference_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga3315f7bb42b4ade20b534b29b26800b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HP filter reference mode.[set].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga3315f7bb42b4ade20b534b29b26800b5">More...</a><br /></td></tr>
<tr class="separator:ga3315f7bb42b4ade20b534b29b26800b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8992832d013f19bf62a01509e94a7b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#gaeb8992832d013f19bf62a01509e94a7b">lsm6dsl_xl_reference_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaeb8992832d013f19bf62a01509e94a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HP filter reference mode.[get].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#gaeb8992832d013f19bf62a01509e94a7b">More...</a><br /></td></tr>
<tr class="separator:gaeb8992832d013f19bf62a01509e94a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7517b3fbe10ee1aa555fc596e05f6a13"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga7517b3fbe10ee1aa555fc596e05f6a13">lsm6dsl_xl_hp_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga68f92cc79868239b1c6fdf38345f908e">lsm6dsl_hpcf_xl_t</a> val)</td></tr>
<tr class="memdesc:ga7517b3fbe10ee1aa555fc596e05f6a13"><td class="mdescLeft">&#160;</td><td class="mdescRight">High pass/Slope on outputs.[set].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#ga7517b3fbe10ee1aa555fc596e05f6a13">More...</a><br /></td></tr>
<tr class="separator:ga7517b3fbe10ee1aa555fc596e05f6a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba116459ddc23244392ba6192e810403"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__accelerometer__filters.html#gaba116459ddc23244392ba6192e810403">lsm6dsl_xl_hp_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga68f92cc79868239b1c6fdf38345f908e">lsm6dsl_hpcf_xl_t</a> *val)</td></tr>
<tr class="memdesc:gaba116459ddc23244392ba6192e810403"><td class="mdescLeft">&#160;</td><td class="mdescRight">High pass/Slope on outputs.[get].  <a href="group___l_s_m6_d_s_l__accelerometer__filters.html#gaba116459ddc23244392ba6192e810403">More...</a><br /></td></tr>
<tr class="separator:gaba116459ddc23244392ba6192e810403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf329a89cbf3aeb73fd676adf3118d7ec"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__gyroscope__filters.html#gaf329a89cbf3aeb73fd676adf3118d7ec">lsm6dsl_gy_band_pass_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gabcd0b27a0389b2295ad3ffb1f173634a">lsm6dsl_lpf1_sel_g_t</a> val)</td></tr>
<tr class="memdesc:gaf329a89cbf3aeb73fd676adf3118d7ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope low pass path bandwidth.[set].  <a href="group___l_s_m6_d_s_l__gyroscope__filters.html#gaf329a89cbf3aeb73fd676adf3118d7ec">More...</a><br /></td></tr>
<tr class="separator:gaf329a89cbf3aeb73fd676adf3118d7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9587176ecc07a1263cf907f75902aa5b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__gyroscope__filters.html#ga9587176ecc07a1263cf907f75902aa5b">lsm6dsl_gy_band_pass_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gabcd0b27a0389b2295ad3ffb1f173634a">lsm6dsl_lpf1_sel_g_t</a> *val)</td></tr>
<tr class="memdesc:ga9587176ecc07a1263cf907f75902aa5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope low pass path bandwidth.[get].  <a href="group___l_s_m6_d_s_l__gyroscope__filters.html#ga9587176ecc07a1263cf907f75902aa5b">More...</a><br /></td></tr>
<tr class="separator:ga9587176ecc07a1263cf907f75902aa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33533e901d0c7a1e22797efb5944f7c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__serial__interface.html#gae33533e901d0c7a1e22797efb5944f7c">lsm6dsl_spi_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gae03d3acba062783447c01761a7a50372">lsm6dsl_sim_t</a> val)</td></tr>
<tr class="memdesc:gae33533e901d0c7a1e22797efb5944f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[set].  <a href="group___l_s_m6_d_s_l__serial__interface.html#gae33533e901d0c7a1e22797efb5944f7c">More...</a><br /></td></tr>
<tr class="separator:gae33533e901d0c7a1e22797efb5944f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dda73756c293038523087931355c9dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__serial__interface.html#ga3dda73756c293038523087931355c9dc">lsm6dsl_spi_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gae03d3acba062783447c01761a7a50372">lsm6dsl_sim_t</a> *val)</td></tr>
<tr class="memdesc:ga3dda73756c293038523087931355c9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[get].  <a href="group___l_s_m6_d_s_l__serial__interface.html#ga3dda73756c293038523087931355c9dc">More...</a><br /></td></tr>
<tr class="separator:ga3dda73756c293038523087931355c9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9125017b1dafb5c645c0618421520bc5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__serial__interface.html#ga9125017b1dafb5c645c0618421520bc5">lsm6dsl_i2c_interface_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gafa8867568a4747449ddcba67043c7111">lsm6dsl_i2c_disable_t</a> val)</td></tr>
<tr class="memdesc:ga9125017b1dafb5c645c0618421520bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[set].  <a href="group___l_s_m6_d_s_l__serial__interface.html#ga9125017b1dafb5c645c0618421520bc5">More...</a><br /></td></tr>
<tr class="separator:ga9125017b1dafb5c645c0618421520bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9b7b4fc5c643e4beae185e9d216b2e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__serial__interface.html#gace9b7b4fc5c643e4beae185e9d216b2e">lsm6dsl_i2c_interface_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gafa8867568a4747449ddcba67043c7111">lsm6dsl_i2c_disable_t</a> *val)</td></tr>
<tr class="memdesc:gace9b7b4fc5c643e4beae185e9d216b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[get].  <a href="group___l_s_m6_d_s_l__serial__interface.html#gace9b7b4fc5c643e4beae185e9d216b2e">More...</a><br /></td></tr>
<tr class="separator:gace9b7b4fc5c643e4beae185e9d216b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f9deb58383374a1d286d96777ca7ae"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#gaf8f9deb58383374a1d286d96777ca7ae">lsm6dsl_pin_int1_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__int1__route__t.html">lsm6dsl_int1_route_t</a> val)</td></tr>
<tr class="memdesc:gaf8f9deb58383374a1d286d96777ca7ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad[set].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#gaf8f9deb58383374a1d286d96777ca7ae">More...</a><br /></td></tr>
<tr class="separator:gaf8f9deb58383374a1d286d96777ca7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7712a77b72afc6debc6a5727a5a0ed0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#gaf7712a77b72afc6debc6a5727a5a0ed0">lsm6dsl_pin_int1_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__int1__route__t.html">lsm6dsl_int1_route_t</a> *val)</td></tr>
<tr class="memdesc:gaf7712a77b72afc6debc6a5727a5a0ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad[get].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#gaf7712a77b72afc6debc6a5727a5a0ed0">More...</a><br /></td></tr>
<tr class="separator:gaf7712a77b72afc6debc6a5727a5a0ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7168b769397e57716932f5d9400d61"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#gaae7168b769397e57716932f5d9400d61">lsm6dsl_pin_int2_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__int2__route__t.html">lsm6dsl_int2_route_t</a> val)</td></tr>
<tr class="memdesc:gaae7168b769397e57716932f5d9400d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad[set].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#gaae7168b769397e57716932f5d9400d61">More...</a><br /></td></tr>
<tr class="separator:gaae7168b769397e57716932f5d9400d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144d37031a9e1578175a0ab58d02b6a3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#ga144d37031a9e1578175a0ab58d02b6a3">lsm6dsl_pin_int2_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__int2__route__t.html">lsm6dsl_int2_route_t</a> *val)</td></tr>
<tr class="memdesc:ga144d37031a9e1578175a0ab58d02b6a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad[get].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#ga144d37031a9e1578175a0ab58d02b6a3">More...</a><br /></td></tr>
<tr class="separator:ga144d37031a9e1578175a0ab58d02b6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3087c44f426d56fb9915eb1065d15f0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#gae3087c44f426d56fb9915eb1065d15f0">lsm6dsl_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga09e20616d6fed7403f47e5108624bf91">lsm6dsl_pp_od_t</a> val)</td></tr>
<tr class="memdesc:gae3087c44f426d56fb9915eb1065d15f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[set].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#gae3087c44f426d56fb9915eb1065d15f0">More...</a><br /></td></tr>
<tr class="separator:gae3087c44f426d56fb9915eb1065d15f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361fab6aad7c48742ac49fae59683f4e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#ga361fab6aad7c48742ac49fae59683f4e">lsm6dsl_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga09e20616d6fed7403f47e5108624bf91">lsm6dsl_pp_od_t</a> *val)</td></tr>
<tr class="memdesc:ga361fab6aad7c48742ac49fae59683f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[get].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#ga361fab6aad7c48742ac49fae59683f4e">More...</a><br /></td></tr>
<tr class="separator:ga361fab6aad7c48742ac49fae59683f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1502a09f6d46db23ffbf37b3b3e8f7c5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#ga1502a09f6d46db23ffbf37b3b3e8f7c5">lsm6dsl_pin_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga56ed966b0014e1865e07346121f39843">lsm6dsl_h_lactive_t</a> val)</td></tr>
<tr class="memdesc:ga1502a09f6d46db23ffbf37b3b3e8f7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[set].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#ga1502a09f6d46db23ffbf37b3b3e8f7c5">More...</a><br /></td></tr>
<tr class="separator:ga1502a09f6d46db23ffbf37b3b3e8f7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80711174086efbc0f30464adb4f0502a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#ga80711174086efbc0f30464adb4f0502a">lsm6dsl_pin_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga56ed966b0014e1865e07346121f39843">lsm6dsl_h_lactive_t</a> *val)</td></tr>
<tr class="memdesc:ga80711174086efbc0f30464adb4f0502a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[get].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#ga80711174086efbc0f30464adb4f0502a">More...</a><br /></td></tr>
<tr class="separator:ga80711174086efbc0f30464adb4f0502a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fcf9ce06af0e68aa1185ec2e66af8a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#gad1fcf9ce06af0e68aa1185ec2e66af8a">lsm6dsl_all_on_int1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad1fcf9ce06af0e68aa1185ec2e66af8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[set].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#gad1fcf9ce06af0e68aa1185ec2e66af8a">More...</a><br /></td></tr>
<tr class="separator:gad1fcf9ce06af0e68aa1185ec2e66af8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445a9bd4b9be13ece8dfe4ff0cfee6e4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#ga445a9bd4b9be13ece8dfe4ff0cfee6e4">lsm6dsl_all_on_int1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga445a9bd4b9be13ece8dfe4ff0cfee6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[get].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#ga445a9bd4b9be13ece8dfe4ff0cfee6e4">More...</a><br /></td></tr>
<tr class="separator:ga445a9bd4b9be13ece8dfe4ff0cfee6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ef9a260562797d02a89cb58e391a85"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#ga62ef9a260562797d02a89cb58e391a85">lsm6dsl_int_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga9d92f8ebd4412e79d7d3316c5ae8b309">lsm6dsl_lir_t</a> val)</td></tr>
<tr class="memdesc:ga62ef9a260562797d02a89cb58e391a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latched/pulsed interrupt.[set].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#ga62ef9a260562797d02a89cb58e391a85">More...</a><br /></td></tr>
<tr class="separator:ga62ef9a260562797d02a89cb58e391a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa781be48ada334d8701a5c9319eb024"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__interrupt__pins.html#gaaa781be48ada334d8701a5c9319eb024">lsm6dsl_int_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga9d92f8ebd4412e79d7d3316c5ae8b309">lsm6dsl_lir_t</a> *val)</td></tr>
<tr class="memdesc:gaaa781be48ada334d8701a5c9319eb024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latched/pulsed interrupt.[get].  <a href="group___l_s_m6_d_s_l__interrupt__pins.html#gaaa781be48ada334d8701a5c9319eb024">More...</a><br /></td></tr>
<tr class="separator:gaaa781be48ada334d8701a5c9319eb024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e561f0e045ff977a256dfa0f8f919d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___wake___up__event.html#ga38e561f0e045ff977a256dfa0f8f919d">lsm6dsl_wkup_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga38e561f0e045ff977a256dfa0f8f919d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup.1 LSB = FS_XL / 64.[set].  <a href="group___l_s_m6_d_s_l___wake___up__event.html#ga38e561f0e045ff977a256dfa0f8f919d">More...</a><br /></td></tr>
<tr class="separator:ga38e561f0e045ff977a256dfa0f8f919d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2162651ec201cc1f9ca9192a9f42cd46"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___wake___up__event.html#ga2162651ec201cc1f9ca9192a9f42cd46">lsm6dsl_wkup_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga2162651ec201cc1f9ca9192a9f42cd46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup.1 LSB = FS_XL / 64.[get].  <a href="group___l_s_m6_d_s_l___wake___up__event.html#ga2162651ec201cc1f9ca9192a9f42cd46">More...</a><br /></td></tr>
<tr class="separator:ga2162651ec201cc1f9ca9192a9f42cd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13548ad15554acdf703e296b854b4b88"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___wake___up__event.html#ga13548ad15554acdf703e296b854b4b88">lsm6dsl_wkup_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga13548ad15554acdf703e296b854b4b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.1LSb = 1 / ODR[set].  <a href="group___l_s_m6_d_s_l___wake___up__event.html#ga13548ad15554acdf703e296b854b4b88">More...</a><br /></td></tr>
<tr class="separator:ga13548ad15554acdf703e296b854b4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ef422a1de339eaa3e669c64b606934"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___wake___up__event.html#gae6ef422a1de339eaa3e669c64b606934">lsm6dsl_wkup_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae6ef422a1de339eaa3e669c64b606934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.1LSb = 1 / ODR[get].  <a href="group___l_s_m6_d_s_l___wake___up__event.html#gae6ef422a1de339eaa3e669c64b606934">More...</a><br /></td></tr>
<tr class="separator:gae6ef422a1de339eaa3e669c64b606934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76ac6ded8c80c9b0831c09830ce1adb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___activity.html#gab76ac6ded8c80c9b0831c09830ce1adb">lsm6dsl_gy_sleep_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gab76ac6ded8c80c9b0831c09830ce1adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[set].  <a href="group___l_s_m6_d_s_l___activity.html#gab76ac6ded8c80c9b0831c09830ce1adb">More...</a><br /></td></tr>
<tr class="separator:gab76ac6ded8c80c9b0831c09830ce1adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62f7e5f153bbe776825a7432837e45f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___activity.html#gac62f7e5f153bbe776825a7432837e45f">lsm6dsl_gy_sleep_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac62f7e5f153bbe776825a7432837e45f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[get].  <a href="group___l_s_m6_d_s_l___activity.html#gac62f7e5f153bbe776825a7432837e45f">More...</a><br /></td></tr>
<tr class="separator:gac62f7e5f153bbe776825a7432837e45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835a46e42617391a06f4fe5eb106b567"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___activity.html#ga835a46e42617391a06f4fe5eb106b567">lsm6dsl_act_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga52a0dfa595125269c7cbb5dc879323de">lsm6dsl_inact_en_t</a> val)</td></tr>
<tr class="memdesc:ga835a46e42617391a06f4fe5eb106b567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[set].  <a href="group___l_s_m6_d_s_l___activity.html#ga835a46e42617391a06f4fe5eb106b567">More...</a><br /></td></tr>
<tr class="separator:ga835a46e42617391a06f4fe5eb106b567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5cd916c95804eba72f0087e40a5eb9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___activity.html#ga3a5cd916c95804eba72f0087e40a5eb9">lsm6dsl_act_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga52a0dfa595125269c7cbb5dc879323de">lsm6dsl_inact_en_t</a> *val)</td></tr>
<tr class="memdesc:ga3a5cd916c95804eba72f0087e40a5eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[get].  <a href="group___l_s_m6_d_s_l___activity.html#ga3a5cd916c95804eba72f0087e40a5eb9">More...</a><br /></td></tr>
<tr class="separator:ga3a5cd916c95804eba72f0087e40a5eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3c2482702657609fb9e223def89fd5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___activity.html#gace3c2482702657609fb9e223def89fd5">lsm6dsl_act_sleep_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gace3c2482702657609fb9e223def89fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode.1 LSb = 512 / ODR[set].  <a href="group___l_s_m6_d_s_l___activity.html#gace3c2482702657609fb9e223def89fd5">More...</a><br /></td></tr>
<tr class="separator:gace3c2482702657609fb9e223def89fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634cc0dca026dc4caea36d8debd774c1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___activity.html#ga634cc0dca026dc4caea36d8debd774c1">lsm6dsl_act_sleep_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga634cc0dca026dc4caea36d8debd774c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode. 1 LSb = 512 / ODR[get].  <a href="group___l_s_m6_d_s_l___activity.html#ga634cc0dca026dc4caea36d8debd774c1">More...</a><br /></td></tr>
<tr class="separator:ga634cc0dca026dc4caea36d8debd774c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2205c87894d5a741d8c2ac79c95506ee"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga2205c87894d5a741d8c2ac79c95506ee">lsm6dsl_tap_src_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__tap__src__t.html">lsm6dsl_tap_src_t</a> *val)</td></tr>
<tr class="memdesc:ga2205c87894d5a741d8c2ac79c95506ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the tap / double tap source register.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga2205c87894d5a741d8c2ac79c95506ee">More...</a><br /></td></tr>
<tr class="separator:ga2205c87894d5a741d8c2ac79c95506ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ab01c2fff33792b2a8cf8e7649c7b4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#gad8ab01c2fff33792b2a8cf8e7649c7b4">lsm6dsl_tap_detection_on_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad8ab01c2fff33792b2a8cf8e7649c7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#gad8ab01c2fff33792b2a8cf8e7649c7b4">More...</a><br /></td></tr>
<tr class="separator:gad8ab01c2fff33792b2a8cf8e7649c7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe165519142bb0d53f33b4902d36206a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#gabe165519142bb0d53f33b4902d36206a">lsm6dsl_tap_detection_on_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gabe165519142bb0d53f33b4902d36206a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#gabe165519142bb0d53f33b4902d36206a">More...</a><br /></td></tr>
<tr class="separator:gabe165519142bb0d53f33b4902d36206a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959da76cbe2e3adfabe35d74849c40ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga959da76cbe2e3adfabe35d74849c40ff">lsm6dsl_tap_detection_on_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga959da76cbe2e3adfabe35d74849c40ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga959da76cbe2e3adfabe35d74849c40ff">More...</a><br /></td></tr>
<tr class="separator:ga959da76cbe2e3adfabe35d74849c40ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2ebef56b3733be9c1de378d4fee28b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#gaca2ebef56b3733be9c1de378d4fee28b">lsm6dsl_tap_detection_on_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaca2ebef56b3733be9c1de378d4fee28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#gaca2ebef56b3733be9c1de378d4fee28b">More...</a><br /></td></tr>
<tr class="separator:gaca2ebef56b3733be9c1de378d4fee28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c3d1272fd9261e2c2e1481afc3b8ab"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#gae6c3d1272fd9261e2c2e1481afc3b8ab">lsm6dsl_tap_detection_on_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae6c3d1272fd9261e2c2e1481afc3b8ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#gae6c3d1272fd9261e2c2e1481afc3b8ab">More...</a><br /></td></tr>
<tr class="separator:gae6c3d1272fd9261e2c2e1481afc3b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3d52bb4f381151b40d3670ac870985"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga0e3d52bb4f381151b40d3670ac870985">lsm6dsl_tap_detection_on_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga0e3d52bb4f381151b40d3670ac870985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga0e3d52bb4f381151b40d3670ac870985">More...</a><br /></td></tr>
<tr class="separator:ga0e3d52bb4f381151b40d3670ac870985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93448845e11b814d4ee40faaaf349584"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga93448845e11b814d4ee40faaaf349584">lsm6dsl_tap_threshold_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga93448845e11b814d4ee40faaaf349584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for tap recognition.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga93448845e11b814d4ee40faaaf349584">More...</a><br /></td></tr>
<tr class="separator:ga93448845e11b814d4ee40faaaf349584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7088032c8835858ca124c7c7e1d8fb0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#gad7088032c8835858ca124c7c7e1d8fb0">lsm6dsl_tap_threshold_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad7088032c8835858ca124c7c7e1d8fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for tap recognition.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#gad7088032c8835858ca124c7c7e1d8fb0">More...</a><br /></td></tr>
<tr class="separator:gad7088032c8835858ca124c7c7e1d8fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b315bd1bad6bc32f8a756313a8bc611"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga8b315bd1bad6bc32f8a756313a8bc611">lsm6dsl_tap_shock_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8b315bd1bad6bc32f8a756313a8bc611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga8b315bd1bad6bc32f8a756313a8bc611">More...</a><br /></td></tr>
<tr class="separator:ga8b315bd1bad6bc32f8a756313a8bc611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2bebfacae787b06af4c853dc861a63"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga8c2bebfacae787b06af4c853dc861a63">lsm6dsl_tap_shock_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga8c2bebfacae787b06af4c853dc861a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga8c2bebfacae787b06af4c853dc861a63">More...</a><br /></td></tr>
<tr class="separator:ga8c2bebfacae787b06af4c853dc861a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093aa81d369017ec91bcd3f5f1fc5a24"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga093aa81d369017ec91bcd3f5f1fc5a24">lsm6dsl_tap_quiet_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga093aa81d369017ec91bcd3f5f1fc5a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga093aa81d369017ec91bcd3f5f1fc5a24">More...</a><br /></td></tr>
<tr class="separator:ga093aa81d369017ec91bcd3f5f1fc5a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884a3bd9602d862f5fbc420c8ecb7e99"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga884a3bd9602d862f5fbc420c8ecb7e99">lsm6dsl_tap_quiet_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga884a3bd9602d862f5fbc420c8ecb7e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga884a3bd9602d862f5fbc420c8ecb7e99">More...</a><br /></td></tr>
<tr class="separator:ga884a3bd9602d862f5fbc420c8ecb7e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa474e31a7938ef9b534828ed7bffe7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga8aa474e31a7938ef9b534828ed7bffe7">lsm6dsl_tap_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8aa474e31a7938ef9b534828ed7bffe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value,1LSB corresponds to 32*ODR_XL time.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga8aa474e31a7938ef9b534828ed7bffe7">More...</a><br /></td></tr>
<tr class="separator:ga8aa474e31a7938ef9b534828ed7bffe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377866902fc654aa8cd012ec2387cba7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga377866902fc654aa8cd012ec2387cba7">lsm6dsl_tap_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga377866902fc654aa8cd012ec2387cba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value,1LSB corresponds to 32*ODR_XL time.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga377866902fc654aa8cd012ec2387cba7">More...</a><br /></td></tr>
<tr class="separator:ga377866902fc654aa8cd012ec2387cba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8838ee54968651636dfc7c992be99603"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga8838ee54968651636dfc7c992be99603">lsm6dsl_tap_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga9a1aa13b49ecce6659b559fd0e2040f3">lsm6dsl_single_double_tap_t</a> val)</td></tr>
<tr class="memdesc:ga8838ee54968651636dfc7c992be99603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable/disable.[set].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga8838ee54968651636dfc7c992be99603">More...</a><br /></td></tr>
<tr class="separator:ga8838ee54968651636dfc7c992be99603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e4a7c075a2d34351a80c17994d79a8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tap__generator.html#ga44e4a7c075a2d34351a80c17994d79a8">lsm6dsl_tap_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga9a1aa13b49ecce6659b559fd0e2040f3">lsm6dsl_single_double_tap_t</a> *val)</td></tr>
<tr class="memdesc:ga44e4a7c075a2d34351a80c17994d79a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable/disable.[get].  <a href="group___l_s_m6_d_s_l__tap__generator.html#ga44e4a7c075a2d34351a80c17994d79a8">More...</a><br /></td></tr>
<tr class="separator:ga44e4a7c075a2d34351a80c17994d79a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8bc310644a169b529363bea76992b47"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#gaf8bc310644a169b529363bea76992b47">lsm6dsl_6d_feed_data_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa8a8490305ea22d4a7aa69e32b0ddd26">lsm6dsl_low_pass_on_6d_t</a> val)</td></tr>
<tr class="memdesc:gaf8bc310644a169b529363bea76992b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPF2 feed 6D function selection.[set].  <a href="group___l_s_m6_d_s_l__.html#gaf8bc310644a169b529363bea76992b47">More...</a><br /></td></tr>
<tr class="separator:gaf8bc310644a169b529363bea76992b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87ba9f118ad864d2a444592e47a2f92"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#gae87ba9f118ad864d2a444592e47a2f92">lsm6dsl_6d_feed_data_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa8a8490305ea22d4a7aa69e32b0ddd26">lsm6dsl_low_pass_on_6d_t</a> *val)</td></tr>
<tr class="memdesc:gae87ba9f118ad864d2a444592e47a2f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPF2 feed 6D function selection.[get].  <a href="group___l_s_m6_d_s_l__.html#gae87ba9f118ad864d2a444592e47a2f92">More...</a><br /></td></tr>
<tr class="separator:gae87ba9f118ad864d2a444592e47a2f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79179b3883b5fca1bacb14a0b721383b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#ga79179b3883b5fca1bacb14a0b721383b">lsm6dsl_6d_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6de337646012b42f18c28627865af340">lsm6dsl_sixd_ths_t</a> val)</td></tr>
<tr class="memdesc:ga79179b3883b5fca1bacb14a0b721383b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[set].  <a href="group___l_s_m6_d_s_l__.html#ga79179b3883b5fca1bacb14a0b721383b">More...</a><br /></td></tr>
<tr class="separator:ga79179b3883b5fca1bacb14a0b721383b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06026366d48f62aef9417d1c4352e9dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#ga06026366d48f62aef9417d1c4352e9dd">lsm6dsl_6d_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6de337646012b42f18c28627865af340">lsm6dsl_sixd_ths_t</a> *val)</td></tr>
<tr class="memdesc:ga06026366d48f62aef9417d1c4352e9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[get].  <a href="group___l_s_m6_d_s_l__.html#ga06026366d48f62aef9417d1c4352e9dd">More...</a><br /></td></tr>
<tr class="separator:ga06026366d48f62aef9417d1c4352e9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617c6ecbdc12e2568d6944a2578a2fb9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#ga617c6ecbdc12e2568d6944a2578a2fb9">lsm6dsl_4d_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga617c6ecbdc12e2568d6944a2578a2fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[set]  <a href="group___l_s_m6_d_s_l__.html#ga617c6ecbdc12e2568d6944a2578a2fb9">More...</a><br /></td></tr>
<tr class="separator:ga617c6ecbdc12e2568d6944a2578a2fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03a9de23b18caf7e4cbf4519269cfcc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#gad03a9de23b18caf7e4cbf4519269cfcc">lsm6dsl_4d_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad03a9de23b18caf7e4cbf4519269cfcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[get]  <a href="group___l_s_m6_d_s_l__.html#gad03a9de23b18caf7e4cbf4519269cfcc">More...</a><br /></td></tr>
<tr class="separator:gad03a9de23b18caf7e4cbf4519269cfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa718bbf6106abdf4d52d4115563547f0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__free__fall.html#gaa718bbf6106abdf4d52d4115563547f0">lsm6dsl_ff_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaa718bbf6106abdf4d52d4115563547f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event. 1LSb = 1 / ODR[set].  <a href="group___l_s_m6_d_s_l__free__fall.html#gaa718bbf6106abdf4d52d4115563547f0">More...</a><br /></td></tr>
<tr class="separator:gaa718bbf6106abdf4d52d4115563547f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fb67f08b0ebc7d3c16f1718f1ff434"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__free__fall.html#gab8fb67f08b0ebc7d3c16f1718f1ff434">lsm6dsl_ff_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab8fb67f08b0ebc7d3c16f1718f1ff434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event. 1LSb = 1 / ODR[get].  <a href="group___l_s_m6_d_s_l__free__fall.html#gab8fb67f08b0ebc7d3c16f1718f1ff434">More...</a><br /></td></tr>
<tr class="separator:gab8fb67f08b0ebc7d3c16f1718f1ff434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd90cea1fea79fefab696d42798f941"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__free__fall.html#gaabd90cea1fea79fefab696d42798f941">lsm6dsl_ff_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6810836bcdf9bc0a65b9e3a4fa72907b">lsm6dsl_ff_ths_t</a> val)</td></tr>
<tr class="memdesc:gaabd90cea1fea79fefab696d42798f941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[set].  <a href="group___l_s_m6_d_s_l__free__fall.html#gaabd90cea1fea79fefab696d42798f941">More...</a><br /></td></tr>
<tr class="separator:gaabd90cea1fea79fefab696d42798f941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863213272389e9d00e6af2deb86867b1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__free__fall.html#ga863213272389e9d00e6af2deb86867b1">lsm6dsl_ff_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6810836bcdf9bc0a65b9e3a4fa72907b">lsm6dsl_ff_ths_t</a> *val)</td></tr>
<tr class="memdesc:ga863213272389e9d00e6af2deb86867b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[get].  <a href="group___l_s_m6_d_s_l__free__fall.html#ga863213272389e9d00e6af2deb86867b1">More...</a><br /></td></tr>
<tr class="separator:ga863213272389e9d00e6af2deb86867b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb036be67eefb30b35b5d7981f5b2c6a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gadb036be67eefb30b35b5d7981f5b2c6a">lsm6dsl_fifo_watermark_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gadb036be67eefb30b35b5d7981f5b2c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#gadb036be67eefb30b35b5d7981f5b2c6a">More...</a><br /></td></tr>
<tr class="separator:gadb036be67eefb30b35b5d7981f5b2c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121304bb61774ac1f5f0eb6677ec1ee5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga121304bb61774ac1f5f0eb6677ec1ee5">lsm6dsl_fifo_watermark_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga121304bb61774ac1f5f0eb6677ec1ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga121304bb61774ac1f5f0eb6677ec1ee5">More...</a><br /></td></tr>
<tr class="separator:ga121304bb61774ac1f5f0eb6677ec1ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2a7ce4e90085e80f394ccf7c63b8c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gafba2a7ce4e90085e80f394ccf7c63b8c">lsm6dsl_fifo_data_level_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gafba2a7ce4e90085e80f394ccf7c63b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO data level.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#gafba2a7ce4e90085e80f394ccf7c63b8c">More...</a><br /></td></tr>
<tr class="separator:gafba2a7ce4e90085e80f394ccf7c63b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48133f6124bae7e7e47e5d8e01c3e9de"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga48133f6124bae7e7e47e5d8e01c3e9de">lsm6dsl_fifo_wtm_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga48133f6124bae7e7e47e5d8e01c3e9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga48133f6124bae7e7e47e5d8e01c3e9de">More...</a><br /></td></tr>
<tr class="separator:ga48133f6124bae7e7e47e5d8e01c3e9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffa8b0607764af5190c38140220642a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gadffa8b0607764af5190c38140220642a">lsm6dsl_fifo_pattern_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gadffa8b0607764af5190c38140220642a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO pattern.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#gadffa8b0607764af5190c38140220642a">More...</a><br /></td></tr>
<tr class="separator:gadffa8b0607764af5190c38140220642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7061e92bc0348ab204b66199ca9490b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gaf7061e92bc0348ab204b66199ca9490b">lsm6dsl_fifo_temp_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf7061e92bc0348ab204b66199ca9490b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batching of temperature data[set].  <a href="group___l_s_m6_d_s_l__fifo.html#gaf7061e92bc0348ab204b66199ca9490b">More...</a><br /></td></tr>
<tr class="separator:gaf7061e92bc0348ab204b66199ca9490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab239bea3ed2a96d2c0f5fbfc5369d559"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gab239bea3ed2a96d2c0f5fbfc5369d559">lsm6dsl_fifo_temp_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab239bea3ed2a96d2c0f5fbfc5369d559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batching of temperature data[get].  <a href="group___l_s_m6_d_s_l__fifo.html#gab239bea3ed2a96d2c0f5fbfc5369d559">More...</a><br /></td></tr>
<tr class="separator:gab239bea3ed2a96d2c0f5fbfc5369d559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a6da95733f21b95d60ae271c234958"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga19a6da95733f21b95d60ae271c234958">lsm6dsl_fifo_write_trigger_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa8acf5785f7abb0e723e56b51276a23c">lsm6dsl_trigger_fifo_t</a> val)</td></tr>
<tr class="memdesc:ga19a6da95733f21b95d60ae271c234958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger signal for FIFO write operation.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#ga19a6da95733f21b95d60ae271c234958">More...</a><br /></td></tr>
<tr class="separator:ga19a6da95733f21b95d60ae271c234958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993b194b148b7332650ae7eddd6f0079"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga993b194b148b7332650ae7eddd6f0079">lsm6dsl_fifo_write_trigger_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa8acf5785f7abb0e723e56b51276a23c">lsm6dsl_trigger_fifo_t</a> *val)</td></tr>
<tr class="memdesc:ga993b194b148b7332650ae7eddd6f0079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger signal for FIFO write operation.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga993b194b148b7332650ae7eddd6f0079">More...</a><br /></td></tr>
<tr class="separator:ga993b194b148b7332650ae7eddd6f0079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89530cabd961d938f7ec45585b5461a7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga89530cabd961d938f7ec45585b5461a7">lsm6dsl_fifo_pedo_and_timestamp_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga89530cabd961d938f7ec45585b5461a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer step counter and timestamp as 4th FIFO data set.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#ga89530cabd961d938f7ec45585b5461a7">More...</a><br /></td></tr>
<tr class="separator:ga89530cabd961d938f7ec45585b5461a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb3e2b4c8874574cd13a9804ea8da8f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga6fb3e2b4c8874574cd13a9804ea8da8f">lsm6dsl_fifo_pedo_and_timestamp_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga6fb3e2b4c8874574cd13a9804ea8da8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer step counter and timestamp as 4th FIFO data set.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga6fb3e2b4c8874574cd13a9804ea8da8f">More...</a><br /></td></tr>
<tr class="separator:ga6fb3e2b4c8874574cd13a9804ea8da8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1475da1b0d707e3db369c0d697c488"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gadb1475da1b0d707e3db369c0d697c488">lsm6dsl_fifo_xl_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga593429fedb5f5c8106e34aad48f39438">lsm6dsl_dec_fifo_xl_t</a> val)</td></tr>
<tr class="memdesc:gadb1475da1b0d707e3db369c0d697c488"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#gadb1475da1b0d707e3db369c0d697c488">More...</a><br /></td></tr>
<tr class="separator:gadb1475da1b0d707e3db369c0d697c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82418afbf67287142eb1f87951ddf856"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga82418afbf67287142eb1f87951ddf856">lsm6dsl_fifo_xl_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga593429fedb5f5c8106e34aad48f39438">lsm6dsl_dec_fifo_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga82418afbf67287142eb1f87951ddf856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga82418afbf67287142eb1f87951ddf856">More...</a><br /></td></tr>
<tr class="separator:ga82418afbf67287142eb1f87951ddf856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a82213d2d067f413985563e5ade8db5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga9a82213d2d067f413985563e5ade8db5">lsm6dsl_fifo_gy_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga99f0a1b5cc73498ac2c6a512d4c706d0">lsm6dsl_dec_fifo_gyro_t</a> val)</td></tr>
<tr class="memdesc:ga9a82213d2d067f413985563e5ade8db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#ga9a82213d2d067f413985563e5ade8db5">More...</a><br /></td></tr>
<tr class="separator:ga9a82213d2d067f413985563e5ade8db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf1dfbb0a6cfe176df1c674aa91979"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga46bf1dfbb0a6cfe176df1c674aa91979">lsm6dsl_fifo_gy_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga99f0a1b5cc73498ac2c6a512d4c706d0">lsm6dsl_dec_fifo_gyro_t</a> *val)</td></tr>
<tr class="memdesc:ga46bf1dfbb0a6cfe176df1c674aa91979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga46bf1dfbb0a6cfe176df1c674aa91979">More...</a><br /></td></tr>
<tr class="separator:ga46bf1dfbb0a6cfe176df1c674aa91979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383d108885bf6cddc776c4a970edd244"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga383d108885bf6cddc776c4a970edd244">lsm6dsl_fifo_dataset_3_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga78c99993964e8f27a1f215803d822a9f">lsm6dsl_dec_ds3_fifo_t</a> val)</td></tr>
<tr class="memdesc:ga383d108885bf6cddc776c4a970edd244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for third data set.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#ga383d108885bf6cddc776c4a970edd244">More...</a><br /></td></tr>
<tr class="separator:ga383d108885bf6cddc776c4a970edd244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5d6b35a19d05c29a17e01b5935015a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga9f5d6b35a19d05c29a17e01b5935015a">lsm6dsl_fifo_dataset_3_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga78c99993964e8f27a1f215803d822a9f">lsm6dsl_dec_ds3_fifo_t</a> *val)</td></tr>
<tr class="memdesc:ga9f5d6b35a19d05c29a17e01b5935015a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for third data set.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga9f5d6b35a19d05c29a17e01b5935015a">More...</a><br /></td></tr>
<tr class="separator:ga9f5d6b35a19d05c29a17e01b5935015a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906bdf4deecaf2899171430fa856a339"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga906bdf4deecaf2899171430fa856a339">lsm6dsl_fifo_dataset_4_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga755d408239bdcac3ae3e8012ebfed03e">lsm6dsl_dec_ds4_fifo_t</a> val)</td></tr>
<tr class="memdesc:ga906bdf4deecaf2899171430fa856a339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for fourth data set.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#ga906bdf4deecaf2899171430fa856a339">More...</a><br /></td></tr>
<tr class="separator:ga906bdf4deecaf2899171430fa856a339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a205a19017458bb47d8cb67a912fabe"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga7a205a19017458bb47d8cb67a912fabe">lsm6dsl_fifo_dataset_4_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga755d408239bdcac3ae3e8012ebfed03e">lsm6dsl_dec_ds4_fifo_t</a> *val)</td></tr>
<tr class="memdesc:ga7a205a19017458bb47d8cb67a912fabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for fourth data set.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga7a205a19017458bb47d8cb67a912fabe">More...</a><br /></td></tr>
<tr class="separator:ga7a205a19017458bb47d8cb67a912fabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7752fcb19e51797c95a81e6786ba4a57"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga7752fcb19e51797c95a81e6786ba4a57">lsm6dsl_fifo_xl_gy_8bit_format_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga7752fcb19e51797c95a81e6786ba4a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit data storage in FIFO.[set]  <a href="group___l_s_m6_d_s_l__fifo.html#ga7752fcb19e51797c95a81e6786ba4a57">More...</a><br /></td></tr>
<tr class="separator:ga7752fcb19e51797c95a81e6786ba4a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfb99b3ea492d75b0699f3461fdba98"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga4cfb99b3ea492d75b0699f3461fdba98">lsm6dsl_fifo_xl_gy_8bit_format_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga4cfb99b3ea492d75b0699f3461fdba98"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit data storage in FIFO.[get]  <a href="group___l_s_m6_d_s_l__fifo.html#ga4cfb99b3ea492d75b0699f3461fdba98">More...</a><br /></td></tr>
<tr class="separator:ga4cfb99b3ea492d75b0699f3461fdba98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b43a0a6424ecd64d217ee4bc7f66352"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga0b43a0a6424ecd64d217ee4bc7f66352">lsm6dsl_fifo_stop_on_wtm_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga0b43a0a6424ecd64d217ee4bc7f66352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#ga0b43a0a6424ecd64d217ee4bc7f66352">More...</a><br /></td></tr>
<tr class="separator:ga0b43a0a6424ecd64d217ee4bc7f66352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada509234ad0b468f3bebc3bdf150d7c0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gada509234ad0b468f3bebc3bdf150d7c0">lsm6dsl_fifo_stop_on_wtm_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gada509234ad0b468f3bebc3bdf150d7c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#gada509234ad0b468f3bebc3bdf150d7c0">More...</a><br /></td></tr>
<tr class="separator:gada509234ad0b468f3bebc3bdf150d7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0fc9c05ee8e282dcd69f4625551917"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga5b0fc9c05ee8e282dcd69f4625551917">lsm6dsl_fifo_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6a081c650835d01dacd1c0c7eb0474c6">lsm6dsl_fifo_mode_t</a> val)</td></tr>
<tr class="memdesc:ga5b0fc9c05ee8e282dcd69f4625551917"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#ga5b0fc9c05ee8e282dcd69f4625551917">More...</a><br /></td></tr>
<tr class="separator:ga5b0fc9c05ee8e282dcd69f4625551917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4644f08ff9088a00170e7a02a27f35"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga5d4644f08ff9088a00170e7a02a27f35">lsm6dsl_fifo_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga6a081c650835d01dacd1c0c7eb0474c6">lsm6dsl_fifo_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga5d4644f08ff9088a00170e7a02a27f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga5d4644f08ff9088a00170e7a02a27f35">More...</a><br /></td></tr>
<tr class="separator:ga5d4644f08ff9088a00170e7a02a27f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaffa96ddcc144c0dafeb9f8e409ebc6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#gafaffa96ddcc144c0dafeb9f8e409ebc6">lsm6dsl_fifo_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga4a327b2461aab330f496c18ca0db361e">lsm6dsl_odr_fifo_t</a> val)</td></tr>
<tr class="memdesc:gafaffa96ddcc144c0dafeb9f8e409ebc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO ODR selection, setting FIFO_MODE also.[set].  <a href="group___l_s_m6_d_s_l__fifo.html#gafaffa96ddcc144c0dafeb9f8e409ebc6">More...</a><br /></td></tr>
<tr class="separator:gafaffa96ddcc144c0dafeb9f8e409ebc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428a82c993636bcf8d6e39a26d94ed09"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__fifo.html#ga428a82c993636bcf8d6e39a26d94ed09">lsm6dsl_fifo_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga4a327b2461aab330f496c18ca0db361e">lsm6dsl_odr_fifo_t</a> *val)</td></tr>
<tr class="memdesc:ga428a82c993636bcf8d6e39a26d94ed09"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO ODR selection, setting FIFO_MODE also.[get].  <a href="group___l_s_m6_d_s_l__fifo.html#ga428a82c993636bcf8d6e39a26d94ed09">More...</a><br /></td></tr>
<tr class="separator:ga428a82c993636bcf8d6e39a26d94ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e96aee1138cf6025951f97e8d5fa699"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga7e96aee1138cf6025951f97e8d5fa699">lsm6dsl_den_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga180d902d2c827edab82ac5f7297dc7ff">lsm6dsl_den_lh_t</a> val)</td></tr>
<tr class="memdesc:ga7e96aee1138cf6025951f97e8d5fa699"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[set].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga7e96aee1138cf6025951f97e8d5fa699">More...</a><br /></td></tr>
<tr class="separator:ga7e96aee1138cf6025951f97e8d5fa699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580be231ecc53936daf7a9990bd0674e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga580be231ecc53936daf7a9990bd0674e">lsm6dsl_den_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga180d902d2c827edab82ac5f7297dc7ff">lsm6dsl_den_lh_t</a> *val)</td></tr>
<tr class="memdesc:ga580be231ecc53936daf7a9990bd0674e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[get].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga580be231ecc53936daf7a9990bd0674e">More...</a><br /></td></tr>
<tr class="separator:ga580be231ecc53936daf7a9990bd0674e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd1555ac643818f318605a67d2874b0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#gabcd1555ac643818f318605a67d2874b0">lsm6dsl_den_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga2a3fcfa2de702ee1c4739ad8060eff02">lsm6dsl_den_mode_t</a> val)</td></tr>
<tr class="memdesc:gabcd1555ac643818f318605a67d2874b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode[set].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#gabcd1555ac643818f318605a67d2874b0">More...</a><br /></td></tr>
<tr class="separator:gabcd1555ac643818f318605a67d2874b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ceab8fe24f909b6fba1ee20fa6ab245"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga1ceab8fe24f909b6fba1ee20fa6ab245">lsm6dsl_den_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga2a3fcfa2de702ee1c4739ad8060eff02">lsm6dsl_den_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga1ceab8fe24f909b6fba1ee20fa6ab245"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode[get].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga1ceab8fe24f909b6fba1ee20fa6ab245">More...</a><br /></td></tr>
<tr class="separator:ga1ceab8fe24f909b6fba1ee20fa6ab245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb205468ef988657030bdfbb6e8310"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga40eb205468ef988657030bdfbb6e8310">lsm6dsl_den_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga075d4e3505d71e0dd0f6d41aad8245aa">lsm6dsl_den_xl_en_t</a> val)</td></tr>
<tr class="memdesc:ga40eb205468ef988657030bdfbb6e8310"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extend DEN functionality to accelerometer sensor.[set].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga40eb205468ef988657030bdfbb6e8310">More...</a><br /></td></tr>
<tr class="separator:ga40eb205468ef988657030bdfbb6e8310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfc59e518114f0812c12c5d98515bc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga1ddfc59e518114f0812c12c5d98515bc">lsm6dsl_den_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga075d4e3505d71e0dd0f6d41aad8245aa">lsm6dsl_den_xl_en_t</a> *val)</td></tr>
<tr class="memdesc:ga1ddfc59e518114f0812c12c5d98515bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extend DEN functionality to accelerometer sensor. [get].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga1ddfc59e518114f0812c12c5d98515bc">More...</a><br /></td></tr>
<tr class="separator:ga1ddfc59e518114f0812c12c5d98515bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6091449d09163e6656e4e8fa027d8f7b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga6091449d09163e6656e4e8fa027d8f7b">lsm6dsl_den_mark_axis_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga6091449d09163e6656e4e8fa027d8f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[set].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga6091449d09163e6656e4e8fa027d8f7b">More...</a><br /></td></tr>
<tr class="separator:ga6091449d09163e6656e4e8fa027d8f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f499f9cb9134e5f82e0a9d7bf8c4129"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga4f499f9cb9134e5f82e0a9d7bf8c4129">lsm6dsl_den_mark_axis_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga4f499f9cb9134e5f82e0a9d7bf8c4129"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[get].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga4f499f9cb9134e5f82e0a9d7bf8c4129">More...</a><br /></td></tr>
<tr class="separator:ga4f499f9cb9134e5f82e0a9d7bf8c4129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ee54bac52dd86f930fd2a64c13deeb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga34ee54bac52dd86f930fd2a64c13deeb">lsm6dsl_den_mark_axis_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga34ee54bac52dd86f930fd2a64c13deeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[set].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga34ee54bac52dd86f930fd2a64c13deeb">More...</a><br /></td></tr>
<tr class="separator:ga34ee54bac52dd86f930fd2a64c13deeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d451eddd3ca3c1a5eb623e7af46895"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga79d451eddd3ca3c1a5eb623e7af46895">lsm6dsl_den_mark_axis_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga79d451eddd3ca3c1a5eb623e7af46895"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[get].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga79d451eddd3ca3c1a5eb623e7af46895">More...</a><br /></td></tr>
<tr class="separator:ga79d451eddd3ca3c1a5eb623e7af46895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75abcc271affacfd28708653733b6cf6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga75abcc271affacfd28708653733b6cf6">lsm6dsl_den_mark_axis_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga75abcc271affacfd28708653733b6cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[set].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga75abcc271affacfd28708653733b6cf6">More...</a><br /></td></tr>
<tr class="separator:ga75abcc271affacfd28708653733b6cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8dccfd5253dabf1a82ded9497d547d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga7a8dccfd5253dabf1a82ded9497d547d">lsm6dsl_den_mark_axis_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7a8dccfd5253dabf1a82ded9497d547d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[get].  <a href="group___l_s_m6_d_s_l___d_e_n__functionality.html#ga7a8dccfd5253dabf1a82ded9497d547d">More...</a><br /></td></tr>
<tr class="separator:ga7a8dccfd5253dabf1a82ded9497d547d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1257536cde49607ec0657282663b09be"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga1257536cde49607ec0657282663b09be">lsm6dsl_pedo_step_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga1257536cde49607ec0657282663b09be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset pedometer step counter.[set].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga1257536cde49607ec0657282663b09be">More...</a><br /></td></tr>
<tr class="separator:ga1257536cde49607ec0657282663b09be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1d853417411738067dfd1e76e404eb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga7f1d853417411738067dfd1e76e404eb">lsm6dsl_pedo_step_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7f1d853417411738067dfd1e76e404eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset pedometer step counter.[get].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga7f1d853417411738067dfd1e76e404eb">More...</a><br /></td></tr>
<tr class="separator:ga7f1d853417411738067dfd1e76e404eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd841ea457821c4587d8cc839c25918"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga5fd841ea457821c4587d8cc839c25918">lsm6dsl_pedo_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga5fd841ea457821c4587d8cc839c25918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer algorithm.[set].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga5fd841ea457821c4587d8cc839c25918">More...</a><br /></td></tr>
<tr class="separator:ga5fd841ea457821c4587d8cc839c25918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1c07df53d69c75f94901b92d8bb0ae"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga8e1c07df53d69c75f94901b92d8bb0ae">lsm6dsl_pedo_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga8e1c07df53d69c75f94901b92d8bb0ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">pedo_sens: Enable pedometer algorithm.[get]  <a href="group___l_s_m6_d_s_l___pedometer.html#ga8e1c07df53d69c75f94901b92d8bb0ae">More...</a><br /></td></tr>
<tr class="separator:ga8e1c07df53d69c75f94901b92d8bb0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c991a094f61230715148882ee66177b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga3c991a094f61230715148882ee66177b">lsm6dsl_pedo_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga3c991a094f61230715148882ee66177b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum threshold to detect a peak. Default is 10h.[set].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga3c991a094f61230715148882ee66177b">More...</a><br /></td></tr>
<tr class="separator:ga3c991a094f61230715148882ee66177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea10678941aebea4391848995803218b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#gaea10678941aebea4391848995803218b">lsm6dsl_pedo_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaea10678941aebea4391848995803218b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum threshold to detect a peak. Default is 10h.[get].  <a href="group___l_s_m6_d_s_l___pedometer.html#gaea10678941aebea4391848995803218b">More...</a><br /></td></tr>
<tr class="separator:gaea10678941aebea4391848995803218b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcff58f8aa4fda1d1b9983326ba59d4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga9fcff58f8aa4fda1d1b9983326ba59d4">lsm6dsl_pedo_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga9142afbcbfadf21c0d0c827d686c0873">lsm6dsl_pedo_fs_t</a> val)</td></tr>
<tr class="memdesc:ga9fcff58f8aa4fda1d1b9983326ba59d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">pedo_full_scale: Pedometer data range.[set]  <a href="group___l_s_m6_d_s_l___pedometer.html#ga9fcff58f8aa4fda1d1b9983326ba59d4">More...</a><br /></td></tr>
<tr class="separator:ga9fcff58f8aa4fda1d1b9983326ba59d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0872e9eb9ed5a5dcbff10876bfdebf93"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga0872e9eb9ed5a5dcbff10876bfdebf93">lsm6dsl_pedo_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga9142afbcbfadf21c0d0c827d686c0873">lsm6dsl_pedo_fs_t</a> *val)</td></tr>
<tr class="memdesc:ga0872e9eb9ed5a5dcbff10876bfdebf93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer data range.[get].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga0872e9eb9ed5a5dcbff10876bfdebf93">More...</a><br /></td></tr>
<tr class="separator:ga0872e9eb9ed5a5dcbff10876bfdebf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d92073f0d0548248226331e41e4ca07"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga0d92073f0d0548248226331e41e4ca07">lsm6dsl_pedo_debounce_steps_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga0d92073f0d0548248226331e41e4ca07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[set].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga0d92073f0d0548248226331e41e4ca07">More...</a><br /></td></tr>
<tr class="separator:ga0d92073f0d0548248226331e41e4ca07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ae8ff64c8061f9c28b016a0fd270d0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#gab1ae8ff64c8061f9c28b016a0fd270d0">lsm6dsl_pedo_debounce_steps_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab1ae8ff64c8061f9c28b016a0fd270d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[get].  <a href="group___l_s_m6_d_s_l___pedometer.html#gab1ae8ff64c8061f9c28b016a0fd270d0">More...</a><br /></td></tr>
<tr class="separator:gab1ae8ff64c8061f9c28b016a0fd270d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e341bde90a6ab48b0ca43b88e7feae4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga3e341bde90a6ab48b0ca43b88e7feae4">lsm6dsl_pedo_timeout_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga3e341bde90a6ab48b0ca43b88e7feae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debounce time. If the time between two consecutive steps is greater than DEB_TIME*80ms, the debouncer is reactivated. Default value: 01101[set].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga3e341bde90a6ab48b0ca43b88e7feae4">More...</a><br /></td></tr>
<tr class="separator:ga3e341bde90a6ab48b0ca43b88e7feae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4b37b0cd8a27a53c6ecfa40cb67b60"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#gadb4b37b0cd8a27a53c6ecfa40cb67b60">lsm6dsl_pedo_timeout_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gadb4b37b0cd8a27a53c6ecfa40cb67b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debounce time. If the time between two consecutive steps is greater than DEB_TIME*80ms, the debouncer is reactivated. Default value: 01101[get].  <a href="group___l_s_m6_d_s_l___pedometer.html#gadb4b37b0cd8a27a53c6ecfa40cb67b60">More...</a><br /></td></tr>
<tr class="separator:gadb4b37b0cd8a27a53c6ecfa40cb67b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a5cb027783981bf6081484d6972e72"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#ga95a5cb027783981bf6081484d6972e72">lsm6dsl_pedo_steps_period_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga95a5cb027783981bf6081484d6972e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[set].  <a href="group___l_s_m6_d_s_l___pedometer.html#ga95a5cb027783981bf6081484d6972e72">More...</a><br /></td></tr>
<tr class="separator:ga95a5cb027783981bf6081484d6972e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad982085d6554a5605bb98236827bbec8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___pedometer.html#gad982085d6554a5605bb98236827bbec8">lsm6dsl_pedo_steps_period_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gad982085d6554a5605bb98236827bbec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[get].  <a href="group___l_s_m6_d_s_l___pedometer.html#gad982085d6554a5605bb98236827bbec8">More...</a><br /></td></tr>
<tr class="separator:gad982085d6554a5605bb98236827bbec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b1a7dcdd10dc19612ba45afd2e35eb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__significant__motion.html#ga97b1a7dcdd10dc19612ba45afd2e35eb">lsm6dsl_motion_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga97b1a7dcdd10dc19612ba45afd2e35eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable significant motion detection function.[set].  <a href="group___l_s_m6_d_s_l__significant__motion.html#ga97b1a7dcdd10dc19612ba45afd2e35eb">More...</a><br /></td></tr>
<tr class="separator:ga97b1a7dcdd10dc19612ba45afd2e35eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a556791f150fdad8ff396ff57ea688"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__significant__motion.html#ga83a556791f150fdad8ff396ff57ea688">lsm6dsl_motion_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga83a556791f150fdad8ff396ff57ea688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable significant motion detection function.[get].  <a href="group___l_s_m6_d_s_l__significant__motion.html#ga83a556791f150fdad8ff396ff57ea688">More...</a><br /></td></tr>
<tr class="separator:ga83a556791f150fdad8ff396ff57ea688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e01c4d132877e675cd0cbe113a5830"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__significant__motion.html#ga79e01c4d132877e675cd0cbe113a5830">lsm6dsl_motion_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga79e01c4d132877e675cd0cbe113a5830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Significant motion threshold.[set].  <a href="group___l_s_m6_d_s_l__significant__motion.html#ga79e01c4d132877e675cd0cbe113a5830">More...</a><br /></td></tr>
<tr class="separator:ga79e01c4d132877e675cd0cbe113a5830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833d3336e424264b40f4689e4cb6093e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__significant__motion.html#ga833d3336e424264b40f4689e4cb6093e">lsm6dsl_motion_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga833d3336e424264b40f4689e4cb6093e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Significant motion threshold.[get].  <a href="group___l_s_m6_d_s_l__significant__motion.html#ga833d3336e424264b40f4689e4cb6093e">More...</a><br /></td></tr>
<tr class="separator:ga833d3336e424264b40f4689e4cb6093e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb7aab875ac73e8852961ebe6c7ff56"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#gafbb7aab875ac73e8852961ebe6c7ff56">lsm6dsl_tilt_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gafbb7aab875ac73e8852961ebe6c7ff56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[set].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#gafbb7aab875ac73e8852961ebe6c7ff56">More...</a><br /></td></tr>
<tr class="separator:gafbb7aab875ac73e8852961ebe6c7ff56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa820c8b461fbcef39713ddc8671a1b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#ga9fa820c8b461fbcef39713ddc8671a1b">lsm6dsl_tilt_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga9fa820c8b461fbcef39713ddc8671a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[get].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#ga9fa820c8b461fbcef39713ddc8671a1b">More...</a><br /></td></tr>
<tr class="separator:ga9fa820c8b461fbcef39713ddc8671a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed2bd63942c046b6be69da5cdd26a0a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#ga6ed2bd63942c046b6be69da5cdd26a0a">lsm6dsl_wrist_tilt_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga6ed2bd63942c046b6be69da5cdd26a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[set].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#ga6ed2bd63942c046b6be69da5cdd26a0a">More...</a><br /></td></tr>
<tr class="separator:ga6ed2bd63942c046b6be69da5cdd26a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777a1a5bb3975b846ee7e85014c7ffa9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#ga777a1a5bb3975b846ee7e85014c7ffa9">lsm6dsl_wrist_tilt_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga777a1a5bb3975b846ee7e85014c7ffa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[get].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#ga777a1a5bb3975b846ee7e85014c7ffa9">More...</a><br /></td></tr>
<tr class="separator:ga777a1a5bb3975b846ee7e85014c7ffa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0880ff2e7fc0e9031ed88af3bf005bc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#gaa0880ff2e7fc0e9031ed88af3bf005bc">lsm6dsl_tilt_latency_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gaa0880ff2e7fc0e9031ed88af3bf005bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute Wrist Tilt latency register (r/w). Absolute wrist tilt latency parameters. 1 LSB = 40 ms. Default value: 0Fh (600 ms).[set].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#gaa0880ff2e7fc0e9031ed88af3bf005bc">More...</a><br /></td></tr>
<tr class="separator:gaa0880ff2e7fc0e9031ed88af3bf005bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6d6b12b5c8c1977f08ea21d3396997"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#ga6e6d6b12b5c8c1977f08ea21d3396997">lsm6dsl_tilt_latency_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga6e6d6b12b5c8c1977f08ea21d3396997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute Wrist Tilt latency register (r/w). Absolute wrist tilt latency parameters. 1 LSB = 40 ms. Default value: 0Fh (600 ms).[get].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#ga6e6d6b12b5c8c1977f08ea21d3396997">More...</a><br /></td></tr>
<tr class="separator:ga6e6d6b12b5c8c1977f08ea21d3396997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a6d6a3bcd4ff2a6c3804d9d92f8ce6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#ga68a6d6a3bcd4ff2a6c3804d9d92f8ce6">lsm6dsl_tilt_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga68a6d6a3bcd4ff2a6c3804d9d92f8ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute Wrist Tilt threshold register(r/w). Absolute wrist tilt threshold parameters. 1 LSB = 15.625 mg.Default value: 20h (500 mg).[set].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#ga68a6d6a3bcd4ff2a6c3804d9d92f8ce6">More...</a><br /></td></tr>
<tr class="separator:ga68a6d6a3bcd4ff2a6c3804d9d92f8ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06aa2b680b48f8ce78c6b33c08253a9b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#ga06aa2b680b48f8ce78c6b33c08253a9b">lsm6dsl_tilt_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga06aa2b680b48f8ce78c6b33c08253a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute Wrist Tilt threshold register(r/w). Absolute wrist tilt threshold parameters. 1 LSB = 15.625 mg.Default value: 20h (500 mg).[get].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#ga06aa2b680b48f8ce78c6b33c08253a9b">More...</a><br /></td></tr>
<tr class="separator:ga06aa2b680b48f8ce78c6b33c08253a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a28619a174d6d124467d04ddda9582"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#gad8a28619a174d6d124467d04ddda9582">lsm6dsl_tilt_src_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__a__wrist__tilt__mask__t.html">lsm6dsl_a_wrist_tilt_mask_t</a> *val)</td></tr>
<tr class="memdesc:gad8a28619a174d6d124467d04ddda9582"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute Wrist Tilt mask register (r/w).[set].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#gad8a28619a174d6d124467d04ddda9582">More...</a><br /></td></tr>
<tr class="separator:gad8a28619a174d6d124467d04ddda9582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab349170c06c2c32fcfd23803bcbca8c5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__tilt__detection.html#gab349170c06c2c32fcfd23803bcbca8c5">lsm6dsl_tilt_src_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__a__wrist__tilt__mask__t.html">lsm6dsl_a_wrist_tilt_mask_t</a> *val)</td></tr>
<tr class="memdesc:gab349170c06c2c32fcfd23803bcbca8c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute Wrist Tilt mask register (r/w).[get].  <a href="group___l_s_m6_d_s_l__tilt__detection.html#gab349170c06c2c32fcfd23803bcbca8c5">More...</a><br /></td></tr>
<tr class="separator:gab349170c06c2c32fcfd23803bcbca8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de9c27ff801fc3f87ed5a8e54dae768"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#ga2de9c27ff801fc3f87ed5a8e54dae768">lsm6dsl_mag_soft_iron_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga2de9c27ff801fc3f87ed5a8e54dae768"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable soft-iron correction algorithm for magnetometer.[set].  <a href="group___l_s_m6_d_s_l__.html#ga2de9c27ff801fc3f87ed5a8e54dae768">More...</a><br /></td></tr>
<tr class="separator:ga2de9c27ff801fc3f87ed5a8e54dae768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ae9848d6901193efd21bf71427a266"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#gac7ae9848d6901193efd21bf71427a266">lsm6dsl_mag_soft_iron_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac7ae9848d6901193efd21bf71427a266"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable soft-iron correction algorithm for magnetometer.[get].  <a href="group___l_s_m6_d_s_l__.html#gac7ae9848d6901193efd21bf71427a266">More...</a><br /></td></tr>
<tr class="separator:gac7ae9848d6901193efd21bf71427a266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ef9bf067fccdc37503fed57733f7dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#gad3ef9bf067fccdc37503fed57733f7dc">lsm6dsl_mag_hard_iron_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad3ef9bf067fccdc37503fed57733f7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable hard-iron correction algorithm for magnetometer.[set].  <a href="group___l_s_m6_d_s_l__.html#gad3ef9bf067fccdc37503fed57733f7dc">More...</a><br /></td></tr>
<tr class="separator:gad3ef9bf067fccdc37503fed57733f7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bc3b4ccc1d9295164b5eeb9dd234ab"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#ga53bc3b4ccc1d9295164b5eeb9dd234ab">lsm6dsl_mag_hard_iron_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga53bc3b4ccc1d9295164b5eeb9dd234ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable hard-iron correction algorithm for magnetometer.[get].  <a href="group___l_s_m6_d_s_l__.html#ga53bc3b4ccc1d9295164b5eeb9dd234ab">More...</a><br /></td></tr>
<tr class="separator:ga53bc3b4ccc1d9295164b5eeb9dd234ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e83be2039b4da2d026c89d9ebf8d44"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#ga20e83be2039b4da2d026c89d9ebf8d44">lsm6dsl_mag_soft_iron_mat_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga20e83be2039b4da2d026c89d9ebf8d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft iron 3x3 matrix. Value are expressed in sign-module format. (Es. SVVVVVVVb where S is the sign 0/+1/- and V is the value).[set].  <a href="group___l_s_m6_d_s_l__.html#ga20e83be2039b4da2d026c89d9ebf8d44">More...</a><br /></td></tr>
<tr class="separator:ga20e83be2039b4da2d026c89d9ebf8d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdf8ea4c75e490f4834beca8a8480f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#ga4fdf8ea4c75e490f4834beca8a8480f3">lsm6dsl_mag_soft_iron_mat_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga4fdf8ea4c75e490f4834beca8a8480f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft iron 3x3 matrix. Value are expressed in sign-module format. (Es. SVVVVVVVb where S is the sign 0/+1/- and V is the value).[get].  <a href="group___l_s_m6_d_s_l__.html#ga4fdf8ea4c75e490f4834beca8a8480f3">More...</a><br /></td></tr>
<tr class="separator:ga4fdf8ea4c75e490f4834beca8a8480f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada59a90881d9eacd207391542ea2aac1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#gada59a90881d9eacd207391542ea2aac1">lsm6dsl_mag_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gada59a90881d9eacd207391542ea2aac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two’s complement.[set].  <a href="group___l_s_m6_d_s_l__.html#gada59a90881d9eacd207391542ea2aac1">More...</a><br /></td></tr>
<tr class="separator:gada59a90881d9eacd207391542ea2aac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ab277fb039440e0ff3787121c041e3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l__.html#gaa6ab277fb039440e0ff3787121c041e3">lsm6dsl_mag_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gaa6ab277fb039440e0ff3787121c041e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register(r/w). The value is expressed as a 16-bit word in two’s complement.[get].  <a href="group___l_s_m6_d_s_l__.html#gaa6ab277fb039440e0ff3787121c041e3">More...</a><br /></td></tr>
<tr class="separator:gaa6ab277fb039440e0ff3787121c041e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13f4138ac48abf58518d0b8d7f57ace"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gaf13f4138ac48abf58518d0b8d7f57ace">lsm6dsl_func_en_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf13f4138ac48abf58518d0b8d7f57ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable function.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gaf13f4138ac48abf58518d0b8d7f57ace">More...</a><br /></td></tr>
<tr class="separator:gaf13f4138ac48abf58518d0b8d7f57ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e4242f549864aa40bab933110b0b18"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga75e4242f549864aa40bab933110b0b18">lsm6dsl_sh_sync_sens_frame_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga75e4242f549864aa40bab933110b0b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor synchronization time frame with the step of 500 ms and full range of 5s. Unsigned 8-bit.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga75e4242f549864aa40bab933110b0b18">More...</a><br /></td></tr>
<tr class="separator:ga75e4242f549864aa40bab933110b0b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f7f234c15bb224dfdb4a53a444f856"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga60f7f234c15bb224dfdb4a53a444f856">lsm6dsl_sh_sync_sens_frame_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga60f7f234c15bb224dfdb4a53a444f856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor synchronization time frame with the step of 500 ms and full range of 5s. Unsigned 8-bit.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga60f7f234c15bb224dfdb4a53a444f856">More...</a><br /></td></tr>
<tr class="separator:ga60f7f234c15bb224dfdb4a53a444f856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b09cc74dc3c7d46a0eb267377b86b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga4d3b09cc74dc3c7d46a0eb267377b86b">lsm6dsl_sh_sync_sens_ratio_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gab1abda21271fa9abc57008e81e9c21d0">lsm6dsl_rr_t</a> val)</td></tr>
<tr class="memdesc:ga4d3b09cc74dc3c7d46a0eb267377b86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolution ratio of error code for sensor synchronization.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga4d3b09cc74dc3c7d46a0eb267377b86b">More...</a><br /></td></tr>
<tr class="separator:ga4d3b09cc74dc3c7d46a0eb267377b86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb976b6d41ca4cf18739287639e5156"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga3bb976b6d41ca4cf18739287639e5156">lsm6dsl_sh_sync_sens_ratio_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gab1abda21271fa9abc57008e81e9c21d0">lsm6dsl_rr_t</a> *val)</td></tr>
<tr class="memdesc:ga3bb976b6d41ca4cf18739287639e5156"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolution ratio of error code for sensor synchronization.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga3bb976b6d41ca4cf18739287639e5156">More...</a><br /></td></tr>
<tr class="separator:ga3bb976b6d41ca4cf18739287639e5156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7684d241c2599084c596c5224f47527"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gaa7684d241c2599084c596c5224f47527">lsm6dsl_sh_master_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaa7684d241c2599084c596c5224f47527"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gaa7684d241c2599084c596c5224f47527">More...</a><br /></td></tr>
<tr class="separator:gaa7684d241c2599084c596c5224f47527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbaa420dc26cc530f4387c7405008c22"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gacbaa420dc26cc530f4387c7405008c22">lsm6dsl_sh_master_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gacbaa420dc26cc530f4387c7405008c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gacbaa420dc26cc530f4387c7405008c22">More...</a><br /></td></tr>
<tr class="separator:gacbaa420dc26cc530f4387c7405008c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3893ed07fab8227a52d6dc171718e3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga9a3893ed07fab8227a52d6dc171718e3">lsm6dsl_sh_pass_through_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga9a3893ed07fab8227a52d6dc171718e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga9a3893ed07fab8227a52d6dc171718e3">More...</a><br /></td></tr>
<tr class="separator:ga9a3893ed07fab8227a52d6dc171718e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b78ee2837f1fc68bd92e8d13ca603"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gacb6b78ee2837f1fc68bd92e8d13ca603">lsm6dsl_sh_pass_through_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gacb6b78ee2837f1fc68bd92e8d13ca603"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gacb6b78ee2837f1fc68bd92e8d13ca603">More...</a><br /></td></tr>
<tr class="separator:gacb6b78ee2837f1fc68bd92e8d13ca603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a0c0eb59fd5ab33b121822771279ee"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gae6a0c0eb59fd5ab33b121822771279ee">lsm6dsl_sh_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga5f32d82f8d1e10c72ba6c25d7aaa8d1f">lsm6dsl_pull_up_en_t</a> val)</td></tr>
<tr class="memdesc:gae6a0c0eb59fd5ab33b121822771279ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable/disable.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gae6a0c0eb59fd5ab33b121822771279ee">More...</a><br /></td></tr>
<tr class="separator:gae6a0c0eb59fd5ab33b121822771279ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9267064a13fb4335d2b2701e17ec23"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga2b9267064a13fb4335d2b2701e17ec23">lsm6dsl_sh_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga5f32d82f8d1e10c72ba6c25d7aaa8d1f">lsm6dsl_pull_up_en_t</a> *val)</td></tr>
<tr class="memdesc:ga2b9267064a13fb4335d2b2701e17ec23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable/disable.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga2b9267064a13fb4335d2b2701e17ec23">More...</a><br /></td></tr>
<tr class="separator:ga2b9267064a13fb4335d2b2701e17ec23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cff892c6d86aaae27311343f8bf8b9a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga9cff892c6d86aaae27311343f8bf8b9a">lsm6dsl_sh_syncro_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa0827bb2d650fcfbdb4bd4ec97732075">lsm6dsl_start_config_t</a> val)</td></tr>
<tr class="memdesc:ga9cff892c6d86aaae27311343f8bf8b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga9cff892c6d86aaae27311343f8bf8b9a">More...</a><br /></td></tr>
<tr class="separator:ga9cff892c6d86aaae27311343f8bf8b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145cf7ad53b0cdbea0ca41f1ef6b49c5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga145cf7ad53b0cdbea0ca41f1ef6b49c5">lsm6dsl_sh_syncro_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa0827bb2d650fcfbdb4bd4ec97732075">lsm6dsl_start_config_t</a> *val)</td></tr>
<tr class="memdesc:ga145cf7ad53b0cdbea0ca41f1ef6b49c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga145cf7ad53b0cdbea0ca41f1ef6b49c5">More...</a><br /></td></tr>
<tr class="separator:ga145cf7ad53b0cdbea0ca41f1ef6b49c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf632ebb021a08719aa2ec2ae04ada39f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gaf632ebb021a08719aa2ec2ae04ada39f">lsm6dsl_sh_drdy_on_int1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf632ebb021a08719aa2ec2ae04ada39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manage the Master DRDY signal on INT1 pad.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gaf632ebb021a08719aa2ec2ae04ada39f">More...</a><br /></td></tr>
<tr class="separator:gaf632ebb021a08719aa2ec2ae04ada39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514c54bc5e7414a2f76dc5efb4df8e0a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga514c54bc5e7414a2f76dc5efb4df8e0a">lsm6dsl_sh_drdy_on_int1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga514c54bc5e7414a2f76dc5efb4df8e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manage the Master DRDY signal on INT1 pad.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga514c54bc5e7414a2f76dc5efb4df8e0a">More...</a><br /></td></tr>
<tr class="separator:ga514c54bc5e7414a2f76dc5efb4df8e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf36dd3b52c3c3420029147507d104c2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gadf36dd3b52c3c3420029147507d104c2">lsm6dsl_sh_read_data_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__emb__sh__read__t.html">lsm6dsl_emb_sh_read_t</a> *val)</td></tr>
<tr class="memdesc:gadf36dd3b52c3c3420029147507d104c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub output registers.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gadf36dd3b52c3c3420029147507d104c2">More...</a><br /></td></tr>
<tr class="separator:gadf36dd3b52c3c3420029147507d104c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae510cdafbaeaba4377303b2f4fef515b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gae510cdafbaeaba4377303b2f4fef515b">lsm6dsl_sh_cmd_sens_sync_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae510cdafbaeaba4377303b2f4fef515b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master command code used for stamping for sensor sync.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gae510cdafbaeaba4377303b2f4fef515b">More...</a><br /></td></tr>
<tr class="separator:gae510cdafbaeaba4377303b2f4fef515b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ae5472863dc9797e238363156dacba"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga15ae5472863dc9797e238363156dacba">lsm6dsl_sh_cmd_sens_sync_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga15ae5472863dc9797e238363156dacba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master command code used for stamping for sensor sync.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga15ae5472863dc9797e238363156dacba">More...</a><br /></td></tr>
<tr class="separator:ga15ae5472863dc9797e238363156dacba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7afb74091899ba170a43fd436ad5a98"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gab7afb74091899ba170a43fd436ad5a98">lsm6dsl_sh_spi_sync_error_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gab7afb74091899ba170a43fd436ad5a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error code used for sensor synchronization.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gab7afb74091899ba170a43fd436ad5a98">More...</a><br /></td></tr>
<tr class="separator:gab7afb74091899ba170a43fd436ad5a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7161200303c2a31bf2b99086b7251402"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga7161200303c2a31bf2b99086b7251402">lsm6dsl_sh_spi_sync_error_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7161200303c2a31bf2b99086b7251402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error code used for sensor synchronization.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga7161200303c2a31bf2b99086b7251402">More...</a><br /></td></tr>
<tr class="separator:ga7161200303c2a31bf2b99086b7251402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ae1bf42f391418414964ab61cd0c3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga403ae1bf42f391418414964ab61cd0c3">lsm6dsl_sh_num_of_dev_connected_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gabb2341ceb407183d476ca13650294437">lsm6dsl_aux_sens_on_t</a> val)</td></tr>
<tr class="memdesc:ga403ae1bf42f391418414964ab61cd0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga403ae1bf42f391418414964ab61cd0c3">More...</a><br /></td></tr>
<tr class="separator:ga403ae1bf42f391418414964ab61cd0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a3f81032d7e0ea159f5aac055b624f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga01a3f81032d7e0ea159f5aac055b624f">lsm6dsl_sh_num_of_dev_connected_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gabb2341ceb407183d476ca13650294437">lsm6dsl_aux_sens_on_t</a> *val)</td></tr>
<tr class="memdesc:ga01a3f81032d7e0ea159f5aac055b624f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga01a3f81032d7e0ea159f5aac055b624f">More...</a><br /></td></tr>
<tr class="separator:ga01a3f81032d7e0ea159f5aac055b624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da263883b6b02702d2f16e79cc9980b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga4da263883b6b02702d2f16e79cc9980b">lsm6dsl_sh_cfg_write</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__sh__cfg__write__t.html">lsm6dsl_sh_cfg_write_t</a> *val)</td></tr>
<tr class="memdesc:ga4da263883b6b02702d2f16e79cc9980b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga4da263883b6b02702d2f16e79cc9980b">More...</a><br /></td></tr>
<tr class="separator:ga4da263883b6b02702d2f16e79cc9980b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59fa0c51bedb7797c5734fafe2bb154"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gaf59fa0c51bedb7797c5734fafe2bb154">lsm6dsl_sh_slv0_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__sh__cfg__read__t.html">lsm6dsl_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:gaf59fa0c51bedb7797c5734fafe2bb154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a read.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gaf59fa0c51bedb7797c5734fafe2bb154">More...</a><br /></td></tr>
<tr class="separator:gaf59fa0c51bedb7797c5734fafe2bb154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3d026abb3d7002be064a7dbb583505"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gabb3d026abb3d7002be064a7dbb583505">lsm6dsl_sh_slv1_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__sh__cfg__read__t.html">lsm6dsl_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:gabb3d026abb3d7002be064a7dbb583505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 1 for perform a read.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gabb3d026abb3d7002be064a7dbb583505">More...</a><br /></td></tr>
<tr class="separator:gabb3d026abb3d7002be064a7dbb583505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fbb27e91d6c69d59119f87b1fbd2a7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga14fbb27e91d6c69d59119f87b1fbd2a7">lsm6dsl_sh_slv2_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__sh__cfg__read__t.html">lsm6dsl_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga14fbb27e91d6c69d59119f87b1fbd2a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 2 for perform a read.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga14fbb27e91d6c69d59119f87b1fbd2a7">More...</a><br /></td></tr>
<tr class="separator:ga14fbb27e91d6c69d59119f87b1fbd2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b7113ffc85c1f2acad69881a9f5883"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga56b7113ffc85c1f2acad69881a9f5883">lsm6dsl_sh_slv3_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsl__sh__cfg__read__t.html">lsm6dsl_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga56b7113ffc85c1f2acad69881a9f5883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 3 for perform a read.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga56b7113ffc85c1f2acad69881a9f5883">More...</a><br /></td></tr>
<tr class="separator:ga56b7113ffc85c1f2acad69881a9f5883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88e63300de45409696a07792ed0b88c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gad88e63300de45409696a07792ed0b88c">lsm6dsl_sh_slave_0_dec_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga8e6640898a27d8e8a135aeae027598dd">lsm6dsl_slave0_rate_t</a> val)</td></tr>
<tr class="memdesc:gad88e63300de45409696a07792ed0b88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 0 starting from the sensor hub trigger.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gad88e63300de45409696a07792ed0b88c">More...</a><br /></td></tr>
<tr class="separator:gad88e63300de45409696a07792ed0b88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350bcc823d57188203457c7c952141c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga2350bcc823d57188203457c7c952141c">lsm6dsl_sh_slave_0_dec_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga8e6640898a27d8e8a135aeae027598dd">lsm6dsl_slave0_rate_t</a> *val)</td></tr>
<tr class="memdesc:ga2350bcc823d57188203457c7c952141c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 0 starting from the sensor hub trigger.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga2350bcc823d57188203457c7c952141c">More...</a><br /></td></tr>
<tr class="separator:ga2350bcc823d57188203457c7c952141c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801d4bffaf19b271384f69ce8ac8057b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga801d4bffaf19b271384f69ce8ac8057b">lsm6dsl_sh_write_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga5500dff8e34f92fa8c5968b4704c68af">lsm6dsl_write_once_t</a> val)</td></tr>
<tr class="memdesc:ga801d4bffaf19b271384f69ce8ac8057b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle. This is effective if the Aux_sens_on[1:0] field in SLAVE0_CONFIG(04h) is set to a value other than 00.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga801d4bffaf19b271384f69ce8ac8057b">More...</a><br /></td></tr>
<tr class="separator:ga801d4bffaf19b271384f69ce8ac8057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca9564942d0bc4b2293a422d1fed5a0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gaeca9564942d0bc4b2293a422d1fed5a0">lsm6dsl_sh_write_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga5500dff8e34f92fa8c5968b4704c68af">lsm6dsl_write_once_t</a> *val)</td></tr>
<tr class="memdesc:gaeca9564942d0bc4b2293a422d1fed5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle. This is effective if the Aux_sens_on[1:0] field in SLAVE0_CONFIG(04h) is set to a value other than 00.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gaeca9564942d0bc4b2293a422d1fed5a0">More...</a><br /></td></tr>
<tr class="separator:gaeca9564942d0bc4b2293a422d1fed5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad200cc5c85783fd1060a3f529d7407"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga1ad200cc5c85783fd1060a3f529d7407">lsm6dsl_sh_slave_1_dec_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga79a0349c061c48700ff4caa05f07ef2c">lsm6dsl_slave1_rate_t</a> val)</td></tr>
<tr class="memdesc:ga1ad200cc5c85783fd1060a3f529d7407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 1 starting from the sensor hub trigger.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga1ad200cc5c85783fd1060a3f529d7407">More...</a><br /></td></tr>
<tr class="separator:ga1ad200cc5c85783fd1060a3f529d7407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad524da4edb75db8e7cbe992abf5a16fb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gad524da4edb75db8e7cbe992abf5a16fb">lsm6dsl_sh_slave_1_dec_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga79a0349c061c48700ff4caa05f07ef2c">lsm6dsl_slave1_rate_t</a> *val)</td></tr>
<tr class="memdesc:gad524da4edb75db8e7cbe992abf5a16fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 1 starting from the sensor hub trigger.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gad524da4edb75db8e7cbe992abf5a16fb">More...</a><br /></td></tr>
<tr class="separator:gad524da4edb75db8e7cbe992abf5a16fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8286120421a1a4422fa968aefc8745"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gada8286120421a1a4422fa968aefc8745">lsm6dsl_sh_slave_2_dec_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga2dd6427dd644815714e5016ac7d3c8c9">lsm6dsl_slave2_rate_t</a> val)</td></tr>
<tr class="memdesc:gada8286120421a1a4422fa968aefc8745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 2 starting from the sensor hub trigger.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gada8286120421a1a4422fa968aefc8745">More...</a><br /></td></tr>
<tr class="separator:gada8286120421a1a4422fa968aefc8745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810c8c687ab1db55594b3ac6f3c7ac6f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga810c8c687ab1db55594b3ac6f3c7ac6f">lsm6dsl_sh_slave_2_dec_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#ga2dd6427dd644815714e5016ac7d3c8c9">lsm6dsl_slave2_rate_t</a> *val)</td></tr>
<tr class="memdesc:ga810c8c687ab1db55594b3ac6f3c7ac6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 2 starting from the sensor hub trigger.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga810c8c687ab1db55594b3ac6f3c7ac6f">More...</a><br /></td></tr>
<tr class="separator:ga810c8c687ab1db55594b3ac6f3c7ac6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2df6aba86ca925337145ef5517304a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#gabf2df6aba86ca925337145ef5517304a">lsm6dsl_sh_slave_3_dec_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa373ec3e2cf1699e4284a132335aa6bd">lsm6dsl_slave3_rate_t</a> val)</td></tr>
<tr class="memdesc:gabf2df6aba86ca925337145ef5517304a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 3 starting from the sensor hub trigger.[set].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#gabf2df6aba86ca925337145ef5517304a">More...</a><br /></td></tr>
<tr class="separator:gabf2df6aba86ca925337145ef5517304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114639b60d43ab59e433f5da10280313"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_l___sensor__hub.html#ga114639b60d43ab59e433f5da10280313">lsm6dsl_sh_slave_3_dec_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_l.html#gaa373ec3e2cf1699e4284a132335aa6bd">lsm6dsl_slave3_rate_t</a> *val)</td></tr>
<tr class="memdesc:ga114639b60d43ab59e433f5da10280313"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation of read operation on Slave 3 starting from the sensor hub trigger.[get].  <a href="group___l_s_m6_d_s_l___sensor__hub.html#ga114639b60d43ab59e433f5da10280313">More...</a><br /></td></tr>
<tr class="separator:ga114639b60d43ab59e433f5da10280313"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bc0718b08fb2015b8e59c47b2805f60c.html">libraries</a></li><li class="navelem"><a class="el" href="dir_9e58da32a767a930e5a5ae30a61d4708.html">lsm6dsl</a></li><li class="navelem"><a class="el" href="lsm6dsl__drivers_8c.html">lsm6dsl_drivers.c</a></li>
    <li class="footer">Generated on Mon Jun 15 2020 13:13:43 for PicNeck by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.18 </li>
  </ul>
</div>
</body>
</html>
