Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 14 19:36:24 2022
| Host         : DESKTOP-JEO1C3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Display/my_clk/tmp_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_10/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_12/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_14/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_16/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_18/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_2/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_20/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_22/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_24/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_26/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_28/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_30/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_32/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_4/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_6/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/ro_8/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_0/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_1/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_10/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_11/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_12/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_13/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_14/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_15/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_2/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_3/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_4/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_5/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_6/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_7/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_8/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng/samp_9/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_10/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_12/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_14/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_16/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_18/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_2/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_20/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_22/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_24/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_26/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_28/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_30/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_32/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_4/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_6/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/ro_8/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_0/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_1/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_10/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_11/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_12/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_13/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_14/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_15/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_2/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_3/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_4/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_5/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_6/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_7/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_8/coutner/one/Q0_FF/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trng_filter/samp_9/coutner/one/Q0_FF/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 192 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.308        0.000                      0                  224        0.151        0.000                      0                  224        4.500        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.308        0.000                      0                  224        0.151        0.000                      0                  224        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.669%)  route 3.217ns (78.331%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 24.789 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.812     9.194    Display/my_clk/tmp_clk
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    24.789    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.273    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X56Y14         FDRE (Setup_fdre_C_R)       -0.524    24.503    Display/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.669%)  route 3.217ns (78.331%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 24.789 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.812     9.194    Display/my_clk/tmp_clk
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    24.789    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.273    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X56Y14         FDRE (Setup_fdre_C_R)       -0.524    24.503    Display/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.669%)  route 3.217ns (78.331%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 24.789 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.812     9.194    Display/my_clk/tmp_clk
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    24.789    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.273    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X56Y14         FDRE (Setup_fdre_C_R)       -0.524    24.503    Display/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.669%)  route 3.217ns (78.331%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 24.789 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.812     9.194    Display/my_clk/tmp_clk
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    24.789    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  Display/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.273    25.062    
                         clock uncertainty           -0.035    25.027    
    SLICE_X56Y14         FDRE (Setup_fdre_C_R)       -0.524    24.503    Display/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.890ns (22.471%)  route 3.071ns (77.529%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     9.048    Display/my_clk/tmp_clk
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.451    24.792    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.273    25.065    
                         clock uncertainty           -0.035    25.030    
    SLICE_X56Y10         FDRE (Setup_fdre_C_R)       -0.524    24.506    Display/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.890ns (22.471%)  route 3.071ns (77.529%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     9.048    Display/my_clk/tmp_clk
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.451    24.792    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.273    25.065    
                         clock uncertainty           -0.035    25.030    
    SLICE_X56Y10         FDRE (Setup_fdre_C_R)       -0.524    24.506    Display/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.890ns (22.471%)  route 3.071ns (77.529%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     9.048    Display/my_clk/tmp_clk
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.451    24.792    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[12]/C
                         clock pessimism              0.273    25.065    
                         clock uncertainty           -0.035    25.030    
    SLICE_X56Y10         FDRE (Setup_fdre_C_R)       -0.524    24.506    Display/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.890ns (22.471%)  route 3.071ns (77.529%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     9.048    Display/my_clk/tmp_clk
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.451    24.792    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  Display/my_clk/div_cnt_reg[9]/C
                         clock pessimism              0.273    25.065    
                         clock uncertainty           -0.035    25.030    
    SLICE_X56Y10         FDRE (Setup_fdre_C_R)       -0.524    24.506    Display/my_clk/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.890ns (22.425%)  route 3.079ns (77.575%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 24.789 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.673     9.056    Display/my_clk/tmp_clk
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    24.789    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
                         clock pessimism              0.298    25.087    
                         clock uncertainty           -0.035    25.052    
    SLICE_X56Y13         FDRE (Setup_fdre_C_R)       -0.524    24.528    Display/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Display/my_clk/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.890ns (22.425%)  route 3.079ns (77.575%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 24.789 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  Display/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.646     6.252    Display/my_clk/div_cnt[21]
    SLICE_X57Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.376 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.788     7.163    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.287 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.971     8.259    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.383 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.673     9.056    Display/my_clk/tmp_clk
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.448    24.789    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  Display/my_clk/div_cnt_reg[22]/C
                         clock pessimism              0.298    25.087    
                         clock uncertainty           -0.035    25.052    
    SLICE_X56Y13         FDRE (Setup_fdre_C_R)       -0.524    24.528    Display/my_clk/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 15.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 trng/samp_12/coutner/zero/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng/samp_12/coutner/one/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.562     1.445    trng/samp_12/coutner/zero/clkin
    SLICE_X55Y13         FDRE                                         r  trng/samp_12/coutner/zero/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  trng/samp_12/coutner/zero/Q3_FF/Q
                         net (fo=2, routed)           0.098     1.684    trng/samp_12/coutner/zero/Q3_FF_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.729 r  trng/samp_12/coutner/zero/Q0_FF_i_1__23/O
                         net (fo=1, routed)           0.000     1.729    trng/samp_12/coutner/one/Dsig[0]
    SLICE_X54Y13         FDRE                                         r  trng/samp_12/coutner/one/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.832     1.959    trng/samp_12/coutner/one/clkin
    SLICE_X54Y13         FDRE                                         r  trng/samp_12/coutner/one/Q0_FF/C
                         clock pessimism             -0.501     1.458    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.120     1.578    trng/samp_12/coutner/one/Q0_FF
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 trng_filter/samp_10/nolabel_line37/FF_Q0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng_filter/samp_10/coutner/zero/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.562     1.445    trng_filter/samp_10/nolabel_line37/clkin
    SLICE_X53Y14         FDRE                                         r  trng_filter/samp_10/nolabel_line37/FF_Q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  trng_filter/samp_10/nolabel_line37/FF_Q0/Q
                         net (fo=4, routed)           0.113     1.699    trng_filter/samp_10/coutner/zero/Q0
    SLICE_X52Y14         LUT5 (Prop_lut5_I2_O)        0.048     1.747 r  trng_filter/samp_10/coutner/zero/Q1_FF_i_1__9/O
                         net (fo=1, routed)           0.000     1.747    trng_filter/samp_10/coutner/zero/Dsig_0[1]
    SLICE_X52Y14         FDRE                                         r  trng_filter/samp_10/coutner/zero/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.832     1.959    trng_filter/samp_10/coutner/zero/clkin
    SLICE_X52Y14         FDRE                                         r  trng_filter/samp_10/coutner/zero/Q1_FF/C
                         clock pessimism             -0.501     1.458    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.131     1.589    trng_filter/samp_10/coutner/zero/Q1_FF
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 trng_filter/samp_10/nolabel_line37/FF_Q0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng_filter/samp_10/coutner/zero/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.562     1.445    trng_filter/samp_10/nolabel_line37/clkin
    SLICE_X53Y14         FDRE                                         r  trng_filter/samp_10/nolabel_line37/FF_Q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  trng_filter/samp_10/nolabel_line37/FF_Q0/Q
                         net (fo=4, routed)           0.113     1.699    trng_filter/samp_10/coutner/zero/Q0
    SLICE_X52Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.744 r  trng_filter/samp_10/coutner/zero/Q0_FF_i_1__20/O
                         net (fo=1, routed)           0.000     1.744    trng_filter/samp_10/coutner/zero/Dsig_0[0]
    SLICE_X52Y14         FDRE                                         r  trng_filter/samp_10/coutner/zero/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.832     1.959    trng_filter/samp_10/coutner/zero/clkin
    SLICE_X52Y14         FDRE                                         r  trng_filter/samp_10/coutner/zero/Q0_FF/C
                         clock pessimism             -0.501     1.458    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.121     1.579    trng_filter/samp_10/coutner/zero/Q0_FF
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 trng/samp_9/coutner/one/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng/samp_9/coutner/zero/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.593     1.476    trng/samp_9/coutner/one/clkin
    SLICE_X61Y7          FDRE                                         r  trng/samp_9/coutner/one/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  trng/samp_9/coutner/one/Q0_FF/Q
                         net (fo=7, routed)           0.133     1.750    trng/samp_9/coutner/zero/Q0_FF_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.048     1.798 r  trng/samp_9/coutner/zero/Q1_FF_i_1__8/O
                         net (fo=1, routed)           0.000     1.798    trng/samp_9/coutner/zero/Dsig_0[1]
    SLICE_X60Y7          FDRE                                         r  trng/samp_9/coutner/zero/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.990    trng/samp_9/coutner/zero/clkin
    SLICE_X60Y7          FDRE                                         r  trng/samp_9/coutner/zero/Q1_FF/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.131     1.620    trng/samp_9/coutner/zero/Q1_FF
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 trng/samp_12/coutner/zero/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng/samp_12/coutner/zero/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.562     1.445    trng/samp_12/coutner/zero/clkin
    SLICE_X54Y13         FDRE                                         r  trng/samp_12/coutner/zero/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  trng/samp_12/coutner/zero/Q2_FF/Q
                         net (fo=3, routed)           0.074     1.683    trng/samp_12/coutner/zero/Q2_FF_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.728 r  trng/samp_12/coutner/zero/Q3_FF_i_1__11/O
                         net (fo=1, routed)           0.000     1.728    trng/samp_12/coutner/zero/Dsig_0[3]
    SLICE_X55Y13         FDRE                                         r  trng/samp_12/coutner/zero/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.832     1.959    trng/samp_12/coutner/zero/clkin
    SLICE_X55Y13         FDRE                                         r  trng/samp_12/coutner/zero/Q3_FF/C
                         clock pessimism             -0.501     1.458    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.091     1.549    trng/samp_12/coutner/zero/Q3_FF
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 trng_filter/samp_6/coutner/one/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng_filter/samp_6/coutner/zero/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.373%)  route 0.135ns (41.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.568     1.451    trng_filter/samp_6/coutner/one/clkin
    SLICE_X57Y3          FDRE                                         r  trng_filter/samp_6/coutner/one/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  trng_filter/samp_6/coutner/one/Q0_FF/Q
                         net (fo=7, routed)           0.135     1.727    trng_filter/samp_6/coutner/zero/Q0_FF_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.048     1.775 r  trng_filter/samp_6/coutner/zero/Q1_FF_i_1__5/O
                         net (fo=1, routed)           0.000     1.775    trng_filter/samp_6/coutner/zero/Dsig_0[1]
    SLICE_X56Y3          FDRE                                         r  trng_filter/samp_6/coutner/zero/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.837     1.964    trng_filter/samp_6/coutner/zero/clkin
    SLICE_X56Y3          FDRE                                         r  trng_filter/samp_6/coutner/zero/Q1_FF/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.131     1.595    trng_filter/samp_6/coutner/zero/Q1_FF
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 trng/samp_9/coutner/one/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng/samp_9/coutner/zero/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.593     1.476    trng/samp_9/coutner/one/clkin
    SLICE_X61Y7          FDRE                                         r  trng/samp_9/coutner/one/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  trng/samp_9/coutner/one/Q0_FF/Q
                         net (fo=7, routed)           0.133     1.750    trng/samp_9/coutner/zero/Q0_FF_0
    SLICE_X60Y7          LUT4 (Prop_lut4_I1_O)        0.045     1.795 r  trng/samp_9/coutner/zero/Q0_FF_i_1__18/O
                         net (fo=1, routed)           0.000     1.795    trng/samp_9/coutner/zero/Dsig_0[0]
    SLICE_X60Y7          FDRE                                         r  trng/samp_9/coutner/zero/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.990    trng/samp_9/coutner/zero/clkin
    SLICE_X60Y7          FDRE                                         r  trng/samp_9/coutner/zero/Q0_FF/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.120     1.609    trng/samp_9/coutner/zero/Q0_FF
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 trng_filter/samp_6/coutner/one/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng_filter/samp_6/coutner/zero/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.983%)  route 0.135ns (42.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.568     1.451    trng_filter/samp_6/coutner/one/clkin
    SLICE_X57Y3          FDRE                                         r  trng_filter/samp_6/coutner/one/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  trng_filter/samp_6/coutner/one/Q0_FF/Q
                         net (fo=7, routed)           0.135     1.727    trng_filter/samp_6/coutner/zero/Q0_FF_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I1_O)        0.045     1.772 r  trng_filter/samp_6/coutner/zero/Q0_FF_i_1__12/O
                         net (fo=1, routed)           0.000     1.772    trng_filter/samp_6/coutner/zero/Dsig_0[0]
    SLICE_X56Y3          FDRE                                         r  trng_filter/samp_6/coutner/zero/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.837     1.964    trng_filter/samp_6/coutner/zero/clkin
    SLICE_X56Y3          FDRE                                         r  trng_filter/samp_6/coutner/zero/Q0_FF/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.120     1.584    trng_filter/samp_6/coutner/zero/Q0_FF
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 trng/samp_9/coutner/one/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng/samp_9/coutner/zero/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.593     1.476    trng/samp_9/coutner/one/clkin
    SLICE_X61Y7          FDRE                                         r  trng/samp_9/coutner/one/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  trng/samp_9/coutner/one/Q0_FF/Q
                         net (fo=7, routed)           0.137     1.754    trng/samp_9/coutner/zero/Q0_FF_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  trng/samp_9/coutner/zero/Q2_FF_i_1__8/O
                         net (fo=1, routed)           0.000     1.799    trng/samp_9/coutner/zero/Dsig_0[2]
    SLICE_X60Y7          FDRE                                         r  trng/samp_9/coutner/zero/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.990    trng/samp_9/coutner/zero/clkin
    SLICE_X60Y7          FDRE                                         r  trng/samp_9/coutner/zero/Q2_FF/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.121     1.610    trng/samp_9/coutner/zero/Q2_FF
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 trng_filter/samp_6/coutner/one/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            trng_filter/samp_6/coutner/zero/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.269%)  route 0.139ns (42.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.568     1.451    trng_filter/samp_6/coutner/one/clkin
    SLICE_X57Y3          FDRE                                         r  trng_filter/samp_6/coutner/one/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  trng_filter/samp_6/coutner/one/Q0_FF/Q
                         net (fo=7, routed)           0.139     1.731    trng_filter/samp_6/coutner/zero/Q0_FF_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  trng_filter/samp_6/coutner/zero/Q2_FF_i_1__5/O
                         net (fo=1, routed)           0.000     1.776    trng_filter/samp_6/coutner/zero/Dsig_0[2]
    SLICE_X56Y3          FDRE                                         r  trng_filter/samp_6/coutner/zero/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.837     1.964    trng_filter/samp_6/coutner/zero/clkin
    SLICE_X56Y3          FDRE                                         r  trng_filter/samp_6/coutner/zero/Q2_FF/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.121     1.585    trng_filter/samp_6/coutner/zero/Q2_FF
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y10   Display/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y10   Display/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y11   Display/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y11   Display/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y11   Display/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y11   Display/my_clk/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y12   Display/my_clk/div_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y12   Display/my_clk/div_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y12   Display/my_clk/div_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y13   Display/my_clk/div_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y13   Display/my_clk/div_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y13   Display/my_clk/div_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y13   Display/my_clk/div_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y14   Display/my_clk/div_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y14   Display/my_clk/div_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y14   Display/my_clk/div_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y14   Display/my_clk/div_cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X61Y1    trng/samp_7/coutner/one/Q0_FF/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X61Y0    trng/samp_7/coutner/zero/Q0_FF/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   Display/my_clk/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   Display/my_clk/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   Display/my_clk/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   Display/my_clk/div_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   Display/my_clk/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   Display/my_clk/div_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   Display/my_clk/div_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   Display/my_clk/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   Display/my_clk/div_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   Display/my_clk/div_cnt_reg[20]/C



