/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_uhfr.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 6:20p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_uhfr.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 6:20p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_UHFR_H__
#define BCHP_UHFR_H__

/***************************************************************************
 *UHFR - UHF Receiver Control Registers
 ***************************************************************************/
#define BCHP_UHFR_RST                            0x00438000 /* UHFR Reset Register */
#define BCHP_UHFR_FCW                            0x00438004 /* UHFR Front Mixer Frequency Control Word Register */
#define BCHP_UHFR_FILT                           0x00438008 /* UHFR CIC Decimation and Low Pass Filter Control Register */
#define BCHP_UHFR_CTL1                           0x0043800c /* UHFR I/O and Enable Control Register */
#define BCHP_UHFR_PLL                            0x00438010 /* UHFR PLL Lock Detect Register */
#define BCHP_UHFR_BYP                            0x00438014 /* UHFR Bypass Control Register */
#define BCHP_UHFR_IRPH                           0x00438018 /* UHFR Phase IIR Coefficient/Gain Register */
#define BCHP_UHFR_IRDC                           0x0043801c /* UHFR DC Offset IIR Coefficient/Gain Register */
#define BCHP_UHFR_FRZDC                          0x00438020 /* UHFR DC Offset IIR Freeze Control Register */
#define BCHP_UHFR_FRZMM                          0x00438024 /* UHFR Min/Max Freeze Control Register */
#define BCHP_UHFR_PDAS                           0x00438028 /* UHFR Cordic Amplitude Slow IIR Filter Control Register */
#define BCHP_UHFR_PTPTM                          0x0043802c /* UHFR Preamble to Preamble Timer Register */
#define BCHP_UHFR_PTPTO                          0x00438030 /* UHFR Preamble to Preamble Timer Timeout Limit */
#define BCHP_UHFR_ERRT                           0x00438034 /* UHFR Preamble 1 Packet Counter Register */
#define BCHP_UHFR_PDCTL                          0x00438038 /* UHFR Power Detector Control Register */
#define BCHP_UHFR_TPCTL                          0x0043803c /* UHFR Testport Control Register */
#define BCHP_UHFR_COR1                           0x00438040 /* UHFR Correlator 1 Register */
#define BCHP_UHFR_COR2                           0x00438044 /* UHFR Correlator 2 Register */
#define BCHP_UHFR_COR3                           0x00438048 /* UHFR Correlator 3 Register */
#define BCHP_UHFR_COR4                           0x0043804c /* UHFR Correlator 4 Register */
#define BCHP_UHFR_COR5                           0x00438050 /* UHFR Correlator 5 Register */
#define BCHP_UHFR_COR6                           0x00438054 /* UHFR Correlator 6 Register */
#define BCHP_UHFR_COR7                           0x00438058 /* UHFR Correlator 7 Register */
#define BCHP_UHFR_COR8                           0x0043805c /* UHFR Correlator 8 Register */
#define BCHP_UHFR_COR9                           0x00438060 /* UHFR Correlator 9 Register */
#define BCHP_UHFR_COR10                          0x00438064 /* UHFR Correlator 10 Register */
#define BCHP_UHFR_COR11                          0x00438068 /* UHFR Correlator 11 Register */
#define BCHP_UHFR_COR12                          0x0043806c /* UHFR Correlator 12 Register */
#define BCHP_UHFR_COR13                          0x00438070 /* UHFR Correlator 13 Register */
#define BCHP_UHFR_COR14                          0x00438074 /* UHFR Correlator 14 Register */
#define BCHP_UHFR_COR15                          0x00438078 /* UHFR Correlator 15 Register */
#define BCHP_UHFR_COR16                          0x0043807c /* UHFR Correlator 16 Register */
#define BCHP_UHFR_THHYS                          0x00438080 /* UHFR Data Output Hysteresis Threshold */
#define BCHP_UHFR_THRAS                          0x00438084 /* UHFR RSSI Slow Threshold */
#define BCHP_UHFR_ALTCFG                         0x00438088 /* UHFR Alternative Mode Correlator Configuration Register */
#define BCHP_UHFR_ALTDTM                         0x0043808c /* UHFR Alternative Mode Decoded Data */
#define BCHP_UHFR_ALTDTL                         0x00438090 /* UHFR Alternative Mode LSB 32 bits of Decoded Data */
#define BCHP_UHFR_LPCOEFADDR                     0x00438094 /* UHFR Low Pass Filter Coefficient Address Register */
#define BCHP_UHFR_COEF                           0x00438098 /* UHFR Low Pass Filter Coefficient Data Register */
#define BCHP_UHFR_PHINT                          0x0043809c /* UHFR Phase IIR Integrator Register */
#define BCHP_UHFR_DCINT                          0x004380a0 /* UHFR DC offset IIR Integrator Register */
#define BCHP_UHFR_ASINT                          0x004380a4 /* UHFR Slow RSSI IIR Integrator Register */
#define BCHP_UHFR_ALTCFG2                        0x004380a8 /* UHFR Alternative Mode Correlator Configuration 2 Register */
#define BCHP_UHFR_ALTMAD                         0x004380ac /* UHFR Data Correlator Memory Control Register */
#define BCHP_UHFR_ALTMDT                         0x004380b0 /* UHFR Data Correlator Memory Content Register */
#define BCHP_UHFR_PHMM                           0x004380b4 /* UHFR Phase IIR Min/Max Detector Read Register */
#define BCHP_UHFR_PDMIN                          0x004380b8 /* UHFR ADC Power Estimator Min Detector Read Register */
#define BCHP_UHFR_PDMAX                          0x004380bc /* UHFR ADC Power Estimator Max Detector Read Register */
#define BCHP_UHFR_ANA0                           0x004380c0 /* UHFR Analog Control Register 0 */
#define BCHP_UHFR_ANA1                           0x004380c4 /* UHFR Analog Control Register 1 */
#define BCHP_UHFR_ANA2                           0x004380c8 /* UHFR Analog Control Register 2 */
#define BCHP_UHFR_ANA3                           0x004380cc /* UHFR Analog Control Register 3 */
#define BCHP_UHFR_ANA_PLL_TEST_STAT              0x004380d0 /* UHFR Analog PLL Test Status Output */
#define BCHP_UHFR_ANADIR                         0x004380d4 /* UHFR Analog Direct Control Register */
#define BCHP_UHFR_TPOUT                          0x004380d8 /* UHFR Testport Output Read Register */
#define BCHP_UHFR_RSTS                           0x004380dc /* UHFR Real Time Status Register */
#define BCHP_UHFR_ANA4                           0x004380e0 /* UHFR Analog Control Register 4 */
#define BCHP_UHFR_AUTOPD3                        0x004380e4 /* UHFR Auto Power Down Control Register 3 */
#define BCHP_UHFR_AUTOPD4                        0x004380e8 /* UHFR Auto Power Down Control Register 4 */
#define BCHP_UHFR_AUTOPD5                        0x004380ec /* UHFR Auto Power Down Control Register 5 */
#define BCHP_UHFR_GLBL1                          0x004380f0 /* UHFR Global Control Register 1 */
#define BCHP_UHFR_AUTOPD1                        0x004380f4 /* UHFR Auto Power Down Control Register 1 */
#define BCHP_UHFR_AUTOPD2                        0x004380f8 /* UHFR Auto Power Down Control Register 2 */

/***************************************************************************
 *RST - UHFR Reset Register
 ***************************************************************************/
/* UHFR :: RST :: reserved0 [31:17] */
#define BCHP_UHFR_RST_reserved0_MASK                               0xfffe0000
#define BCHP_UHFR_RST_reserved0_SHIFT                              17

/* UHFR :: RST :: SOFT_RST [16:16] */
#define BCHP_UHFR_RST_SOFT_RST_MASK                                0x00010000
#define BCHP_UHFR_RST_SOFT_RST_SHIFT                               16
#define BCHP_UHFR_RST_SOFT_RST_DEFAULT                             0x00000000

/* UHFR :: RST :: reserved1 [15:09] */
#define BCHP_UHFR_RST_reserved1_MASK                               0x0000fe00
#define BCHP_UHFR_RST_reserved1_SHIFT                              9

/* UHFR :: RST :: RSSI_SLOW_IIR_RST [08:08] */
#define BCHP_UHFR_RST_RSSI_SLOW_IIR_RST_MASK                       0x00000100
#define BCHP_UHFR_RST_RSSI_SLOW_IIR_RST_SHIFT                      8
#define BCHP_UHFR_RST_RSSI_SLOW_IIR_RST_DEFAULT                    0x00000000

/* UHFR :: RST :: reserved2 [07:07] */
#define BCHP_UHFR_RST_reserved2_MASK                               0x00000080
#define BCHP_UHFR_RST_reserved2_SHIFT                              7

/* UHFR :: RST :: CORR_RSSI_TIMER_RST [06:06] */
#define BCHP_UHFR_RST_CORR_RSSI_TIMER_RST_MASK                     0x00000040
#define BCHP_UHFR_RST_CORR_RSSI_TIMER_RST_SHIFT                    6
#define BCHP_UHFR_RST_CORR_RSSI_TIMER_RST_DEFAULT                  0x00000000

/* UHFR :: RST :: CORR_RST [05:05] */
#define BCHP_UHFR_RST_CORR_RST_MASK                                0x00000020
#define BCHP_UHFR_RST_CORR_RST_SHIFT                               5
#define BCHP_UHFR_RST_CORR_RST_DEFAULT                             0x00000000

/* UHFR :: RST :: DC_IIR_RST [04:04] */
#define BCHP_UHFR_RST_DC_IIR_RST_MASK                              0x00000010
#define BCHP_UHFR_RST_DC_IIR_RST_SHIFT                             4
#define BCHP_UHFR_RST_DC_IIR_RST_DEFAULT                           0x00000000

/* UHFR :: RST :: PHS_IIR_RST [03:03] */
#define BCHP_UHFR_RST_PHS_IIR_RST_MASK                             0x00000008
#define BCHP_UHFR_RST_PHS_IIR_RST_SHIFT                            3
#define BCHP_UHFR_RST_PHS_IIR_RST_DEFAULT                          0x00000000

/* UHFR :: RST :: CIC_COMB_RST [02:02] */
#define BCHP_UHFR_RST_CIC_COMB_RST_MASK                            0x00000004
#define BCHP_UHFR_RST_CIC_COMB_RST_SHIFT                           2
#define BCHP_UHFR_RST_CIC_COMB_RST_DEFAULT                         0x00000000

/* UHFR :: RST :: CIC_INT_RST [01:01] */
#define BCHP_UHFR_RST_CIC_INT_RST_MASK                             0x00000002
#define BCHP_UHFR_RST_CIC_INT_RST_SHIFT                            1
#define BCHP_UHFR_RST_CIC_INT_RST_DEFAULT                          0x00000000

/* UHFR :: RST :: FIFO_RST [00:00] */
#define BCHP_UHFR_RST_FIFO_RST_MASK                                0x00000001
#define BCHP_UHFR_RST_FIFO_RST_SHIFT                               0
#define BCHP_UHFR_RST_FIFO_RST_DEFAULT                             0x00000000

/***************************************************************************
 *FCW - UHFR Front Mixer Frequency Control Word Register
 ***************************************************************************/
/* UHFR :: FCW :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_FCW_reserved_for_eco0_MASK                       0xff000000
#define BCHP_UHFR_FCW_reserved_for_eco0_SHIFT                      24
#define BCHP_UHFR_FCW_reserved_for_eco0_DEFAULT                    0x00000000

/* UHFR :: FCW :: FCW [23:00] */
#define BCHP_UHFR_FCW_FCW_MASK                                     0x00ffffff
#define BCHP_UHFR_FCW_FCW_SHIFT                                    0
#define BCHP_UHFR_FCW_FCW_DEFAULT                                  0x00000000

/***************************************************************************
 *FILT - UHFR CIC Decimation and Low Pass Filter Control Register
 ***************************************************************************/
/* UHFR :: FILT :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_FILT_reserved_for_eco0_MASK                      0xff000000
#define BCHP_UHFR_FILT_reserved_for_eco0_SHIFT                     24
#define BCHP_UHFR_FILT_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: FILT :: LPF_TAPS [23:16] */
#define BCHP_UHFR_FILT_LPF_TAPS_MASK                               0x00ff0000
#define BCHP_UHFR_FILT_LPF_TAPS_SHIFT                              16
#define BCHP_UHFR_FILT_LPF_TAPS_DEFAULT                            0x000000a0

/* UHFR :: FILT :: reserved_for_eco1 [15:10] */
#define BCHP_UHFR_FILT_reserved_for_eco1_MASK                      0x0000fc00
#define BCHP_UHFR_FILT_reserved_for_eco1_SHIFT                     10
#define BCHP_UHFR_FILT_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: FILT :: LPF_SHIFT [09:08] */
#define BCHP_UHFR_FILT_LPF_SHIFT_MASK                              0x00000300
#define BCHP_UHFR_FILT_LPF_SHIFT_SHIFT                             8
#define BCHP_UHFR_FILT_LPF_SHIFT_DEFAULT                           0x00000001

/* UHFR :: FILT :: reserved_for_eco2 [07:05] */
#define BCHP_UHFR_FILT_reserved_for_eco2_MASK                      0x000000e0
#define BCHP_UHFR_FILT_reserved_for_eco2_SHIFT                     5
#define BCHP_UHFR_FILT_reserved_for_eco2_DEFAULT                   0x00000000

/* UHFR :: FILT :: CIC_DECIMATION [04:02] */
#define BCHP_UHFR_FILT_CIC_DECIMATION_MASK                         0x0000001c
#define BCHP_UHFR_FILT_CIC_DECIMATION_SHIFT                        2
#define BCHP_UHFR_FILT_CIC_DECIMATION_DEFAULT                      0x00000000

/* UHFR :: FILT :: CIC_COMB_FRZ [01:01] */
#define BCHP_UHFR_FILT_CIC_COMB_FRZ_MASK                           0x00000002
#define BCHP_UHFR_FILT_CIC_COMB_FRZ_SHIFT                          1
#define BCHP_UHFR_FILT_CIC_COMB_FRZ_DEFAULT                        0x00000000

/* UHFR :: FILT :: CIC_INT_FRZ [00:00] */
#define BCHP_UHFR_FILT_CIC_INT_FRZ_MASK                            0x00000001
#define BCHP_UHFR_FILT_CIC_INT_FRZ_SHIFT                           0
#define BCHP_UHFR_FILT_CIC_INT_FRZ_DEFAULT                         0x00000000

/***************************************************************************
 *CTL1 - UHFR I/O and Enable Control Register
 ***************************************************************************/
/* UHFR :: CTL1 :: PLL_LCKDET_EN [31:31] */
#define BCHP_UHFR_CTL1_PLL_LCKDET_EN_MASK                          0x80000000
#define BCHP_UHFR_CTL1_PLL_LCKDET_EN_SHIFT                         31

/* UHFR :: CTL1 :: CORR_ENBL [30:30] */
#define BCHP_UHFR_CTL1_CORR_ENBL_MASK                              0x40000000
#define BCHP_UHFR_CTL1_CORR_ENBL_SHIFT                             30
#define BCHP_UHFR_CTL1_CORR_ENBL_DEFAULT                           0x00000000

/* UHFR :: CTL1 :: reserved_for_eco0 [29:26] */
#define BCHP_UHFR_CTL1_reserved_for_eco0_MASK                      0x3c000000
#define BCHP_UHFR_CTL1_reserved_for_eco0_SHIFT                     26
#define BCHP_UHFR_CTL1_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: CTL1 :: PLL_TIME_WIN [25:24] */
#define BCHP_UHFR_CTL1_PLL_TIME_WIN_MASK                           0x03000000
#define BCHP_UHFR_CTL1_PLL_TIME_WIN_SHIFT                          24
#define BCHP_UHFR_CTL1_PLL_TIME_WIN_DEFAULT                        0x00000000

/* UHFR :: CTL1 :: reserved_for_eco1 [23:11] */
#define BCHP_UHFR_CTL1_reserved_for_eco1_MASK                      0x00fff800
#define BCHP_UHFR_CTL1_reserved_for_eco1_SHIFT                     11
#define BCHP_UHFR_CTL1_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: CTL1 :: DOUT_INVERT [10:10] */
#define BCHP_UHFR_CTL1_DOUT_INVERT_MASK                            0x00000400
#define BCHP_UHFR_CTL1_DOUT_INVERT_SHIFT                           10
#define BCHP_UHFR_CTL1_DOUT_INVERT_DEFAULT                         0x00000000

/* UHFR :: CTL1 :: DOUT_GATE [09:09] */
#define BCHP_UHFR_CTL1_DOUT_GATE_MASK                              0x00000200
#define BCHP_UHFR_CTL1_DOUT_GATE_SHIFT                             9
#define BCHP_UHFR_CTL1_DOUT_GATE_DEFAULT                           0x00000000

/* UHFR :: CTL1 :: DOUT_RSSI_GATE [08:08] */
#define BCHP_UHFR_CTL1_DOUT_RSSI_GATE_MASK                         0x00000100
#define BCHP_UHFR_CTL1_DOUT_RSSI_GATE_SHIFT                        8
#define BCHP_UHFR_CTL1_DOUT_RSSI_GATE_DEFAULT                      0x00000000

/* UHFR :: CTL1 :: reserved_for_eco2 [07:05] */
#define BCHP_UHFR_CTL1_reserved_for_eco2_MASK                      0x000000e0
#define BCHP_UHFR_CTL1_reserved_for_eco2_SHIFT                     5
#define BCHP_UHFR_CTL1_reserved_for_eco2_DEFAULT                   0x00000000

/* UHFR :: CTL1 :: DIN_IN_FIFO_FALL [04:04] */
#define BCHP_UHFR_CTL1_DIN_IN_FIFO_FALL_MASK                       0x00000010
#define BCHP_UHFR_CTL1_DIN_IN_FIFO_FALL_SHIFT                      4
#define BCHP_UHFR_CTL1_DIN_IN_FIFO_FALL_DEFAULT                    0x00000000

/* UHFR :: CTL1 :: reserved_for_eco3 [03:03] */
#define BCHP_UHFR_CTL1_reserved_for_eco3_MASK                      0x00000008
#define BCHP_UHFR_CTL1_reserved_for_eco3_SHIFT                     3
#define BCHP_UHFR_CTL1_reserved_for_eco3_DEFAULT                   0x00000000

/* UHFR :: CTL1 :: DIN_IN_FALL [02:02] */
#define BCHP_UHFR_CTL1_DIN_IN_FALL_MASK                            0x00000004
#define BCHP_UHFR_CTL1_DIN_IN_FALL_SHIFT                           2
#define BCHP_UHFR_CTL1_DIN_IN_FALL_DEFAULT                         0x00000001

/* UHFR :: CTL1 :: DIN_INVERT [01:01] */
#define BCHP_UHFR_CTL1_DIN_INVERT_MASK                             0x00000002
#define BCHP_UHFR_CTL1_DIN_INVERT_SHIFT                            1
#define BCHP_UHFR_CTL1_DIN_INVERT_DEFAULT                          0x00000000

/* UHFR :: CTL1 :: UHFR_ENBL [00:00] */
#define BCHP_UHFR_CTL1_UHFR_ENBL_MASK                              0x00000001
#define BCHP_UHFR_CTL1_UHFR_ENBL_SHIFT                             0
#define BCHP_UHFR_CTL1_UHFR_ENBL_DEFAULT                           0x00000000

/***************************************************************************
 *PLL - UHFR PLL Lock Detect Register
 ***************************************************************************/
/* UHFR :: PLL :: reserved_for_eco0 [31:20] */
#define BCHP_UHFR_PLL_reserved_for_eco0_MASK                       0xfff00000
#define BCHP_UHFR_PLL_reserved_for_eco0_SHIFT                      20
#define BCHP_UHFR_PLL_reserved_for_eco0_DEFAULT                    0x00000000

/* UHFR :: PLL :: PLL_CNT [19:00] */
#define BCHP_UHFR_PLL_PLL_CNT_MASK                                 0x000fffff
#define BCHP_UHFR_PLL_PLL_CNT_SHIFT                                0

/***************************************************************************
 *BYP - UHFR Bypass Control Register
 ***************************************************************************/
/* UHFR :: BYP :: reserved_for_eco0 [31:17] */
#define BCHP_UHFR_BYP_reserved_for_eco0_MASK                       0xfffe0000
#define BCHP_UHFR_BYP_reserved_for_eco0_SHIFT                      17
#define BCHP_UHFR_BYP_reserved_for_eco0_DEFAULT                    0x00000000

/* UHFR :: BYP :: DIN_FIFO_BYP [16:16] */
#define BCHP_UHFR_BYP_DIN_FIFO_BYP_MASK                            0x00010000
#define BCHP_UHFR_BYP_DIN_FIFO_BYP_SHIFT                           16
#define BCHP_UHFR_BYP_DIN_FIFO_BYP_DEFAULT                         0x00000000

/* UHFR :: BYP :: reserved_for_eco1 [15:13] */
#define BCHP_UHFR_BYP_reserved_for_eco1_MASK                       0x0000e000
#define BCHP_UHFR_BYP_reserved_for_eco1_SHIFT                      13
#define BCHP_UHFR_BYP_reserved_for_eco1_DEFAULT                    0x00000000

/* UHFR :: BYP :: RSSI_SLOW_MAJ_BYP [12:12] */
#define BCHP_UHFR_BYP_RSSI_SLOW_MAJ_BYP_MASK                       0x00001000
#define BCHP_UHFR_BYP_RSSI_SLOW_MAJ_BYP_SHIFT                      12
#define BCHP_UHFR_BYP_RSSI_SLOW_MAJ_BYP_DEFAULT                    0x00000000

/* UHFR :: BYP :: DOUT_MAJ_BYP [11:11] */
#define BCHP_UHFR_BYP_DOUT_MAJ_BYP_MASK                            0x00000800
#define BCHP_UHFR_BYP_DOUT_MAJ_BYP_SHIFT                           11
#define BCHP_UHFR_BYP_DOUT_MAJ_BYP_DEFAULT                         0x00000000

/* UHFR :: BYP :: reserved_for_eco2 [10:08] */
#define BCHP_UHFR_BYP_reserved_for_eco2_MASK                       0x00000700
#define BCHP_UHFR_BYP_reserved_for_eco2_SHIFT                      8
#define BCHP_UHFR_BYP_reserved_for_eco2_DEFAULT                    0x00000000

/* UHFR :: BYP :: RSSI_SLOW_INT_BYP [07:07] */
#define BCHP_UHFR_BYP_RSSI_SLOW_INT_BYP_MASK                       0x00000080
#define BCHP_UHFR_BYP_RSSI_SLOW_INT_BYP_SHIFT                      7
#define BCHP_UHFR_BYP_RSSI_SLOW_INT_BYP_DEFAULT                    0x00000000

/* UHFR :: BYP :: DC_INT_BYP [06:06] */
#define BCHP_UHFR_BYP_DC_INT_BYP_MASK                              0x00000040
#define BCHP_UHFR_BYP_DC_INT_BYP_SHIFT                             6
#define BCHP_UHFR_BYP_DC_INT_BYP_DEFAULT                           0x00000000

/* UHFR :: BYP :: PHS_INT_BYP [05:05] */
#define BCHP_UHFR_BYP_PHS_INT_BYP_MASK                             0x00000020
#define BCHP_UHFR_BYP_PHS_INT_BYP_SHIFT                            5
#define BCHP_UHFR_BYP_PHS_INT_BYP_DEFAULT                          0x00000000

/* UHFR :: BYP :: reserved_for_eco3 [04:04] */
#define BCHP_UHFR_BYP_reserved_for_eco3_MASK                       0x00000010
#define BCHP_UHFR_BYP_reserved_for_eco3_SHIFT                      4
#define BCHP_UHFR_BYP_reserved_for_eco3_DEFAULT                    0x00000000

/* UHFR :: BYP :: PHS_UNMAP_BYP [03:03] */
#define BCHP_UHFR_BYP_PHS_UNMAP_BYP_MASK                           0x00000008
#define BCHP_UHFR_BYP_PHS_UNMAP_BYP_SHIFT                          3
#define BCHP_UHFR_BYP_PHS_UNMAP_BYP_DEFAULT                        0x00000000

/* UHFR :: BYP :: PHS_DERIV_BYP [02:02] */
#define BCHP_UHFR_BYP_PHS_DERIV_BYP_MASK                           0x00000004
#define BCHP_UHFR_BYP_PHS_DERIV_BYP_SHIFT                          2
#define BCHP_UHFR_BYP_PHS_DERIV_BYP_DEFAULT                        0x00000000

/* UHFR :: BYP :: LPF_BYP [01:01] */
#define BCHP_UHFR_BYP_LPF_BYP_MASK                                 0x00000002
#define BCHP_UHFR_BYP_LPF_BYP_SHIFT                                1
#define BCHP_UHFR_BYP_LPF_BYP_DEFAULT                              0x00000000

/* UHFR :: BYP :: CIC_BYP [00:00] */
#define BCHP_UHFR_BYP_CIC_BYP_MASK                                 0x00000001
#define BCHP_UHFR_BYP_CIC_BYP_SHIFT                                0
#define BCHP_UHFR_BYP_CIC_BYP_DEFAULT                              0x00000000

/***************************************************************************
 *IRPH - UHFR Phase IIR Coefficient/Gain Register
 ***************************************************************************/
/* UHFR :: IRPH :: reserved_for_eco0 [31:25] */
#define BCHP_UHFR_IRPH_reserved_for_eco0_MASK                      0xfe000000
#define BCHP_UHFR_IRPH_reserved_for_eco0_SHIFT                     25
#define BCHP_UHFR_IRPH_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: IRPH :: PHS_INT_FRZ [24:24] */
#define BCHP_UHFR_IRPH_PHS_INT_FRZ_MASK                            0x01000000
#define BCHP_UHFR_IRPH_PHS_INT_FRZ_SHIFT                           24
#define BCHP_UHFR_IRPH_PHS_INT_FRZ_DEFAULT                         0x00000000

/* UHFR :: IRPH :: reserved_for_eco1 [23:20] */
#define BCHP_UHFR_IRPH_reserved_for_eco1_MASK                      0x00f00000
#define BCHP_UHFR_IRPH_reserved_for_eco1_SHIFT                     20
#define BCHP_UHFR_IRPH_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: IRPH :: PHS_GAIN [19:16] */
#define BCHP_UHFR_IRPH_PHS_GAIN_MASK                               0x000f0000
#define BCHP_UHFR_IRPH_PHS_GAIN_SHIFT                              16
#define BCHP_UHFR_IRPH_PHS_GAIN_DEFAULT                            0x00000000

/* UHFR :: IRPH :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_IRPH_reserved_for_eco2_MASK                      0x0000e000
#define BCHP_UHFR_IRPH_reserved_for_eco2_SHIFT                     13
#define BCHP_UHFR_IRPH_reserved_for_eco2_DEFAULT                   0x00000000

/* UHFR :: IRPH :: PHS_COEF_B [12:08] */
#define BCHP_UHFR_IRPH_PHS_COEF_B_MASK                             0x00001f00
#define BCHP_UHFR_IRPH_PHS_COEF_B_SHIFT                            8
#define BCHP_UHFR_IRPH_PHS_COEF_B_DEFAULT                          0x00000000

/* UHFR :: IRPH :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_IRPH_reserved_for_eco3_MASK                      0x000000e0
#define BCHP_UHFR_IRPH_reserved_for_eco3_SHIFT                     5
#define BCHP_UHFR_IRPH_reserved_for_eco3_DEFAULT                   0x00000000

/* UHFR :: IRPH :: PHS_COEF_A [04:00] */
#define BCHP_UHFR_IRPH_PHS_COEF_A_MASK                             0x0000001f
#define BCHP_UHFR_IRPH_PHS_COEF_A_SHIFT                            0
#define BCHP_UHFR_IRPH_PHS_COEF_A_DEFAULT                          0x00000000

/***************************************************************************
 *IRDC - UHFR DC Offset IIR Coefficient/Gain Register
 ***************************************************************************/
/* UHFR :: IRDC :: reserved_for_eco0 [31:30] */
#define BCHP_UHFR_IRDC_reserved_for_eco0_MASK                      0xc0000000
#define BCHP_UHFR_IRDC_reserved_for_eco0_SHIFT                     30
#define BCHP_UHFR_IRDC_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: IRDC :: DOUT_HYST_ENBL [29:29] */
#define BCHP_UHFR_IRDC_DOUT_HYST_ENBL_MASK                         0x20000000
#define BCHP_UHFR_IRDC_DOUT_HYST_ENBL_SHIFT                        29
#define BCHP_UHFR_IRDC_DOUT_HYST_ENBL_DEFAULT                      0x00000000

/* UHFR :: IRDC :: DC_IIR_IN_SEL [28:28] */
#define BCHP_UHFR_IRDC_DC_IIR_IN_SEL_MASK                          0x10000000
#define BCHP_UHFR_IRDC_DC_IIR_IN_SEL_SHIFT                         28
#define BCHP_UHFR_IRDC_DC_IIR_IN_SEL_DEFAULT                       0x00000000

/* UHFR :: IRDC :: DOUT_MAJ_DEC_RATIO [27:26] */
#define BCHP_UHFR_IRDC_DOUT_MAJ_DEC_RATIO_MASK                     0x0c000000
#define BCHP_UHFR_IRDC_DOUT_MAJ_DEC_RATIO_SHIFT                    26
#define BCHP_UHFR_IRDC_DOUT_MAJ_DEC_RATIO_DEFAULT                  0x00000000

/* UHFR :: IRDC :: DOUT_MAJ_DET_ENBL [25:25] */
#define BCHP_UHFR_IRDC_DOUT_MAJ_DET_ENBL_MASK                      0x02000000
#define BCHP_UHFR_IRDC_DOUT_MAJ_DET_ENBL_SHIFT                     25
#define BCHP_UHFR_IRDC_DOUT_MAJ_DET_ENBL_DEFAULT                   0x00000000

/* UHFR :: IRDC :: reserved_for_eco1 [24:20] */
#define BCHP_UHFR_IRDC_reserved_for_eco1_MASK                      0x01f00000
#define BCHP_UHFR_IRDC_reserved_for_eco1_SHIFT                     20
#define BCHP_UHFR_IRDC_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: IRDC :: DC_GAIN [19:16] */
#define BCHP_UHFR_IRDC_DC_GAIN_MASK                                0x000f0000
#define BCHP_UHFR_IRDC_DC_GAIN_SHIFT                               16
#define BCHP_UHFR_IRDC_DC_GAIN_DEFAULT                             0x00000000

/* UHFR :: IRDC :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_IRDC_reserved_for_eco2_MASK                      0x0000e000
#define BCHP_UHFR_IRDC_reserved_for_eco2_SHIFT                     13
#define BCHP_UHFR_IRDC_reserved_for_eco2_DEFAULT                   0x00000000

/* UHFR :: IRDC :: DC_COEF_B [12:08] */
#define BCHP_UHFR_IRDC_DC_COEF_B_MASK                              0x00001f00
#define BCHP_UHFR_IRDC_DC_COEF_B_SHIFT                             8
#define BCHP_UHFR_IRDC_DC_COEF_B_DEFAULT                           0x00000000

/* UHFR :: IRDC :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_IRDC_reserved_for_eco3_MASK                      0x000000e0
#define BCHP_UHFR_IRDC_reserved_for_eco3_SHIFT                     5
#define BCHP_UHFR_IRDC_reserved_for_eco3_DEFAULT                   0x00000000

/* UHFR :: IRDC :: DC_COEF_A [04:00] */
#define BCHP_UHFR_IRDC_DC_COEF_A_MASK                              0x0000001f
#define BCHP_UHFR_IRDC_DC_COEF_A_SHIFT                             0
#define BCHP_UHFR_IRDC_DC_COEF_A_DEFAULT                           0x00000000

/***************************************************************************
 *FRZDC - UHFR DC Offset IIR Freeze Control Register
 ***************************************************************************/
/* UHFR :: FRZDC :: reserved_for_eco0 [31:17] */
#define BCHP_UHFR_FRZDC_reserved_for_eco0_MASK                     0xfffe0000
#define BCHP_UHFR_FRZDC_reserved_for_eco0_SHIFT                    17
#define BCHP_UHFR_FRZDC_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: FRZDC :: IRR_CORR_SEL [16:16] */
#define BCHP_UHFR_FRZDC_IRR_CORR_SEL_MASK                          0x00010000
#define BCHP_UHFR_FRZDC_IRR_CORR_SEL_SHIFT                         16
#define BCHP_UHFR_FRZDC_IRR_CORR_SEL_DEFAULT                       0x00000000

/* UHFR :: FRZDC :: reserved_for_eco1 [15:13] */
#define BCHP_UHFR_FRZDC_reserved_for_eco1_MASK                     0x0000e000
#define BCHP_UHFR_FRZDC_reserved_for_eco1_SHIFT                    13
#define BCHP_UHFR_FRZDC_reserved_for_eco1_DEFAULT                  0x00000000

/* UHFR :: FRZDC :: DC_EN_UNFRZ_PR2 [12:12] */
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_PR2_MASK                       0x00001000
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_PR2_SHIFT                      12
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_PR2_DEFAULT                    0x00000000

/* UHFR :: FRZDC :: DC_EN_UNFRZ_PR1 [11:11] */
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_PR1_MASK                       0x00000800
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_PR1_SHIFT                      11
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_PR1_DEFAULT                    0x00000000

/* UHFR :: FRZDC :: DC_EN_UNFRZ_RSSI_FAST [10:10] */
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_RSSI_FAST_MASK                 0x00000400
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_RSSI_FAST_SHIFT                10
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_RSSI_FAST_DEFAULT              0x00000000

/* UHFR :: FRZDC :: DC_EN_UNFRZ_RSSI_SLOW [09:09] */
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_RSSI_SLOW_MASK                 0x00000200
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_RSSI_SLOW_SHIFT                9
#define BCHP_UHFR_FRZDC_DC_EN_UNFRZ_RSSI_SLOW_DEFAULT              0x00000000

/* UHFR :: FRZDC :: DC_IIR_UNFRZ [08:08] */
#define BCHP_UHFR_FRZDC_DC_IIR_UNFRZ_MASK                          0x00000100
#define BCHP_UHFR_FRZDC_DC_IIR_UNFRZ_SHIFT                         8
#define BCHP_UHFR_FRZDC_DC_IIR_UNFRZ_DEFAULT                       0x00000000

/* UHFR :: FRZDC :: reserved_for_eco2 [07:05] */
#define BCHP_UHFR_FRZDC_reserved_for_eco2_MASK                     0x000000e0
#define BCHP_UHFR_FRZDC_reserved_for_eco2_SHIFT                    5
#define BCHP_UHFR_FRZDC_reserved_for_eco2_DEFAULT                  0x00000000

/* UHFR :: FRZDC :: DC_EN_FRZ_PR2 [04:04] */
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_PR2_MASK                         0x00000010
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_PR2_SHIFT                        4
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_PR2_DEFAULT                      0x00000000

/* UHFR :: FRZDC :: DC_EN_FRZ_PR1 [03:03] */
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_PR1_MASK                         0x00000008
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_PR1_SHIFT                        3
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_PR1_DEFAULT                      0x00000000

/* UHFR :: FRZDC :: DC_EN_FRZ_RSSI_FAST [02:02] */
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_RSSI_FAST_MASK                   0x00000004
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_RSSI_FAST_SHIFT                  2
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_RSSI_FAST_DEFAULT                0x00000000

/* UHFR :: FRZDC :: DC_EN_FRZ_RSSI_SLOW [01:01] */
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_RSSI_SLOW_MASK                   0x00000002
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_RSSI_SLOW_SHIFT                  1
#define BCHP_UHFR_FRZDC_DC_EN_FRZ_RSSI_SLOW_DEFAULT                0x00000000

/* UHFR :: FRZDC :: DC_IIR_FRZ [00:00] */
#define BCHP_UHFR_FRZDC_DC_IIR_FRZ_MASK                            0x00000001
#define BCHP_UHFR_FRZDC_DC_IIR_FRZ_SHIFT                           0
#define BCHP_UHFR_FRZDC_DC_IIR_FRZ_DEFAULT                         0x00000000

/***************************************************************************
 *FRZMM - UHFR Min/Max Freeze Control Register
 ***************************************************************************/
/* UHFR :: FRZMM :: reserved_for_eco0 [31:29] */
#define BCHP_UHFR_FRZMM_reserved_for_eco0_MASK                     0xe0000000
#define BCHP_UHFR_FRZMM_reserved_for_eco0_SHIFT                    29
#define BCHP_UHFR_FRZMM_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_UNFRZ_PR2 [28:28] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_PR2_MASK                   0x10000000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_PR2_SHIFT                  28
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_PR2_DEFAULT                0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_UNFRZ_PR1 [27:27] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_PR1_MASK                   0x08000000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_PR1_SHIFT                  27
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_PR1_DEFAULT                0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_UNFRZ_RSSI_FAST [26:26] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_RSSI_FAST_MASK             0x04000000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_RSSI_FAST_SHIFT            26
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_RSSI_FAST_DEFAULT          0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_UNFRZ_RSSI_SLOW [25:25] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_RSSI_SLOW_MASK             0x02000000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_RSSI_SLOW_SHIFT            25
#define BCHP_UHFR_FRZMM_MM_ADC_EN_UNFRZ_RSSI_SLOW_DEFAULT          0x00000000

/* UHFR :: FRZMM :: MM_ADC_UNFRZ [24:24] */
#define BCHP_UHFR_FRZMM_MM_ADC_UNFRZ_MASK                          0x01000000
#define BCHP_UHFR_FRZMM_MM_ADC_UNFRZ_SHIFT                         24
#define BCHP_UHFR_FRZMM_MM_ADC_UNFRZ_DEFAULT                       0x00000000

/* UHFR :: FRZMM :: reserved_for_eco1 [23:21] */
#define BCHP_UHFR_FRZMM_reserved_for_eco1_MASK                     0x00e00000
#define BCHP_UHFR_FRZMM_reserved_for_eco1_SHIFT                    21
#define BCHP_UHFR_FRZMM_reserved_for_eco1_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_FRZ_PR2 [20:20] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_PR2_MASK                     0x00100000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_PR2_SHIFT                    20
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_PR2_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_FRZ_PR1 [19:19] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_PR1_MASK                     0x00080000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_PR1_SHIFT                    19
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_PR1_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_FRZ_RSSI_FAST [18:18] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_RSSI_FAST_MASK               0x00040000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_RSSI_FAST_SHIFT              18
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_RSSI_FAST_DEFAULT            0x00000000

/* UHFR :: FRZMM :: MM_ADC_EN_FRZ_RSSI_SLOW [17:17] */
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_RSSI_SLOW_MASK               0x00020000
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_RSSI_SLOW_SHIFT              17
#define BCHP_UHFR_FRZMM_MM_ADC_EN_FRZ_RSSI_SLOW_DEFAULT            0x00000000

/* UHFR :: FRZMM :: MM_ADC_FRZ [16:16] */
#define BCHP_UHFR_FRZMM_MM_ADC_FRZ_MASK                            0x00010000
#define BCHP_UHFR_FRZMM_MM_ADC_FRZ_SHIFT                           16
#define BCHP_UHFR_FRZMM_MM_ADC_FRZ_DEFAULT                         0x00000000

/* UHFR :: FRZMM :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_FRZMM_reserved_for_eco2_MASK                     0x0000e000
#define BCHP_UHFR_FRZMM_reserved_for_eco2_SHIFT                    13
#define BCHP_UHFR_FRZMM_reserved_for_eco2_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_UNFRZ_PR2 [12:12] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_PR2_MASK                   0x00001000
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_PR2_SHIFT                  12
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_PR2_DEFAULT                0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_UNFRZ_PR1 [11:11] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_PR1_MASK                   0x00000800
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_PR1_SHIFT                  11
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_PR1_DEFAULT                0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_UNFRZ_RSSI_FAST [10:10] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_RSSI_FAST_MASK             0x00000400
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_RSSI_FAST_SHIFT            10
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_RSSI_FAST_DEFAULT          0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_UNFRZ_RSSI_SLOW [09:09] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_RSSI_SLOW_MASK             0x00000200
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_RSSI_SLOW_SHIFT            9
#define BCHP_UHFR_FRZMM_MM_PHS_EN_UNFRZ_RSSI_SLOW_DEFAULT          0x00000000

/* UHFR :: FRZMM :: MM_PHS_UNFRZ [08:08] */
#define BCHP_UHFR_FRZMM_MM_PHS_UNFRZ_MASK                          0x00000100
#define BCHP_UHFR_FRZMM_MM_PHS_UNFRZ_SHIFT                         8
#define BCHP_UHFR_FRZMM_MM_PHS_UNFRZ_DEFAULT                       0x00000000

/* UHFR :: FRZMM :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_FRZMM_reserved_for_eco3_MASK                     0x000000e0
#define BCHP_UHFR_FRZMM_reserved_for_eco3_SHIFT                    5
#define BCHP_UHFR_FRZMM_reserved_for_eco3_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_FRZ_PR2 [04:04] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_PR2_MASK                     0x00000010
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_PR2_SHIFT                    4
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_PR2_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_FRZ_PR1 [03:03] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_PR1_MASK                     0x00000008
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_PR1_SHIFT                    3
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_PR1_DEFAULT                  0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_FRZ_RSSI_FAST [02:02] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_RSSI_FAST_MASK               0x00000004
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_RSSI_FAST_SHIFT              2
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_RSSI_FAST_DEFAULT            0x00000000

/* UHFR :: FRZMM :: MM_PHS_EN_FRZ_RSSI_SLOW [01:01] */
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_RSSI_SLOW_MASK               0x00000002
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_RSSI_SLOW_SHIFT              1
#define BCHP_UHFR_FRZMM_MM_PHS_EN_FRZ_RSSI_SLOW_DEFAULT            0x00000000

/* UHFR :: FRZMM :: MM_PHS_FRZ [00:00] */
#define BCHP_UHFR_FRZMM_MM_PHS_FRZ_MASK                            0x00000001
#define BCHP_UHFR_FRZMM_MM_PHS_FRZ_SHIFT                           0
#define BCHP_UHFR_FRZMM_MM_PHS_FRZ_DEFAULT                         0x00000000

/***************************************************************************
 *PDAS - UHFR Cordic Amplitude Slow IIR Filter Control Register
 ***************************************************************************/
/* UHFR :: PDAS :: RSSI_SLOW_MAJ_DEC_RATIO [31:28] */
#define BCHP_UHFR_PDAS_RSSI_SLOW_MAJ_DEC_RATIO_MASK                0xf0000000
#define BCHP_UHFR_PDAS_RSSI_SLOW_MAJ_DEC_RATIO_SHIFT               28
#define BCHP_UHFR_PDAS_RSSI_SLOW_MAJ_DEC_RATIO_DEFAULT             0x00000000

/* UHFR :: PDAS :: reserved_for_eco0 [27:26] */
#define BCHP_UHFR_PDAS_reserved_for_eco0_MASK                      0x0c000000
#define BCHP_UHFR_PDAS_reserved_for_eco0_SHIFT                     26
#define BCHP_UHFR_PDAS_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: PDAS :: RSSI_SLOW_MAJ_DET_ENBL [25:25] */
#define BCHP_UHFR_PDAS_RSSI_SLOW_MAJ_DET_ENBL_MASK                 0x02000000
#define BCHP_UHFR_PDAS_RSSI_SLOW_MAJ_DET_ENBL_SHIFT                25
#define BCHP_UHFR_PDAS_RSSI_SLOW_MAJ_DET_ENBL_DEFAULT              0x00000000

/* UHFR :: PDAS :: RSSI_SLOW_IIR_FRZ [24:24] */
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_FRZ_MASK                      0x01000000
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_FRZ_SHIFT                     24
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_FRZ_DEFAULT                   0x00000000

/* UHFR :: PDAS :: reserved_for_eco1 [23:19] */
#define BCHP_UHFR_PDAS_reserved_for_eco1_MASK                      0x00f80000
#define BCHP_UHFR_PDAS_reserved_for_eco1_SHIFT                     19
#define BCHP_UHFR_PDAS_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: PDAS :: RSSI_SLOW_IIR_SQR_SHFT [18:17] */
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_SQR_SHFT_MASK                 0x00060000
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_SQR_SHFT_SHIFT                17
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_SQR_SHFT_DEFAULT              0x00000000

/* UHFR :: PDAS :: RSSI_SLOW_SQR_ABS [16:16] */
#define BCHP_UHFR_PDAS_RSSI_SLOW_SQR_ABS_MASK                      0x00010000
#define BCHP_UHFR_PDAS_RSSI_SLOW_SQR_ABS_SHIFT                     16
#define BCHP_UHFR_PDAS_RSSI_SLOW_SQR_ABS_DEFAULT                   0x00000000

/* UHFR :: PDAS :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_PDAS_reserved_for_eco2_MASK                      0x0000e000
#define BCHP_UHFR_PDAS_reserved_for_eco2_SHIFT                     13
#define BCHP_UHFR_PDAS_reserved_for_eco2_DEFAULT                   0x00000000

/* UHFR :: PDAS :: RSSI_SLOW_IIR_COEF_B [12:08] */
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_COEF_B_MASK                   0x00001f00
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_COEF_B_SHIFT                  8
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_COEF_B_DEFAULT                0x00000000

/* UHFR :: PDAS :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_PDAS_reserved_for_eco3_MASK                      0x000000e0
#define BCHP_UHFR_PDAS_reserved_for_eco3_SHIFT                     5
#define BCHP_UHFR_PDAS_reserved_for_eco3_DEFAULT                   0x00000000

/* UHFR :: PDAS :: RSSI_SLOW_IIR_COEF_A [04:00] */
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_COEF_A_MASK                   0x0000001f
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_COEF_A_SHIFT                  0
#define BCHP_UHFR_PDAS_RSSI_SLOW_IIR_COEF_A_DEFAULT                0x00000000

/***************************************************************************
 *PTPTM - UHFR Preamble to Preamble Timer Register
 ***************************************************************************/
/* UHFR :: PTPTM :: ptp_timer [31:00] */
#define BCHP_UHFR_PTPTM_ptp_timer_MASK                             0xffffffff
#define BCHP_UHFR_PTPTM_ptp_timer_SHIFT                            0
#define BCHP_UHFR_PTPTM_ptp_timer_DEFAULT                          0x00000000

/***************************************************************************
 *PTPTO - UHFR Preamble to Preamble Timer Timeout Limit
 ***************************************************************************/
/* UHFR :: PTPTO :: ptp_timer_tmout [31:00] */
#define BCHP_UHFR_PTPTO_ptp_timer_tmout_MASK                       0xffffffff
#define BCHP_UHFR_PTPTO_ptp_timer_tmout_SHIFT                      0
#define BCHP_UHFR_PTPTO_ptp_timer_tmout_DEFAULT                    0x00000000

/***************************************************************************
 *ERRT - UHFR Preamble 1 Packet Counter Register
 ***************************************************************************/
/* UHFR :: ERRT :: bcherr_pr1_cntr [31:16] */
#define BCHP_UHFR_ERRT_bcherr_pr1_cntr_MASK                        0xffff0000
#define BCHP_UHFR_ERRT_bcherr_pr1_cntr_SHIFT                       16
#define BCHP_UHFR_ERRT_bcherr_pr1_cntr_DEFAULT                     0x00000000

/* UHFR :: ERRT :: pckt_pr1_cntr [15:00] */
#define BCHP_UHFR_ERRT_pckt_pr1_cntr_MASK                          0x0000ffff
#define BCHP_UHFR_ERRT_pckt_pr1_cntr_SHIFT                         0
#define BCHP_UHFR_ERRT_pckt_pr1_cntr_DEFAULT                       0x00000000

/***************************************************************************
 *PDCTL - UHFR Power Detector Control Register
 ***************************************************************************/
/* UHFR :: PDCTL :: reserved_for_eco0 [31:12] */
#define BCHP_UHFR_PDCTL_reserved_for_eco0_MASK                     0xfffff000
#define BCHP_UHFR_PDCTL_reserved_for_eco0_SHIFT                    12
#define BCHP_UHFR_PDCTL_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: PDCTL :: COLL_EXT_DELAY [11:08] */
#define BCHP_UHFR_PDCTL_COLL_EXT_DELAY_MASK                        0x00000f00
#define BCHP_UHFR_PDCTL_COLL_EXT_DELAY_SHIFT                       8
#define BCHP_UHFR_PDCTL_COLL_EXT_DELAY_DEFAULT                     0x00000000

/* UHFR :: PDCTL :: COLL_ADC_SEL [07:07] */
#define BCHP_UHFR_PDCTL_COLL_ADC_SEL_MASK                          0x00000080
#define BCHP_UHFR_PDCTL_COLL_ADC_SEL_SHIFT                         7
#define BCHP_UHFR_PDCTL_COLL_ADC_SEL_DEFAULT                       0x00000000

/* UHFR :: PDCTL :: COLL_RSSI_SEL [06:06] */
#define BCHP_UHFR_PDCTL_COLL_RSSI_SEL_MASK                         0x00000040
#define BCHP_UHFR_PDCTL_COLL_RSSI_SEL_SHIFT                        6
#define BCHP_UHFR_PDCTL_COLL_RSSI_SEL_DEFAULT                      0x00000000

/* UHFR :: PDCTL :: RSSI_ADC_SEL [05:05] */
#define BCHP_UHFR_PDCTL_RSSI_ADC_SEL_MASK                          0x00000020
#define BCHP_UHFR_PDCTL_RSSI_ADC_SEL_SHIFT                         5
#define BCHP_UHFR_PDCTL_RSSI_ADC_SEL_DEFAULT                       0x00000000

/* UHFR :: PDCTL :: RSSI_SEL [04:04] */
#define BCHP_UHFR_PDCTL_RSSI_SEL_MASK                              0x00000010
#define BCHP_UHFR_PDCTL_RSSI_SEL_SHIFT                             4
#define BCHP_UHFR_PDCTL_RSSI_SEL_DEFAULT                           0x00000000

/* UHFR :: PDCTL :: reserved_for_eco1 [03:03] */
#define BCHP_UHFR_PDCTL_reserved_for_eco1_MASK                     0x00000008
#define BCHP_UHFR_PDCTL_reserved_for_eco1_SHIFT                    3
#define BCHP_UHFR_PDCTL_reserved_for_eco1_DEFAULT                  0x00000000

/* UHFR :: PDCTL :: DC_IIR_SEL [02:02] */
#define BCHP_UHFR_PDCTL_DC_IIR_SEL_MASK                            0x00000004
#define BCHP_UHFR_PDCTL_DC_IIR_SEL_SHIFT                           2
#define BCHP_UHFR_PDCTL_DC_IIR_SEL_DEFAULT                         0x00000000

/* UHFR :: PDCTL :: reserved_for_eco2 [01:01] */
#define BCHP_UHFR_PDCTL_reserved_for_eco2_MASK                     0x00000002
#define BCHP_UHFR_PDCTL_reserved_for_eco2_SHIFT                    1
#define BCHP_UHFR_PDCTL_reserved_for_eco2_DEFAULT                  0x00000000

/* UHFR :: PDCTL :: MM_ADC_IN_SEL [00:00] */
#define BCHP_UHFR_PDCTL_MM_ADC_IN_SEL_MASK                         0x00000001
#define BCHP_UHFR_PDCTL_MM_ADC_IN_SEL_SHIFT                        0
#define BCHP_UHFR_PDCTL_MM_ADC_IN_SEL_DEFAULT                      0x00000000

/***************************************************************************
 *TPCTL - UHFR Testport Control Register
 ***************************************************************************/
/* UHFR :: TPCTL :: reserved_for_eco0 [31:23] */
#define BCHP_UHFR_TPCTL_reserved_for_eco0_MASK                     0xff800000
#define BCHP_UHFR_TPCTL_reserved_for_eco0_SHIFT                    23
#define BCHP_UHFR_TPCTL_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: TPCTL :: TP_OUT_LSB_SEL [22:20] */
#define BCHP_UHFR_TPCTL_TP_OUT_LSB_SEL_MASK                        0x00700000
#define BCHP_UHFR_TPCTL_TP_OUT_LSB_SEL_SHIFT                       20
#define BCHP_UHFR_TPCTL_TP_OUT_LSB_SEL_DEFAULT                     0x00000000

/* UHFR :: TPCTL :: TP_OUT_COR_SEL [19:16] */
#define BCHP_UHFR_TPCTL_TP_OUT_COR_SEL_MASK                        0x000f0000
#define BCHP_UHFR_TPCTL_TP_OUT_COR_SEL_SHIFT                       16
#define BCHP_UHFR_TPCTL_TP_OUT_COR_SEL_DEFAULT                     0x00000000

/* UHFR :: TPCTL :: TP_OUT_DIRECT_SEL [15:15] */
#define BCHP_UHFR_TPCTL_TP_OUT_DIRECT_SEL_MASK                     0x00008000
#define BCHP_UHFR_TPCTL_TP_OUT_DIRECT_SEL_SHIFT                    15
#define BCHP_UHFR_TPCTL_TP_OUT_DIRECT_SEL_DEFAULT                  0x00000000

/* UHFR :: TPCTL :: reserved_for_eco1 [14:14] */
#define BCHP_UHFR_TPCTL_reserved_for_eco1_MASK                     0x00004000
#define BCHP_UHFR_TPCTL_reserved_for_eco1_SHIFT                    14
#define BCHP_UHFR_TPCTL_reserved_for_eco1_DEFAULT                  0x00000000

/* UHFR :: TPCTL :: TP_OUT_MUX_SEL [13:08] */
#define BCHP_UHFR_TPCTL_TP_OUT_MUX_SEL_MASK                        0x00003f00
#define BCHP_UHFR_TPCTL_TP_OUT_MUX_SEL_SHIFT                       8
#define BCHP_UHFR_TPCTL_TP_OUT_MUX_SEL_DEFAULT                     0x00000000

/* UHFR :: TPCTL :: reserved_for_eco2 [07:07] */
#define BCHP_UHFR_TPCTL_reserved_for_eco2_MASK                     0x00000080
#define BCHP_UHFR_TPCTL_reserved_for_eco2_SHIFT                    7
#define BCHP_UHFR_TPCTL_reserved_for_eco2_DEFAULT                  0x00000000

/* UHFR :: TPCTL :: TP_IN_PR_CORR [06:06] */
#define BCHP_UHFR_TPCTL_TP_IN_PR_CORR_MASK                         0x00000040
#define BCHP_UHFR_TPCTL_TP_IN_PR_CORR_SHIFT                        6
#define BCHP_UHFR_TPCTL_TP_IN_PR_CORR_DEFAULT                      0x00000000

/* UHFR :: TPCTL :: TP_IN_PR_UPG [05:05] */
#define BCHP_UHFR_TPCTL_TP_IN_PR_UPG_MASK                          0x00000020
#define BCHP_UHFR_TPCTL_TP_IN_PR_UPG_SHIFT                         5
#define BCHP_UHFR_TPCTL_TP_IN_PR_UPG_DEFAULT                       0x00000000

/* UHFR :: TPCTL :: ADCSEL2_INV [04:04] */
#define BCHP_UHFR_TPCTL_ADCSEL2_INV_MASK                           0x00000010
#define BCHP_UHFR_TPCTL_ADCSEL2_INV_SHIFT                          4
#define BCHP_UHFR_TPCTL_ADCSEL2_INV_DEFAULT                        0x00000000

/* UHFR :: TPCTL :: TP_IN_SELECT [03:00] */
#define BCHP_UHFR_TPCTL_TP_IN_SELECT_MASK                          0x0000000f
#define BCHP_UHFR_TPCTL_TP_IN_SELECT_SHIFT                         0
#define BCHP_UHFR_TPCTL_TP_IN_SELECT_DEFAULT                       0x00000000

/***************************************************************************
 *COR1 - UHFR Correlator 1 Register
 ***************************************************************************/
/* UHFR :: COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_COR1_reserved_for_eco0_MASK                      0xff000000
#define BCHP_UHFR_COR1_reserved_for_eco0_SHIFT                     24
#define BCHP_UHFR_COR1_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR1 :: tmadj_dec_freq [23:20] */
#define BCHP_UHFR_COR1_tmadj_dec_freq_MASK                         0x00f00000
#define BCHP_UHFR_COR1_tmadj_dec_freq_SHIFT                        20
#define BCHP_UHFR_COR1_tmadj_dec_freq_DEFAULT                      0x00000000

/* UHFR :: COR1 :: tmadj_dec_adj [19:19] */
#define BCHP_UHFR_COR1_tmadj_dec_adj_MASK                          0x00080000
#define BCHP_UHFR_COR1_tmadj_dec_adj_SHIFT                         19
#define BCHP_UHFR_COR1_tmadj_dec_adj_DEFAULT                       0x00000000

/* UHFR :: COR1 :: tmadj_dec_en [18:18] */
#define BCHP_UHFR_COR1_tmadj_dec_en_MASK                           0x00040000
#define BCHP_UHFR_COR1_tmadj_dec_en_SHIFT                          18
#define BCHP_UHFR_COR1_tmadj_dec_en_DEFAULT                        0x00000000

/* UHFR :: COR1 :: alt_dec_en [17:17] */
#define BCHP_UHFR_COR1_alt_dec_en_MASK                             0x00020000
#define BCHP_UHFR_COR1_alt_dec_en_SHIFT                            17
#define BCHP_UHFR_COR1_alt_dec_en_DEFAULT                          0x00000000

/* UHFR :: COR1 :: altmode_en [16:16] */
#define BCHP_UHFR_COR1_altmode_en_MASK                             0x00010000
#define BCHP_UHFR_COR1_altmode_en_SHIFT                            16
#define BCHP_UHFR_COR1_altmode_en_DEFAULT                          0x00000000

/* UHFR :: COR1 :: tmadj_rst_en [15:15] */
#define BCHP_UHFR_COR1_tmadj_rst_en_MASK                           0x00008000
#define BCHP_UHFR_COR1_tmadj_rst_en_SHIFT                          15
#define BCHP_UHFR_COR1_tmadj_rst_en_DEFAULT                        0x00000000

/* UHFR :: COR1 :: rssi_gate_en [14:14] */
#define BCHP_UHFR_COR1_rssi_gate_en_MASK                           0x00004000
#define BCHP_UHFR_COR1_rssi_gate_en_SHIFT                          14
#define BCHP_UHFR_COR1_rssi_gate_en_DEFAULT                        0x00000000

/* UHFR :: COR1 :: noint_synd_err2 [13:13] */
#define BCHP_UHFR_COR1_noint_synd_err2_MASK                        0x00002000
#define BCHP_UHFR_COR1_noint_synd_err2_SHIFT                       13
#define BCHP_UHFR_COR1_noint_synd_err2_DEFAULT                     0x00000000

/* UHFR :: COR1 :: noint_synd_err1 [12:12] */
#define BCHP_UHFR_COR1_noint_synd_err1_MASK                        0x00001000
#define BCHP_UHFR_COR1_noint_synd_err1_SHIFT                       12
#define BCHP_UHFR_COR1_noint_synd_err1_DEFAULT                     0x00000000

/* UHFR :: COR1 :: tmadj_en [11:11] */
#define BCHP_UHFR_COR1_tmadj_en_MASK                               0x00000800
#define BCHP_UHFR_COR1_tmadj_en_SHIFT                              11
#define BCHP_UHFR_COR1_tmadj_en_DEFAULT                            0x00000000

/* UHFR :: COR1 :: pchk_full [10:10] */
#define BCHP_UHFR_COR1_pchk_full_MASK                              0x00000400
#define BCHP_UHFR_COR1_pchk_full_SHIFT                             10
#define BCHP_UHFR_COR1_pchk_full_DEFAULT                           0x00000000

/* UHFR :: COR1 :: dres_from_lsb [09:09] */
#define BCHP_UHFR_COR1_dres_from_lsb_MASK                          0x00000200
#define BCHP_UHFR_COR1_dres_from_lsb_SHIFT                         9
#define BCHP_UHFR_COR1_dres_from_lsb_DEFAULT                       0x00000000

/* UHFR :: COR1 :: data_rev [08:08] */
#define BCHP_UHFR_COR1_data_rev_MASK                               0x00000100
#define BCHP_UHFR_COR1_data_rev_SHIFT                              8
#define BCHP_UHFR_COR1_data_rev_DEFAULT                            0x00000000

/* UHFR :: COR1 :: ddclcal_en [07:07] */
#define BCHP_UHFR_COR1_ddclcal_en_MASK                             0x00000080
#define BCHP_UHFR_COR1_ddclcal_en_SHIFT                            7
#define BCHP_UHFR_COR1_ddclcal_en_DEFAULT                          0x00000000

/* UHFR :: COR1 :: pr2_srch_only [06:06] */
#define BCHP_UHFR_COR1_pr2_srch_only_MASK                          0x00000040
#define BCHP_UHFR_COR1_pr2_srch_only_SHIFT                         6
#define BCHP_UHFR_COR1_pr2_srch_only_DEFAULT                       0x00000000

/* UHFR :: COR1 :: pr1_srch_only [05:05] */
#define BCHP_UHFR_COR1_pr1_srch_only_MASK                          0x00000020
#define BCHP_UHFR_COR1_pr1_srch_only_SHIFT                         5
#define BCHP_UHFR_COR1_pr1_srch_only_DEFAULT                       0x00000000

/* UHFR :: COR1 :: srch_w_enable [04:04] */
#define BCHP_UHFR_COR1_srch_w_enable_MASK                          0x00000010
#define BCHP_UHFR_COR1_srch_w_enable_SHIFT                         4
#define BCHP_UHFR_COR1_srch_w_enable_DEFAULT                       0x00000000

/* UHFR :: COR1 :: rssi_r_rst_en [03:03] */
#define BCHP_UHFR_COR1_rssi_r_rst_en_MASK                          0x00000008
#define BCHP_UHFR_COR1_rssi_r_rst_en_SHIFT                         3
#define BCHP_UHFR_COR1_rssi_r_rst_en_DEFAULT                       0x00000000

/* UHFR :: COR1 :: pk_rssi_vld_en [02:02] */
#define BCHP_UHFR_COR1_pk_rssi_vld_en_MASK                         0x00000004
#define BCHP_UHFR_COR1_pk_rssi_vld_en_SHIFT                        2
#define BCHP_UHFR_COR1_pk_rssi_vld_en_DEFAULT                      0x00000000

/* UHFR :: COR1 :: latency_11ms [01:01] */
#define BCHP_UHFR_COR1_latency_11ms_MASK                           0x00000002
#define BCHP_UHFR_COR1_latency_11ms_SHIFT                          1
#define BCHP_UHFR_COR1_latency_11ms_DEFAULT                        0x00000001

/* UHFR :: COR1 :: noise_corr_det [00:00] */
#define BCHP_UHFR_COR1_noise_corr_det_MASK                         0x00000001
#define BCHP_UHFR_COR1_noise_corr_det_SHIFT                        0
#define BCHP_UHFR_COR1_noise_corr_det_DEFAULT                      0x00000000

/***************************************************************************
 *COR2 - UHFR Correlator 2 Register
 ***************************************************************************/
/* UHFR :: COR2 :: self_tmadj [31:31] */
#define BCHP_UHFR_COR2_self_tmadj_MASK                             0x80000000
#define BCHP_UHFR_COR2_self_tmadj_SHIFT                            31
#define BCHP_UHFR_COR2_self_tmadj_DEFAULT                          0x00000000

/* UHFR :: COR2 :: reserved_for_eco0 [30:30] */
#define BCHP_UHFR_COR2_reserved_for_eco0_MASK                      0x40000000
#define BCHP_UHFR_COR2_reserved_for_eco0_SHIFT                     30
#define BCHP_UHFR_COR2_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR2 :: early_cnt_nominal [29:24] */
#define BCHP_UHFR_COR2_early_cnt_nominal_MASK                      0x3f000000
#define BCHP_UHFR_COR2_early_cnt_nominal_SHIFT                     24
#define BCHP_UHFR_COR2_early_cnt_nominal_DEFAULT                   0x00000000

/* UHFR :: COR2 :: reserved_for_eco1 [23:21] */
#define BCHP_UHFR_COR2_reserved_for_eco1_MASK                      0x00e00000
#define BCHP_UHFR_COR2_reserved_for_eco1_SHIFT                     21
#define BCHP_UHFR_COR2_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: COR2 :: wait_time2 [20:16] */
#define BCHP_UHFR_COR2_wait_time2_MASK                             0x001f0000
#define BCHP_UHFR_COR2_wait_time2_SHIFT                            16
#define BCHP_UHFR_COR2_wait_time2_DEFAULT                          0x00000015

/* UHFR :: COR2 :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_COR2_reserved_for_eco2_MASK                      0x0000e000
#define BCHP_UHFR_COR2_reserved_for_eco2_SHIFT                     13
#define BCHP_UHFR_COR2_reserved_for_eco2_DEFAULT                   0x00000000

/* UHFR :: COR2 :: wait_time_dec [12:08] */
#define BCHP_UHFR_COR2_wait_time_dec_MASK                          0x00001f00
#define BCHP_UHFR_COR2_wait_time_dec_SHIFT                         8
#define BCHP_UHFR_COR2_wait_time_dec_DEFAULT                       0x00000014

/* UHFR :: COR2 :: reserved_for_eco3 [07:07] */
#define BCHP_UHFR_COR2_reserved_for_eco3_MASK                      0x00000080
#define BCHP_UHFR_COR2_reserved_for_eco3_SHIFT                     7
#define BCHP_UHFR_COR2_reserved_for_eco3_DEFAULT                   0x00000000

/* UHFR :: COR2 :: scale_tmadj [06:04] */
#define BCHP_UHFR_COR2_scale_tmadj_MASK                            0x00000070
#define BCHP_UHFR_COR2_scale_tmadj_SHIFT                           4
#define BCHP_UHFR_COR2_scale_tmadj_DEFAULT                         0x00000000

/* UHFR :: COR2 :: reserved_for_eco4 [03:03] */
#define BCHP_UHFR_COR2_reserved_for_eco4_MASK                      0x00000008
#define BCHP_UHFR_COR2_reserved_for_eco4_SHIFT                     3
#define BCHP_UHFR_COR2_reserved_for_eco4_DEFAULT                   0x00000000

/* UHFR :: COR2 :: ovs_sel [02:00] */
#define BCHP_UHFR_COR2_ovs_sel_MASK                                0x00000007
#define BCHP_UHFR_COR2_ovs_sel_SHIFT                               0
#define BCHP_UHFR_COR2_ovs_sel_DEFAULT                             0x00000000

/***************************************************************************
 *COR3 - UHFR Correlator 3 Register
 ***************************************************************************/
/* UHFR :: COR3 :: thresh [31:16] */
#define BCHP_UHFR_COR3_thresh_MASK                                 0xffff0000
#define BCHP_UHFR_COR3_thresh_SHIFT                                16
#define BCHP_UHFR_COR3_thresh_DEFAULT                              0x00000000

/* UHFR :: COR3 :: reserved_for_eco0 [15:13] */
#define BCHP_UHFR_COR3_reserved_for_eco0_MASK                      0x0000e000
#define BCHP_UHFR_COR3_reserved_for_eco0_SHIFT                     13
#define BCHP_UHFR_COR3_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR3 :: rssi_window_off [12:08] */
#define BCHP_UHFR_COR3_rssi_window_off_MASK                        0x00001f00
#define BCHP_UHFR_COR3_rssi_window_off_SHIFT                       8
#define BCHP_UHFR_COR3_rssi_window_off_DEFAULT                     0x00000000

/* UHFR :: COR3 :: reserved_for_eco1 [07:05] */
#define BCHP_UHFR_COR3_reserved_for_eco1_MASK                      0x000000e0
#define BCHP_UHFR_COR3_reserved_for_eco1_SHIFT                     5
#define BCHP_UHFR_COR3_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: COR3 :: rssi_window_on [04:00] */
#define BCHP_UHFR_COR3_rssi_window_on_MASK                         0x0000001f
#define BCHP_UHFR_COR3_rssi_window_on_SHIFT                        0
#define BCHP_UHFR_COR3_rssi_window_on_DEFAULT                      0x00000000

/***************************************************************************
 *COR4 - UHFR Correlator 4 Register
 ***************************************************************************/
/* UHFR :: COR4 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_COR4_reserved_for_eco0_MASK                      0xffc00000
#define BCHP_UHFR_COR4_reserved_for_eco0_SHIFT                     22
#define BCHP_UHFR_COR4_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR4 :: coef1 [21:00] */
#define BCHP_UHFR_COR4_coef1_MASK                                  0x003fffff
#define BCHP_UHFR_COR4_coef1_SHIFT                                 0
#define BCHP_UHFR_COR4_coef1_DEFAULT                               0x00000000

/***************************************************************************
 *COR5 - UHFR Correlator 5 Register
 ***************************************************************************/
/* UHFR :: COR5 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_COR5_reserved_for_eco0_MASK                      0xffc00000
#define BCHP_UHFR_COR5_reserved_for_eco0_SHIFT                     22
#define BCHP_UHFR_COR5_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR5 :: coef1_en [21:00] */
#define BCHP_UHFR_COR5_coef1_en_MASK                               0x003fffff
#define BCHP_UHFR_COR5_coef1_en_SHIFT                              0
#define BCHP_UHFR_COR5_coef1_en_DEFAULT                            0x00000000

/***************************************************************************
 *COR6 - UHFR Correlator 6 Register
 ***************************************************************************/
/* UHFR :: COR6 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_COR6_reserved_for_eco0_MASK                      0xffc00000
#define BCHP_UHFR_COR6_reserved_for_eco0_SHIFT                     22
#define BCHP_UHFR_COR6_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR6 :: dcl1_en [21:00] */
#define BCHP_UHFR_COR6_dcl1_en_MASK                                0x003fffff
#define BCHP_UHFR_COR6_dcl1_en_SHIFT                               0
#define BCHP_UHFR_COR6_dcl1_en_DEFAULT                             0x00000000

/***************************************************************************
 *COR7 - UHFR Correlator 7 Register
 ***************************************************************************/
/* UHFR :: COR7 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_COR7_reserved_for_eco0_MASK                      0xffc00000
#define BCHP_UHFR_COR7_reserved_for_eco0_SHIFT                     22
#define BCHP_UHFR_COR7_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR7 :: coef2 [21:00] */
#define BCHP_UHFR_COR7_coef2_MASK                                  0x003fffff
#define BCHP_UHFR_COR7_coef2_SHIFT                                 0
#define BCHP_UHFR_COR7_coef2_DEFAULT                               0x00000000

/***************************************************************************
 *COR8 - UHFR Correlator 8 Register
 ***************************************************************************/
/* UHFR :: COR8 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_COR8_reserved_for_eco0_MASK                      0xffc00000
#define BCHP_UHFR_COR8_reserved_for_eco0_SHIFT                     22
#define BCHP_UHFR_COR8_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR8 :: coef2_en [21:00] */
#define BCHP_UHFR_COR8_coef2_en_MASK                               0x003fffff
#define BCHP_UHFR_COR8_coef2_en_SHIFT                              0
#define BCHP_UHFR_COR8_coef2_en_DEFAULT                            0x00000000

/***************************************************************************
 *COR9 - UHFR Correlator 9 Register
 ***************************************************************************/
/* UHFR :: COR9 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_COR9_reserved_for_eco0_MASK                      0xffc00000
#define BCHP_UHFR_COR9_reserved_for_eco0_SHIFT                     22
#define BCHP_UHFR_COR9_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: COR9 :: dcl2_en [21:00] */
#define BCHP_UHFR_COR9_dcl2_en_MASK                                0x003fffff
#define BCHP_UHFR_COR9_dcl2_en_SHIFT                               0
#define BCHP_UHFR_COR9_dcl2_en_DEFAULT                             0x00000000

/***************************************************************************
 *COR10 - UHFR Correlator 10 Register
 ***************************************************************************/
/* UHFR :: COR10 :: reserved_for_eco0 [31:29] */
#define BCHP_UHFR_COR10_reserved_for_eco0_MASK                     0xe0000000
#define BCHP_UHFR_COR10_reserved_for_eco0_SHIFT                    29
#define BCHP_UHFR_COR10_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: COR10 :: dlen2 [28:24] */
#define BCHP_UHFR_COR10_dlen2_MASK                                 0x1f000000
#define BCHP_UHFR_COR10_dlen2_SHIFT                                24
#define BCHP_UHFR_COR10_dlen2_DEFAULT                              0x00000000

/* UHFR :: COR10 :: reserved_for_eco1 [23:21] */
#define BCHP_UHFR_COR10_reserved_for_eco1_MASK                     0x00e00000
#define BCHP_UHFR_COR10_reserved_for_eco1_SHIFT                    21
#define BCHP_UHFR_COR10_reserved_for_eco1_DEFAULT                  0x00000000

/* UHFR :: COR10 :: plen2 [20:16] */
#define BCHP_UHFR_COR10_plen2_MASK                                 0x001f0000
#define BCHP_UHFR_COR10_plen2_SHIFT                                16
#define BCHP_UHFR_COR10_plen2_DEFAULT                              0x00000000

/* UHFR :: COR10 :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_COR10_reserved_for_eco2_MASK                     0x0000e000
#define BCHP_UHFR_COR10_reserved_for_eco2_SHIFT                    13
#define BCHP_UHFR_COR10_reserved_for_eco2_DEFAULT                  0x00000000

/* UHFR :: COR10 :: dlen1 [12:08] */
#define BCHP_UHFR_COR10_dlen1_MASK                                 0x00001f00
#define BCHP_UHFR_COR10_dlen1_SHIFT                                8
#define BCHP_UHFR_COR10_dlen1_DEFAULT                              0x00000000

/* UHFR :: COR10 :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_COR10_reserved_for_eco3_MASK                     0x000000e0
#define BCHP_UHFR_COR10_reserved_for_eco3_SHIFT                    5
#define BCHP_UHFR_COR10_reserved_for_eco3_DEFAULT                  0x00000000

/* UHFR :: COR10 :: plen1 [04:00] */
#define BCHP_UHFR_COR10_plen1_MASK                                 0x0000001f
#define BCHP_UHFR_COR10_plen1_SHIFT                                0
#define BCHP_UHFR_COR10_plen1_DEFAULT                              0x00000000

/***************************************************************************
 *COR11 - UHFR Correlator 11 Register
 ***************************************************************************/
/* UHFR :: COR11 :: reserved_for_eco0 [31:29] */
#define BCHP_UHFR_COR11_reserved_for_eco0_MASK                     0xe0000000
#define BCHP_UHFR_COR11_reserved_for_eco0_SHIFT                    29
#define BCHP_UHFR_COR11_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: COR11 :: tstate [28:24] */
#define BCHP_UHFR_COR11_tstate_MASK                                0x1f000000
#define BCHP_UHFR_COR11_tstate_SHIFT                               24
#define BCHP_UHFR_COR11_tstate_DEFAULT                             0x00000000

/* UHFR :: COR11 :: reserved_for_eco1 [23:22] */
#define BCHP_UHFR_COR11_reserved_for_eco1_MASK                     0x00c00000
#define BCHP_UHFR_COR11_reserved_for_eco1_SHIFT                    22
#define BCHP_UHFR_COR11_reserved_for_eco1_DEFAULT                  0x00000000

/* UHFR :: COR11 :: slc_lvl [21:16] */
#define BCHP_UHFR_COR11_slc_lvl_MASK                               0x003f0000
#define BCHP_UHFR_COR11_slc_lvl_SHIFT                              16
#define BCHP_UHFR_COR11_slc_lvl_DEFAULT                            0x00000000

/* UHFR :: COR11 :: reserved_for_eco2 [15:10] */
#define BCHP_UHFR_COR11_reserved_for_eco2_MASK                     0x0000fc00
#define BCHP_UHFR_COR11_reserved_for_eco2_SHIFT                    10
#define BCHP_UHFR_COR11_reserved_for_eco2_DEFAULT                  0x00000000

/* UHFR :: COR11 :: alpha [09:08] */
#define BCHP_UHFR_COR11_alpha_MASK                                 0x00000300
#define BCHP_UHFR_COR11_alpha_SHIFT                                8
#define BCHP_UHFR_COR11_alpha_DEFAULT                              0x00000000

/* UHFR :: COR11 :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_COR11_reserved_for_eco3_MASK                     0x000000e0
#define BCHP_UHFR_COR11_reserved_for_eco3_SHIFT                    5
#define BCHP_UHFR_COR11_reserved_for_eco3_DEFAULT                  0x00000000

/* UHFR :: COR11 :: info_len [04:00] */
#define BCHP_UHFR_COR11_info_len_MASK                              0x0000001f
#define BCHP_UHFR_COR11_info_len_SHIFT                             0
#define BCHP_UHFR_COR11_info_len_DEFAULT                           0x00000000

/***************************************************************************
 *COR12 - UHFR Correlator 12 Register
 ***************************************************************************/
/* UHFR :: COR12 :: corr_dres [31:00] */
#define BCHP_UHFR_COR12_corr_dres_MASK                             0xffffffff
#define BCHP_UHFR_COR12_corr_dres_SHIFT                            0
#define BCHP_UHFR_COR12_corr_dres_DEFAULT                          0x00000000

/***************************************************************************
 *COR13 - UHFR Correlator 13 Register
 ***************************************************************************/
/* UHFR :: COR13 :: pr_corr_peak [31:16] */
#define BCHP_UHFR_COR13_pr_corr_peak_MASK                          0xffff0000
#define BCHP_UHFR_COR13_pr_corr_peak_SHIFT                         16
#define BCHP_UHFR_COR13_pr_corr_peak_DEFAULT                       0x00000000

/* UHFR :: COR13 :: dc_level [15:00] */
#define BCHP_UHFR_COR13_dc_level_MASK                              0x0000ffff
#define BCHP_UHFR_COR13_dc_level_SHIFT                             0
#define BCHP_UHFR_COR13_dc_level_DEFAULT                           0x00000000

/***************************************************************************
 *COR14 - UHFR Correlator 14 Register
 ***************************************************************************/
/* UHFR :: COR14 :: reserved0 [31:29] */
#define BCHP_UHFR_COR14_reserved0_MASK                             0xe0000000
#define BCHP_UHFR_COR14_reserved0_SHIFT                            29

/* UHFR :: COR14 :: dt_corr_val [28:16] */
#define BCHP_UHFR_COR14_dt_corr_val_MASK                           0x1fff0000
#define BCHP_UHFR_COR14_dt_corr_val_SHIFT                          16
#define BCHP_UHFR_COR14_dt_corr_val_DEFAULT                        0x00000000

/* UHFR :: COR14 :: reserved1 [15:10] */
#define BCHP_UHFR_COR14_reserved1_MASK                             0x0000fc00
#define BCHP_UHFR_COR14_reserved1_SHIFT                            10

/* UHFR :: COR14 :: bch_synd [09:00] */
#define BCHP_UHFR_COR14_bch_synd_MASK                              0x000003ff
#define BCHP_UHFR_COR14_bch_synd_SHIFT                             0
#define BCHP_UHFR_COR14_bch_synd_DEFAULT                           0x00000000

/***************************************************************************
 *COR15 - UHFR Correlator 15 Register
 ***************************************************************************/
/* UHFR :: COR15 :: chksum [31:28] */
#define BCHP_UHFR_COR15_chksum_MASK                                0xf0000000
#define BCHP_UHFR_COR15_chksum_SHIFT                               28

/* UHFR :: COR15 :: rcv_chksum [27:24] */
#define BCHP_UHFR_COR15_rcv_chksum_MASK                            0x0f000000
#define BCHP_UHFR_COR15_rcv_chksum_SHIFT                           24

/* UHFR :: COR15 :: reserved0 [23:21] */
#define BCHP_UHFR_COR15_reserved0_MASK                             0x00e00000
#define BCHP_UHFR_COR15_reserved0_SHIFT                            21

/* UHFR :: COR15 :: sm_state [20:16] */
#define BCHP_UHFR_COR15_sm_state_MASK                              0x001f0000
#define BCHP_UHFR_COR15_sm_state_SHIFT                             16
#define BCHP_UHFR_COR15_sm_state_DEFAULT                           0x00000000

/* UHFR :: COR15 :: reserved1 [15:07] */
#define BCHP_UHFR_COR15_reserved1_MASK                             0x0000ff80
#define BCHP_UHFR_COR15_reserved1_SHIFT                            7

/* UHFR :: COR15 :: rssi_timer [06:00] */
#define BCHP_UHFR_COR15_rssi_timer_MASK                            0x0000007f
#define BCHP_UHFR_COR15_rssi_timer_SHIFT                           0
#define BCHP_UHFR_COR15_rssi_timer_DEFAULT                         0x00000000

/***************************************************************************
 *COR16 - UHFR Correlator 16 Register
 ***************************************************************************/
/* UHFR :: COR16 :: reserved_for_eco0 [31:20] */
#define BCHP_UHFR_COR16_reserved_for_eco0_MASK                     0xfff00000
#define BCHP_UHFR_COR16_reserved_for_eco0_SHIFT                    20
#define BCHP_UHFR_COR16_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: COR16 :: dcoef_en [19:00] */
#define BCHP_UHFR_COR16_dcoef_en_MASK                              0x000fffff
#define BCHP_UHFR_COR16_dcoef_en_SHIFT                             0
#define BCHP_UHFR_COR16_dcoef_en_DEFAULT                           0x00000000

/***************************************************************************
 *THHYS - UHFR Data Output Hysteresis Threshold
 ***************************************************************************/
/* UHFR :: THHYS :: reserved_for_eco0 [31:13] */
#define BCHP_UHFR_THHYS_reserved_for_eco0_MASK                     0xffffe000
#define BCHP_UHFR_THHYS_reserved_for_eco0_SHIFT                    13
#define BCHP_UHFR_THHYS_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: THHYS :: DOUT_HYS_THRESH [12:00] */
#define BCHP_UHFR_THHYS_DOUT_HYS_THRESH_MASK                       0x00001fff
#define BCHP_UHFR_THHYS_DOUT_HYS_THRESH_SHIFT                      0
#define BCHP_UHFR_THHYS_DOUT_HYS_THRESH_DEFAULT                    0x00000000

/***************************************************************************
 *THRAS - UHFR RSSI Slow Threshold
 ***************************************************************************/
/* UHFR :: THRAS :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_THRAS_reserved_for_eco0_MASK                     0xff000000
#define BCHP_UHFR_THRAS_reserved_for_eco0_SHIFT                    24
#define BCHP_UHFR_THRAS_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: THRAS :: RSSI_SLOW_THRESH [23:00] */
#define BCHP_UHFR_THRAS_RSSI_SLOW_THRESH_MASK                      0x00ffffff
#define BCHP_UHFR_THRAS_RSSI_SLOW_THRESH_SHIFT                     0
#define BCHP_UHFR_THRAS_RSSI_SLOW_THRESH_DEFAULT                   0x00000000

/***************************************************************************
 *ALTCFG - UHFR Alternative Mode Correlator Configuration Register
 ***************************************************************************/
/* UHFR :: ALTCFG :: reserved_for_eco0 [31:30] */
#define BCHP_UHFR_ALTCFG_reserved_for_eco0_MASK                    0xc0000000
#define BCHP_UHFR_ALTCFG_reserved_for_eco0_SHIFT                   30
#define BCHP_UHFR_ALTCFG_reserved_for_eco0_DEFAULT                 0x00000000

/* UHFR :: ALTCFG :: alt_dt_length [29:24] */
#define BCHP_UHFR_ALTCFG_alt_dt_length_MASK                        0x3f000000
#define BCHP_UHFR_ALTCFG_alt_dt_length_SHIFT                       24
#define BCHP_UHFR_ALTCFG_alt_dt_length_DEFAULT                     0x00000000

/* UHFR :: ALTCFG :: alt_sfr_tr [23:20] */
#define BCHP_UHFR_ALTCFG_alt_sfr_tr_MASK                           0x00f00000
#define BCHP_UHFR_ALTCFG_alt_sfr_tr_SHIFT                          20
#define BCHP_UHFR_ALTCFG_alt_sfr_tr_DEFAULT                        0x00000000

/* UHFR :: ALTCFG :: alt_fmgap_tr [19:16] */
#define BCHP_UHFR_ALTCFG_alt_fmgap_tr_MASK                         0x000f0000
#define BCHP_UHFR_ALTCFG_alt_fmgap_tr_SHIFT                        16
#define BCHP_UHFR_ALTCFG_alt_fmgap_tr_DEFAULT                      0x00000000

/* UHFR :: ALTCFG :: reserved_for_eco1 [15:13] */
#define BCHP_UHFR_ALTCFG_reserved_for_eco1_MASK                    0x0000e000
#define BCHP_UHFR_ALTCFG_reserved_for_eco1_SHIFT                   13
#define BCHP_UHFR_ALTCFG_reserved_for_eco1_DEFAULT                 0x00000000

/* UHFR :: ALTCFG :: alt_thres_tr [12:00] */
#define BCHP_UHFR_ALTCFG_alt_thres_tr_MASK                         0x00001fff
#define BCHP_UHFR_ALTCFG_alt_thres_tr_SHIFT                        0
#define BCHP_UHFR_ALTCFG_alt_thres_tr_DEFAULT                      0x00000000

/***************************************************************************
 *ALTDTM - UHFR Alternative Mode Decoded Data
 ***************************************************************************/
/* UHFR :: ALTDTM :: altdtm [31:00] */
#define BCHP_UHFR_ALTDTM_altdtm_MASK                               0xffffffff
#define BCHP_UHFR_ALTDTM_altdtm_SHIFT                              0

/***************************************************************************
 *ALTDTL - UHFR Alternative Mode LSB 32 bits of Decoded Data
 ***************************************************************************/
/* UHFR :: ALTDTL :: altdtl [31:00] */
#define BCHP_UHFR_ALTDTL_altdtl_MASK                               0xffffffff
#define BCHP_UHFR_ALTDTL_altdtl_SHIFT                              0

/***************************************************************************
 *LPCOEFADDR - UHFR Low Pass Filter Coefficient Address Register
 ***************************************************************************/
/* UHFR :: LPCOEFADDR :: LPF_COEF_ADDR_INC_EN [31:31] */
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_INC_EN_MASK             0x80000000
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_INC_EN_SHIFT            31
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_INC_EN_DEFAULT          0x00000000

/* UHFR :: LPCOEFADDR :: reserved_for_eco0 [30:08] */
#define BCHP_UHFR_LPCOEFADDR_reserved_for_eco0_MASK                0x7fffff00
#define BCHP_UHFR_LPCOEFADDR_reserved_for_eco0_SHIFT               8
#define BCHP_UHFR_LPCOEFADDR_reserved_for_eco0_DEFAULT             0x00000000

/* UHFR :: LPCOEFADDR :: LPF_COEF_ADDR_MEM_ACC_SEL [07:07] */
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_MEM_ACC_SEL_MASK        0x00000080
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_MEM_ACC_SEL_SHIFT       7
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_MEM_ACC_SEL_DEFAULT     0x00000000

/* UHFR :: LPCOEFADDR :: LPF_COEF_ADDR [06:00] */
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_MASK                    0x0000007f
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_SHIFT                   0
#define BCHP_UHFR_LPCOEFADDR_LPF_COEF_ADDR_DEFAULT                 0x00000000

/***************************************************************************
 *COEF - UHFR Low Pass Filter Coefficient Data Register
 ***************************************************************************/
/* UHFR :: COEF :: LPF_COEF_DATA [31:00] */
#define BCHP_UHFR_COEF_LPF_COEF_DATA_MASK                          0xffffffff
#define BCHP_UHFR_COEF_LPF_COEF_DATA_SHIFT                         0

/***************************************************************************
 *PHINT - UHFR Phase IIR Integrator Register
 ***************************************************************************/
/* UHFR :: PHINT :: reserved0 [31:28] */
#define BCHP_UHFR_PHINT_reserved0_MASK                             0xf0000000
#define BCHP_UHFR_PHINT_reserved0_SHIFT                            28

/* UHFR :: PHINT :: PHS_INT_DATA [27:00] */
#define BCHP_UHFR_PHINT_PHS_INT_DATA_MASK                          0x0fffffff
#define BCHP_UHFR_PHINT_PHS_INT_DATA_SHIFT                         0
#define BCHP_UHFR_PHINT_PHS_INT_DATA_DEFAULT                       0x00000000

/***************************************************************************
 *DCINT - UHFR DC offset IIR Integrator Register
 ***************************************************************************/
/* UHFR :: DCINT :: reserved0 [31:28] */
#define BCHP_UHFR_DCINT_reserved0_MASK                             0xf0000000
#define BCHP_UHFR_DCINT_reserved0_SHIFT                            28

/* UHFR :: DCINT :: DC_INT_DATA [27:00] */
#define BCHP_UHFR_DCINT_DC_INT_DATA_MASK                           0x0fffffff
#define BCHP_UHFR_DCINT_DC_INT_DATA_SHIFT                          0
#define BCHP_UHFR_DCINT_DC_INT_DATA_DEFAULT                        0x00000000

/***************************************************************************
 *ASINT - UHFR Slow RSSI IIR Integrator Register
 ***************************************************************************/
/* UHFR :: ASINT :: reserved0 [31:24] */
#define BCHP_UHFR_ASINT_reserved0_MASK                             0xff000000
#define BCHP_UHFR_ASINT_reserved0_SHIFT                            24

/* UHFR :: ASINT :: RSSI_SLOW_INT_DATA [23:00] */
#define BCHP_UHFR_ASINT_RSSI_SLOW_INT_DATA_MASK                    0x00ffffff
#define BCHP_UHFR_ASINT_RSSI_SLOW_INT_DATA_SHIFT                   0
#define BCHP_UHFR_ASINT_RSSI_SLOW_INT_DATA_DEFAULT                 0x00000000

/***************************************************************************
 *ALTCFG2 - UHFR Alternative Mode Correlator Configuration 2 Register
 ***************************************************************************/
/* UHFR :: ALTCFG2 :: alt_npr_dat2 [31:24] */
#define BCHP_UHFR_ALTCFG2_alt_npr_dat2_MASK                        0xff000000
#define BCHP_UHFR_ALTCFG2_alt_npr_dat2_SHIFT                       24
#define BCHP_UHFR_ALTCFG2_alt_npr_dat2_DEFAULT                     0x00000000

/* UHFR :: ALTCFG2 :: alt_npr_dat1 [23:16] */
#define BCHP_UHFR_ALTCFG2_alt_npr_dat1_MASK                        0x00ff0000
#define BCHP_UHFR_ALTCFG2_alt_npr_dat1_SHIFT                       16
#define BCHP_UHFR_ALTCFG2_alt_npr_dat1_DEFAULT                     0x00000000

/* UHFR :: ALTCFG2 :: alt_npr_length2 [15:12] */
#define BCHP_UHFR_ALTCFG2_alt_npr_length2_MASK                     0x0000f000
#define BCHP_UHFR_ALTCFG2_alt_npr_length2_SHIFT                    12
#define BCHP_UHFR_ALTCFG2_alt_npr_length2_DEFAULT                  0x00000000

/* UHFR :: ALTCFG2 :: alt_npr_length1 [11:08] */
#define BCHP_UHFR_ALTCFG2_alt_npr_length1_MASK                     0x00000f00
#define BCHP_UHFR_ALTCFG2_alt_npr_length1_SHIFT                    8
#define BCHP_UHFR_ALTCFG2_alt_npr_length1_DEFAULT                  0x00000000

/* UHFR :: ALTCFG2 :: alt_max_length [07:00] */
#define BCHP_UHFR_ALTCFG2_alt_max_length_MASK                      0x000000ff
#define BCHP_UHFR_ALTCFG2_alt_max_length_SHIFT                     0
#define BCHP_UHFR_ALTCFG2_alt_max_length_DEFAULT                   0x00000000

/***************************************************************************
 *ALTMAD - UHFR Data Correlator Memory Control Register
 ***************************************************************************/
/* UHFR :: ALTMAD :: altmad_auto_inc [31:31] */
#define BCHP_UHFR_ALTMAD_altmad_auto_inc_MASK                      0x80000000
#define BCHP_UHFR_ALTMAD_altmad_auto_inc_SHIFT                     31
#define BCHP_UHFR_ALTMAD_altmad_auto_inc_DEFAULT                   0x00000000

/* UHFR :: ALTMAD :: reserved_for_eco0 [30:07] */
#define BCHP_UHFR_ALTMAD_reserved_for_eco0_MASK                    0x7fffff80
#define BCHP_UHFR_ALTMAD_reserved_for_eco0_SHIFT                   7
#define BCHP_UHFR_ALTMAD_reserved_for_eco0_DEFAULT                 0x00000000

/* UHFR :: ALTMAD :: altmad [06:00] */
#define BCHP_UHFR_ALTMAD_altmad_MASK                               0x0000007f
#define BCHP_UHFR_ALTMAD_altmad_SHIFT                              0
#define BCHP_UHFR_ALTMAD_altmad_DEFAULT                            0x00000000

/***************************************************************************
 *ALTMDT - UHFR Data Correlator Memory Content Register
 ***************************************************************************/
/* UHFR :: ALTMDT :: reserved0 [31:13] */
#define BCHP_UHFR_ALTMDT_reserved0_MASK                            0xffffe000
#define BCHP_UHFR_ALTMDT_reserved0_SHIFT                           13

/* UHFR :: ALTMDT :: altmdt [12:00] */
#define BCHP_UHFR_ALTMDT_altmdt_MASK                               0x00001fff
#define BCHP_UHFR_ALTMDT_altmdt_SHIFT                              0

/***************************************************************************
 *PHMM - UHFR Phase IIR Min/Max Detector Read Register
 ***************************************************************************/
/* UHFR :: PHMM :: reserved0 [31:29] */
#define BCHP_UHFR_PHMM_reserved0_MASK                              0xe0000000
#define BCHP_UHFR_PHMM_reserved0_SHIFT                             29

/* UHFR :: PHMM :: PHS_MAX_RD_DATA [28:16] */
#define BCHP_UHFR_PHMM_PHS_MAX_RD_DATA_MASK                        0x1fff0000
#define BCHP_UHFR_PHMM_PHS_MAX_RD_DATA_SHIFT                       16
#define BCHP_UHFR_PHMM_PHS_MAX_RD_DATA_DEFAULT                     0x00001000

/* UHFR :: PHMM :: reserved1 [15:13] */
#define BCHP_UHFR_PHMM_reserved1_MASK                              0x0000e000
#define BCHP_UHFR_PHMM_reserved1_SHIFT                             13

/* UHFR :: PHMM :: PHS_MIN_RD_DATA [12:00] */
#define BCHP_UHFR_PHMM_PHS_MIN_RD_DATA_MASK                        0x00001fff
#define BCHP_UHFR_PHMM_PHS_MIN_RD_DATA_SHIFT                       0
#define BCHP_UHFR_PHMM_PHS_MIN_RD_DATA_DEFAULT                     0x00000fff

/***************************************************************************
 *PDMIN - UHFR ADC Power Estimator Min Detector Read Register
 ***************************************************************************/
/* UHFR :: PDMIN :: reserved0 [31:24] */
#define BCHP_UHFR_PDMIN_reserved0_MASK                             0xff000000
#define BCHP_UHFR_PDMIN_reserved0_SHIFT                            24

/* UHFR :: PDMIN :: ADC_MIN_RD_DATA [23:00] */
#define BCHP_UHFR_PDMIN_ADC_MIN_RD_DATA_MASK                       0x00ffffff
#define BCHP_UHFR_PDMIN_ADC_MIN_RD_DATA_SHIFT                      0
#define BCHP_UHFR_PDMIN_ADC_MIN_RD_DATA_DEFAULT                    0x00000000

/***************************************************************************
 *PDMAX - UHFR ADC Power Estimator Max Detector Read Register
 ***************************************************************************/
/* UHFR :: PDMAX :: reserved0 [31:24] */
#define BCHP_UHFR_PDMAX_reserved0_MASK                             0xff000000
#define BCHP_UHFR_PDMAX_reserved0_SHIFT                            24

/* UHFR :: PDMAX :: ADC_MAX_RD_DATA [23:00] */
#define BCHP_UHFR_PDMAX_ADC_MAX_RD_DATA_MASK                       0x00ffffff
#define BCHP_UHFR_PDMAX_ADC_MAX_RD_DATA_SHIFT                      0
#define BCHP_UHFR_PDMAX_ADC_MAX_RD_DATA_DEFAULT                    0x00000000

/***************************************************************************
 *ANA0 - UHFR Analog Control Register 0
 ***************************************************************************/
/* UHFR :: ANA0 :: reserved_for_eco0 [31:09] */
#define BCHP_UHFR_ANA0_reserved_for_eco0_MASK                      0xfffffe00
#define BCHP_UHFR_ANA0_reserved_for_eco0_SHIFT                     9
#define BCHP_UHFR_ANA0_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: ANA0 :: RXTEST_EN [08:08] */
#define BCHP_UHFR_ANA0_RXTEST_EN_MASK                              0x00000100
#define BCHP_UHFR_ANA0_RXTEST_EN_SHIFT                             8
#define BCHP_UHFR_ANA0_RXTEST_EN_DEFAULT                           0x00000000

/* UHFR :: ANA0 :: RXCLLK_SEL [07:07] */
#define BCHP_UHFR_ANA0_RXCLLK_SEL_MASK                             0x00000080
#define BCHP_UHFR_ANA0_RXCLLK_SEL_SHIFT                            7
#define BCHP_UHFR_ANA0_RXCLLK_SEL_DEFAULT                          0x00000000

/* UHFR :: ANA0 :: RXTEST_SEL [06:06] */
#define BCHP_UHFR_ANA0_RXTEST_SEL_MASK                             0x00000040
#define BCHP_UHFR_ANA0_RXTEST_SEL_SHIFT                            6
#define BCHP_UHFR_ANA0_RXTEST_SEL_DEFAULT                          0x00000000

/* UHFR :: ANA0 :: IF_GC [05:02] */
#define BCHP_UHFR_ANA0_IF_GC_MASK                                  0x0000003c
#define BCHP_UHFR_ANA0_IF_GC_SHIFT                                 2
#define BCHP_UHFR_ANA0_IF_GC_DEFAULT                               0x00000007

/* UHFR :: ANA0 :: IFBUF_GAIN [01:00] */
#define BCHP_UHFR_ANA0_IFBUF_GAIN_MASK                             0x00000003
#define BCHP_UHFR_ANA0_IFBUF_GAIN_SHIFT                            0
#define BCHP_UHFR_ANA0_IFBUF_GAIN_DEFAULT                          0x00000001

/***************************************************************************
 *ANA1 - UHFR Analog Control Register 1
 ***************************************************************************/
/* UHFR :: ANA1 :: reserved_for_eco0 [31:31] */
#define BCHP_UHFR_ANA1_reserved_for_eco0_MASK                      0x80000000
#define BCHP_UHFR_ANA1_reserved_for_eco0_SHIFT                     31
#define BCHP_UHFR_ANA1_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: ANA1 :: PLLOUT_SEL [30:30] */
#define BCHP_UHFR_ANA1_PLLOUT_SEL_MASK                             0x40000000
#define BCHP_UHFR_ANA1_PLLOUT_SEL_SHIFT                            30
#define BCHP_UHFR_ANA1_PLLOUT_SEL_DEFAULT                          0x00000000

/* UHFR :: ANA1 :: PLL_CTRL [29:00] */
#define BCHP_UHFR_ANA1_PLL_CTRL_MASK                               0x3fffffff
#define BCHP_UHFR_ANA1_PLL_CTRL_SHIFT                              0
#define BCHP_UHFR_ANA1_PLL_CTRL_DEFAULT                            0x00040000

/***************************************************************************
 *ANA2 - UHFR Analog Control Register 2
 ***************************************************************************/
/* UHFR :: ANA2 :: reserved_for_eco0 [31:30] */
#define BCHP_UHFR_ANA2_reserved_for_eco0_MASK                      0xc0000000
#define BCHP_UHFR_ANA2_reserved_for_eco0_SHIFT                     30
#define BCHP_UHFR_ANA2_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: ANA2 :: PLL_NDIV_INT [29:20] */
#define BCHP_UHFR_ANA2_PLL_NDIV_INT_MASK                           0x3ff00000
#define BCHP_UHFR_ANA2_PLL_NDIV_INT_SHIFT                          20
#define BCHP_UHFR_ANA2_PLL_NDIV_INT_DEFAULT                        0x0000001f

/* UHFR :: ANA2 :: PLL_NDIV_FRAC [19:00] */
#define BCHP_UHFR_ANA2_PLL_NDIV_FRAC_MASK                          0x000fffff
#define BCHP_UHFR_ANA2_PLL_NDIV_FRAC_SHIFT                         0
#define BCHP_UHFR_ANA2_PLL_NDIV_FRAC_DEFAULT                       0x00059815

/***************************************************************************
 *ANA3 - UHFR Analog Control Register 3
 ***************************************************************************/
/* UHFR :: ANA3 :: reserved_for_eco0 [31:26] */
#define BCHP_UHFR_ANA3_reserved_for_eco0_MASK                      0xfc000000
#define BCHP_UHFR_ANA3_reserved_for_eco0_SHIFT                     26
#define BCHP_UHFR_ANA3_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: ANA3 :: PLL_KI [25:23] */
#define BCHP_UHFR_ANA3_PLL_KI_MASK                                 0x03800000
#define BCHP_UHFR_ANA3_PLL_KI_SHIFT                                23
#define BCHP_UHFR_ANA3_PLL_KI_DEFAULT                              0x00000003

/* UHFR :: ANA3 :: PLL_KA [22:20] */
#define BCHP_UHFR_ANA3_PLL_KA_MASK                                 0x00700000
#define BCHP_UHFR_ANA3_PLL_KA_SHIFT                                20
#define BCHP_UHFR_ANA3_PLL_KA_DEFAULT                              0x00000003

/* UHFR :: ANA3 :: PLL_KP [19:16] */
#define BCHP_UHFR_ANA3_PLL_KP_MASK                                 0x000f0000
#define BCHP_UHFR_ANA3_PLL_KP_SHIFT                                16
#define BCHP_UHFR_ANA3_PLL_KP_DEFAULT                              0x0000000a

/* UHFR :: ANA3 :: PLL_SSC_STEP [15:00] */
#define BCHP_UHFR_ANA3_PLL_SSC_STEP_MASK                           0x0000ffff
#define BCHP_UHFR_ANA3_PLL_SSC_STEP_SHIFT                          0
#define BCHP_UHFR_ANA3_PLL_SSC_STEP_DEFAULT                        0x00000000

/***************************************************************************
 *ANA_PLL_TEST_STAT - UHFR Analog PLL Test Status Output
 ***************************************************************************/
/* UHFR :: ANA_PLL_TEST_STAT :: reserved_for_eco0 [31:13] */
#define BCHP_UHFR_ANA_PLL_TEST_STAT_reserved_for_eco0_MASK         0xffffe000
#define BCHP_UHFR_ANA_PLL_TEST_STAT_reserved_for_eco0_SHIFT        13
#define BCHP_UHFR_ANA_PLL_TEST_STAT_reserved_for_eco0_DEFAULT      0x00000000

/* UHFR :: ANA_PLL_TEST_STAT :: PLL_MON [12:12] */
#define BCHP_UHFR_ANA_PLL_TEST_STAT_PLL_MON_MASK                   0x00001000
#define BCHP_UHFR_ANA_PLL_TEST_STAT_PLL_MON_SHIFT                  12

/* UHFR :: ANA_PLL_TEST_STAT :: PLL_STAT_OUT [11:00] */
#define BCHP_UHFR_ANA_PLL_TEST_STAT_PLL_STAT_OUT_MASK              0x00000fff
#define BCHP_UHFR_ANA_PLL_TEST_STAT_PLL_STAT_OUT_SHIFT             0

/***************************************************************************
 *ANADIR - UHFR Analog Direct Control Register
 ***************************************************************************/
/* UHFR :: ANADIR :: reserved_for_eco0 [31:15] */
#define BCHP_UHFR_ANADIR_reserved_for_eco0_MASK                    0xffff8000
#define BCHP_UHFR_ANADIR_reserved_for_eco0_SHIFT                   15
#define BCHP_UHFR_ANADIR_reserved_for_eco0_DEFAULT                 0x00000000

/* UHFR :: ANADIR :: RGM_CTRL [14:14] */
#define BCHP_UHFR_ANADIR_RGM_CTRL_MASK                             0x00004000
#define BCHP_UHFR_ANADIR_RGM_CTRL_SHIFT                            14
#define BCHP_UHFR_ANADIR_RGM_CTRL_DEFAULT                          0x00000000

/* UHFR :: ANADIR :: RFBUF_GAIN [13:13] */
#define BCHP_UHFR_ANADIR_RFBUF_GAIN_MASK                           0x00002000
#define BCHP_UHFR_ANADIR_RFBUF_GAIN_SHIFT                          13
#define BCHP_UHFR_ANADIR_RFBUF_GAIN_DEFAULT                        0x00000001

/* UHFR :: ANADIR :: RFBUF_SELFBIAS [12:12] */
#define BCHP_UHFR_ANADIR_RFBUF_SELFBIAS_MASK                       0x00001000
#define BCHP_UHFR_ANADIR_RFBUF_SELFBIAS_SHIFT                      12
#define BCHP_UHFR_ANADIR_RFBUF_SELFBIAS_DEFAULT                    0x00000000

/* UHFR :: ANADIR :: RFBUF_BIASCTRL [11:10] */
#define BCHP_UHFR_ANADIR_RFBUF_BIASCTRL_MASK                       0x00000c00
#define BCHP_UHFR_ANADIR_RFBUF_BIASCTRL_SHIFT                      10
#define BCHP_UHFR_ANADIR_RFBUF_BIASCTRL_DEFAULT                    0x00000001

/* UHFR :: ANADIR :: MIXER_GAIN [09:08] */
#define BCHP_UHFR_ANADIR_MIXER_GAIN_MASK                           0x00000300
#define BCHP_UHFR_ANADIR_MIXER_GAIN_SHIFT                          8
#define BCHP_UHFR_ANADIR_MIXER_GAIN_DEFAULT                        0x00000001

/* UHFR :: ANADIR :: BGADJ [07:05] */
#define BCHP_UHFR_ANADIR_BGADJ_MASK                                0x000000e0
#define BCHP_UHFR_ANADIR_BGADJ_SHIFT                               5
#define BCHP_UHFR_ANADIR_BGADJ_DEFAULT                             0x00000004

/* UHFR :: ANADIR :: RX_PD [04:04] */
#define BCHP_UHFR_ANADIR_RX_PD_MASK                                0x00000010
#define BCHP_UHFR_ANADIR_RX_PD_SHIFT                               4
#define BCHP_UHFR_ANADIR_RX_PD_DEFAULT                             0x00000001

/* UHFR :: ANADIR :: RXOUT_EN [03:03] */
#define BCHP_UHFR_ANADIR_RXOUT_EN_MASK                             0x00000008
#define BCHP_UHFR_ANADIR_RXOUT_EN_SHIFT                            3
#define BCHP_UHFR_ANADIR_RXOUT_EN_DEFAULT                          0x00000001

/* UHFR :: ANADIR :: PLL_PWRDWN [02:02] */
#define BCHP_UHFR_ANADIR_PLL_PWRDWN_MASK                           0x00000004
#define BCHP_UHFR_ANADIR_PLL_PWRDWN_SHIFT                          2
#define BCHP_UHFR_ANADIR_PLL_PWRDWN_DEFAULT                        0x00000001

/* UHFR :: ANADIR :: RX_PWD [01:01] */
#define BCHP_UHFR_ANADIR_RX_PWD_MASK                               0x00000002
#define BCHP_UHFR_ANADIR_RX_PWD_SHIFT                              1
#define BCHP_UHFR_ANADIR_RX_PWD_DEFAULT                            0x00000001

/* UHFR :: ANADIR :: PLL_RESETB [00:00] */
#define BCHP_UHFR_ANADIR_PLL_RESETB_MASK                           0x00000001
#define BCHP_UHFR_ANADIR_PLL_RESETB_SHIFT                          0
#define BCHP_UHFR_ANADIR_PLL_RESETB_DEFAULT                        0x00000001

/***************************************************************************
 *TPOUT - UHFR Testport Output Read Register
 ***************************************************************************/
/* UHFR :: TPOUT :: reserved0 [31:24] */
#define BCHP_UHFR_TPOUT_reserved0_MASK                             0xff000000
#define BCHP_UHFR_TPOUT_reserved0_SHIFT                            24

/* UHFR :: TPOUT :: TP_OUT [23:00] */
#define BCHP_UHFR_TPOUT_TP_OUT_MASK                                0x00ffffff
#define BCHP_UHFR_TPOUT_TP_OUT_SHIFT                               0

/***************************************************************************
 *RSTS - UHFR Real Time Status Register
 ***************************************************************************/
/* UHFR :: RSTS :: reserved0 [31:10] */
#define BCHP_UHFR_RSTS_reserved0_MASK                              0xfffffc00
#define BCHP_UHFR_RSTS_reserved0_SHIFT                             10

/* UHFR :: RSTS :: COLLISION [09:09] */
#define BCHP_UHFR_RSTS_COLLISION_MASK                              0x00000200
#define BCHP_UHFR_RSTS_COLLISION_SHIFT                             9
#define BCHP_UHFR_RSTS_COLLISION_DEFAULT                           0x00000000

/* UHFR :: RSTS :: IRR_PR2_DETECTED [08:08] */
#define BCHP_UHFR_RSTS_IRR_PR2_DETECTED_MASK                       0x00000100
#define BCHP_UHFR_RSTS_IRR_PR2_DETECTED_SHIFT                      8
#define BCHP_UHFR_RSTS_IRR_PR2_DETECTED_DEFAULT                    0x00000000

/* UHFR :: RSTS :: IRR_PR1_DETECTED [07:07] */
#define BCHP_UHFR_RSTS_IRR_PR1_DETECTED_MASK                       0x00000080
#define BCHP_UHFR_RSTS_IRR_PR1_DETECTED_SHIFT                      7
#define BCHP_UHFR_RSTS_IRR_PR1_DETECTED_DEFAULT                    0x00000000

/* UHFR :: RSTS :: CORR_PR2_ACTIVE [06:06] */
#define BCHP_UHFR_RSTS_CORR_PR2_ACTIVE_MASK                        0x00000040
#define BCHP_UHFR_RSTS_CORR_PR2_ACTIVE_SHIFT                       6
#define BCHP_UHFR_RSTS_CORR_PR2_ACTIVE_DEFAULT                     0x00000000

/* UHFR :: RSTS :: CORR_PR1_ACTIVE [05:05] */
#define BCHP_UHFR_RSTS_CORR_PR1_ACTIVE_MASK                        0x00000020
#define BCHP_UHFR_RSTS_CORR_PR1_ACTIVE_SHIFT                       5
#define BCHP_UHFR_RSTS_CORR_PR1_ACTIVE_DEFAULT                     0x00000000

/* UHFR :: RSTS :: reserved_for_eco1 [04:02] */
#define BCHP_UHFR_RSTS_reserved_for_eco1_MASK                      0x0000001c
#define BCHP_UHFR_RSTS_reserved_for_eco1_SHIFT                     2
#define BCHP_UHFR_RSTS_reserved_for_eco1_DEFAULT                   0x00000000

/* UHFR :: RSTS :: SLOW_RSSI [01:01] */
#define BCHP_UHFR_RSTS_SLOW_RSSI_MASK                              0x00000002
#define BCHP_UHFR_RSTS_SLOW_RSSI_SHIFT                             1
#define BCHP_UHFR_RSTS_SLOW_RSSI_DEFAULT                           0x00000000

/* UHFR :: RSTS :: COLLISION_RSSI_OTHER [00:00] */
#define BCHP_UHFR_RSTS_COLLISION_RSSI_OTHER_MASK                   0x00000001
#define BCHP_UHFR_RSTS_COLLISION_RSSI_OTHER_SHIFT                  0
#define BCHP_UHFR_RSTS_COLLISION_RSSI_OTHER_DEFAULT                0x00000000

/***************************************************************************
 *ANA4 - UHFR Analog Control Register 4
 ***************************************************************************/
/* UHFR :: ANA4 :: reserved_for_eco0 [31:26] */
#define BCHP_UHFR_ANA4_reserved_for_eco0_MASK                      0xfc000000
#define BCHP_UHFR_ANA4_reserved_for_eco0_SHIFT                     26
#define BCHP_UHFR_ANA4_reserved_for_eco0_DEFAULT                   0x00000000

/* UHFR :: ANA4 :: PLL_P1DIV [25:23] */
#define BCHP_UHFR_ANA4_PLL_P1DIV_MASK                              0x03800000
#define BCHP_UHFR_ANA4_PLL_P1DIV_SHIFT                             23
#define BCHP_UHFR_ANA4_PLL_P1DIV_DEFAULT                           0x00000001

/* UHFR :: ANA4 :: PLL_SSC_MODE [22:22] */
#define BCHP_UHFR_ANA4_PLL_SSC_MODE_MASK                           0x00400000
#define BCHP_UHFR_ANA4_PLL_SSC_MODE_SHIFT                          22
#define BCHP_UHFR_ANA4_PLL_SSC_MODE_DEFAULT                        0x00000000

/* UHFR :: ANA4 :: PLL_SSC_LIMIT [21:00] */
#define BCHP_UHFR_ANA4_PLL_SSC_LIMIT_MASK                          0x003fffff
#define BCHP_UHFR_ANA4_PLL_SSC_LIMIT_SHIFT                         0
#define BCHP_UHFR_ANA4_PLL_SSC_LIMIT_DEFAULT                       0x00000000

/***************************************************************************
 *AUTOPD3 - UHFR Auto Power Down Control Register 3
 ***************************************************************************/
/* UHFR :: AUTOPD3 :: LDC_PWM_PD_PERIOD [31:16] */
#define BCHP_UHFR_AUTOPD3_LDC_PWM_PD_PERIOD_MASK                   0xffff0000
#define BCHP_UHFR_AUTOPD3_LDC_PWM_PD_PERIOD_SHIFT                  16
#define BCHP_UHFR_AUTOPD3_LDC_PWM_PD_PERIOD_DEFAULT                0x00000000

/* UHFR :: AUTOPD3 :: LDC_PWM_PD_ON_TIME [15:00] */
#define BCHP_UHFR_AUTOPD3_LDC_PWM_PD_ON_TIME_MASK                  0x0000ffff
#define BCHP_UHFR_AUTOPD3_LDC_PWM_PD_ON_TIME_SHIFT                 0
#define BCHP_UHFR_AUTOPD3_LDC_PWM_PD_ON_TIME_DEFAULT               0x00000000

/***************************************************************************
 *AUTOPD4 - UHFR Auto Power Down Control Register 4
 ***************************************************************************/
/* UHFR :: AUTOPD4 :: POWER_ON_PATTERN [31:00] */
#define BCHP_UHFR_AUTOPD4_POWER_ON_PATTERN_MASK                    0xffffffff
#define BCHP_UHFR_AUTOPD4_POWER_ON_PATTERN_SHIFT                   0
#define BCHP_UHFR_AUTOPD4_POWER_ON_PATTERN_DEFAULT                 0x00000000

/***************************************************************************
 *AUTOPD5 - UHFR Auto Power Down Control Register 5
 ***************************************************************************/
/* UHFR :: AUTOPD5 :: DIS_PKT_FILTER [31:31] */
#define BCHP_UHFR_AUTOPD5_DIS_PKT_FILTER_MASK                      0x80000000
#define BCHP_UHFR_AUTOPD5_DIS_PKT_FILTER_SHIFT                     31
#define BCHP_UHFR_AUTOPD5_DIS_PKT_FILTER_DEFAULT                   0x00000001

/* UHFR :: AUTOPD5 :: EN_REPEAT_EN_INT [30:30] */
#define BCHP_UHFR_AUTOPD5_EN_REPEAT_EN_INT_MASK                    0x40000000
#define BCHP_UHFR_AUTOPD5_EN_REPEAT_EN_INT_SHIFT                   30
#define BCHP_UHFR_AUTOPD5_EN_REPEAT_EN_INT_DEFAULT                 0x00000001

/* UHFR :: AUTOPD5 :: reserved_for_eco0 [29:16] */
#define BCHP_UHFR_AUTOPD5_reserved_for_eco0_MASK                   0x3fff0000
#define BCHP_UHFR_AUTOPD5_reserved_for_eco0_SHIFT                  16
#define BCHP_UHFR_AUTOPD5_reserved_for_eco0_DEFAULT                0x00000000

/* UHFR :: AUTOPD5 :: REPEAT_PKT_TIMEOUT [15:00] */
#define BCHP_UHFR_AUTOPD5_REPEAT_PKT_TIMEOUT_MASK                  0x0000ffff
#define BCHP_UHFR_AUTOPD5_REPEAT_PKT_TIMEOUT_SHIFT                 0
#define BCHP_UHFR_AUTOPD5_REPEAT_PKT_TIMEOUT_DEFAULT               0x00000000

/***************************************************************************
 *GLBL1 - UHFR Global Control Register 1
 ***************************************************************************/
/* UHFR :: GLBL1 :: reserved_for_eco0 [31:01] */
#define BCHP_UHFR_GLBL1_reserved_for_eco0_MASK                     0xfffffffe
#define BCHP_UHFR_GLBL1_reserved_for_eco0_SHIFT                    1
#define BCHP_UHFR_GLBL1_reserved_for_eco0_DEFAULT                  0x00000000

/* UHFR :: GLBL1 :: TP_IN_SEL [00:00] */
#define BCHP_UHFR_GLBL1_TP_IN_SEL_MASK                             0x00000001
#define BCHP_UHFR_GLBL1_TP_IN_SEL_SHIFT                            0
#define BCHP_UHFR_GLBL1_TP_IN_SEL_DEFAULT                          0x00000000

/***************************************************************************
 *AUTOPD1 - UHFR Auto Power Down Control Register 1
 ***************************************************************************/
/* UHFR :: AUTOPD1 :: reserved_for_eco0 [31:25] */
#define BCHP_UHFR_AUTOPD1_reserved_for_eco0_MASK                   0xfe000000
#define BCHP_UHFR_AUTOPD1_reserved_for_eco0_SHIFT                  25
#define BCHP_UHFR_AUTOPD1_reserved_for_eco0_DEFAULT                0x00000000

/* UHFR :: AUTOPD1 :: FIFO_PD_RST_EN [24:24] */
#define BCHP_UHFR_AUTOPD1_FIFO_PD_RST_EN_MASK                      0x01000000
#define BCHP_UHFR_AUTOPD1_FIFO_PD_RST_EN_SHIFT                     24
#define BCHP_UHFR_AUTOPD1_FIFO_PD_RST_EN_DEFAULT                   0x00000000

/* UHFR :: AUTOPD1 :: PHS_IIR_EN_DLY_PD_FRZ [23:23] */
#define BCHP_UHFR_AUTOPD1_PHS_IIR_EN_DLY_PD_FRZ_MASK               0x00800000
#define BCHP_UHFR_AUTOPD1_PHS_IIR_EN_DLY_PD_FRZ_SHIFT              23
#define BCHP_UHFR_AUTOPD1_PHS_IIR_EN_DLY_PD_FRZ_DEFAULT            0x00000000

/* UHFR :: AUTOPD1 :: DC_IIR_EN_DLY_PD_FRZ [22:22] */
#define BCHP_UHFR_AUTOPD1_DC_IIR_EN_DLY_PD_FRZ_MASK                0x00400000
#define BCHP_UHFR_AUTOPD1_DC_IIR_EN_DLY_PD_FRZ_SHIFT               22
#define BCHP_UHFR_AUTOPD1_DC_IIR_EN_DLY_PD_FRZ_DEFAULT             0x00000000

/* UHFR :: AUTOPD1 :: PHS_IIR_EN_PD_FRZ [21:21] */
#define BCHP_UHFR_AUTOPD1_PHS_IIR_EN_PD_FRZ_MASK                   0x00200000
#define BCHP_UHFR_AUTOPD1_PHS_IIR_EN_PD_FRZ_SHIFT                  21
#define BCHP_UHFR_AUTOPD1_PHS_IIR_EN_PD_FRZ_DEFAULT                0x00000000

/* UHFR :: AUTOPD1 :: DC_IIR_EN_PD_FRZ [20:20] */
#define BCHP_UHFR_AUTOPD1_DC_IIR_EN_PD_FRZ_MASK                    0x00100000
#define BCHP_UHFR_AUTOPD1_DC_IIR_EN_PD_FRZ_SHIFT                   20
#define BCHP_UHFR_AUTOPD1_DC_IIR_EN_PD_FRZ_DEFAULT                 0x00000000

/* UHFR :: AUTOPD1 :: SYN_RESET_PD_EN [19:19] */
#define BCHP_UHFR_AUTOPD1_SYN_RESET_PD_EN_MASK                     0x00080000
#define BCHP_UHFR_AUTOPD1_SYN_RESET_PD_EN_SHIFT                    19
#define BCHP_UHFR_AUTOPD1_SYN_RESET_PD_EN_DEFAULT                  0x00000000

/* UHFR :: AUTOPD1 :: SYN_RESET_DLY [18:16] */
#define BCHP_UHFR_AUTOPD1_SYN_RESET_DLY_MASK                       0x00070000
#define BCHP_UHFR_AUTOPD1_SYN_RESET_DLY_SHIFT                      16
#define BCHP_UHFR_AUTOPD1_SYN_RESET_DLY_DEFAULT                    0x00000000

/* UHFR :: AUTOPD1 :: reserved_for_eco1 [15:12] */
#define BCHP_UHFR_AUTOPD1_reserved_for_eco1_MASK                   0x0000f000
#define BCHP_UHFR_AUTOPD1_reserved_for_eco1_SHIFT                  12
#define BCHP_UHFR_AUTOPD1_reserved_for_eco1_DEFAULT                0x00000000

/* UHFR :: AUTOPD1 :: RSSI_SLOW_EN_DLY_PD_FRZ [11:11] */
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_DLY_PD_FRZ_MASK             0x00000800
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_DLY_PD_FRZ_SHIFT            11
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_DLY_PD_FRZ_DEFAULT          0x00000000

/* UHFR :: AUTOPD1 :: reserved_for_eco2 [10:10] */
#define BCHP_UHFR_AUTOPD1_reserved_for_eco2_MASK                   0x00000400
#define BCHP_UHFR_AUTOPD1_reserved_for_eco2_SHIFT                  10
#define BCHP_UHFR_AUTOPD1_reserved_for_eco2_DEFAULT                0x00000000

/* UHFR :: AUTOPD1 :: RSSI_SLOW_EN_PD_FRZ [09:09] */
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_PD_FRZ_MASK                 0x00000200
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_PD_FRZ_SHIFT                9
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_PD_FRZ_DEFAULT              0x00000000

/* UHFR :: AUTOPD1 :: reserved_for_eco3 [08:06] */
#define BCHP_UHFR_AUTOPD1_reserved_for_eco3_MASK                   0x000001c0
#define BCHP_UHFR_AUTOPD1_reserved_for_eco3_SHIFT                  6
#define BCHP_UHFR_AUTOPD1_reserved_for_eco3_DEFAULT                0x00000000

/* UHFR :: AUTOPD1 :: RSSI_SLOW_EN_AUTO_PD [05:05] */
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_AUTO_PD_MASK                0x00000020
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_AUTO_PD_SHIFT               5
#define BCHP_UHFR_AUTOPD1_RSSI_SLOW_EN_AUTO_PD_DEFAULT             0x00000000

/* UHFR :: AUTOPD1 :: reserved_for_eco4 [04:03] */
#define BCHP_UHFR_AUTOPD1_reserved_for_eco4_MASK                   0x00000018
#define BCHP_UHFR_AUTOPD1_reserved_for_eco4_SHIFT                  3
#define BCHP_UHFR_AUTOPD1_reserved_for_eco4_DEFAULT                0x00000000

/* UHFR :: AUTOPD1 :: LDC_EN_AUTO_PD [02:02] */
#define BCHP_UHFR_AUTOPD1_LDC_EN_AUTO_PD_MASK                      0x00000004
#define BCHP_UHFR_AUTOPD1_LDC_EN_AUTO_PD_SHIFT                     2
#define BCHP_UHFR_AUTOPD1_LDC_EN_AUTO_PD_DEFAULT                   0x00000001

/* UHFR :: AUTOPD1 :: AUTO_PD_EN [01:01] */
#define BCHP_UHFR_AUTOPD1_AUTO_PD_EN_MASK                          0x00000002
#define BCHP_UHFR_AUTOPD1_AUTO_PD_EN_SHIFT                         1
#define BCHP_UHFR_AUTOPD1_AUTO_PD_EN_DEFAULT                       0x00000000

/* UHFR :: AUTOPD1 :: MANUAL_PD [00:00] */
#define BCHP_UHFR_AUTOPD1_MANUAL_PD_MASK                           0x00000001
#define BCHP_UHFR_AUTOPD1_MANUAL_PD_SHIFT                          0
#define BCHP_UHFR_AUTOPD1_MANUAL_PD_DEFAULT                        0x00000001

/***************************************************************************
 *AUTOPD2 - UHFR Auto Power Down Control Register 2
 ***************************************************************************/
/* UHFR :: AUTOPD2 :: RSSI_PWM_PD_ON_TIME [31:24] */
#define BCHP_UHFR_AUTOPD2_RSSI_PWM_PD_ON_TIME_MASK                 0xff000000
#define BCHP_UHFR_AUTOPD2_RSSI_PWM_PD_ON_TIME_SHIFT                24
#define BCHP_UHFR_AUTOPD2_RSSI_PWM_PD_ON_TIME_DEFAULT              0x00000000

/* UHFR :: AUTOPD2 :: RSSI_PWM_PD_PERIOD [23:16] */
#define BCHP_UHFR_AUTOPD2_RSSI_PWM_PD_PERIOD_MASK                  0x00ff0000
#define BCHP_UHFR_AUTOPD2_RSSI_PWM_PD_PERIOD_SHIFT                 16
#define BCHP_UHFR_AUTOPD2_RSSI_PWM_PD_PERIOD_DEFAULT               0x00000000

/* UHFR :: AUTOPD2 :: AMP_PD_FRZ_DLY [15:08] */
#define BCHP_UHFR_AUTOPD2_AMP_PD_FRZ_DLY_MASK                      0x0000ff00
#define BCHP_UHFR_AUTOPD2_AMP_PD_FRZ_DLY_SHIFT                     8
#define BCHP_UHFR_AUTOPD2_AMP_PD_FRZ_DLY_DEFAULT                   0x00000000

/* UHFR :: AUTOPD2 :: ADC_PD_FRZ_DLY [07:00] */
#define BCHP_UHFR_AUTOPD2_ADC_PD_FRZ_DLY_MASK                      0x000000ff
#define BCHP_UHFR_AUTOPD2_ADC_PD_FRZ_DLY_SHIFT                     0
#define BCHP_UHFR_AUTOPD2_ADC_PD_FRZ_DLY_DEFAULT                   0x00000000

#endif /* #ifndef BCHP_UHFR_H__ */

/* End of File */
