/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_61z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_17z ? celloutsig_1_13z : celloutsig_1_10z;
  assign celloutsig_0_26z = celloutsig_0_9z ? celloutsig_0_5z : celloutsig_0_14z;
  assign celloutsig_0_33z = ~(celloutsig_0_15z & celloutsig_0_2z[5]);
  assign celloutsig_0_54z = ~(celloutsig_0_41z & celloutsig_0_42z);
  assign celloutsig_0_41z = ~((celloutsig_0_6z[7] | celloutsig_0_7z) & (celloutsig_0_4z[0] | celloutsig_0_33z));
  assign celloutsig_1_17z = ~((celloutsig_1_5z | celloutsig_1_4z) & (celloutsig_1_0z[7] | celloutsig_1_1z[2]));
  assign celloutsig_0_13z = ~((celloutsig_0_6z[6] | celloutsig_0_4z[1]) & (celloutsig_0_9z | celloutsig_0_8z[3]));
  assign celloutsig_0_24z = ~((celloutsig_0_7z | celloutsig_0_9z) & (celloutsig_0_20z[0] | celloutsig_0_19z));
  assign celloutsig_0_11z = celloutsig_0_4z[3] | celloutsig_0_4z[5];
  assign celloutsig_0_9z = ~(celloutsig_0_0z[1] ^ celloutsig_0_3z);
  reg [3:0] _10_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_2z[6:4], celloutsig_0_54z };
  assign out_data[3:0] = _10_;
  assign celloutsig_0_8z = { celloutsig_0_0z[4:2], celloutsig_0_5z } & celloutsig_0_4z[4:1];
  assign celloutsig_1_6z = in_data[149:141] / { 1'h1, celloutsig_1_0z[6:4], celloutsig_1_3z };
  assign celloutsig_0_21z = { in_data[94:92], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_18z } / { 1'h1, celloutsig_0_6z[5:4], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_5z = ! celloutsig_1_3z[4:2];
  assign celloutsig_0_12z = ! { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_0_19z = { in_data[32:29], celloutsig_0_3z } || celloutsig_0_2z[4:0];
  assign celloutsig_0_3z = celloutsig_0_1z[0] & ~(celloutsig_0_0z[0]);
  assign celloutsig_1_7z = celloutsig_1_4z & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_10z = celloutsig_0_8z[2] & ~(in_data[22]);
  assign celloutsig_0_14z = celloutsig_0_9z & ~(celloutsig_0_6z[7]);
  assign celloutsig_1_1z = in_data[135:131] % { 1'h1, in_data[134:132], in_data[96] };
  assign celloutsig_1_3z = celloutsig_1_0z[4:0] % { 1'h1, celloutsig_1_0z[3:1], in_data[96] };
  assign celloutsig_0_4z = - { celloutsig_0_2z[6:5], celloutsig_0_1z };
  assign celloutsig_0_61z = - { celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_31z };
  assign celloutsig_0_2z = - in_data[60:53];
  assign celloutsig_0_31z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_28z } !== { celloutsig_0_4z[4:0], celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_1_10z = { celloutsig_1_1z[4:2], celloutsig_1_4z } !== celloutsig_1_6z[3:0];
  assign celloutsig_1_13z = { celloutsig_1_1z[3:0], celloutsig_1_2z } !== celloutsig_1_0z[5:1];
  assign celloutsig_0_28z = { celloutsig_0_17z[8:5], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_19z } !== { celloutsig_0_1z[3:1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[73:68] | in_data[16:11];
  assign celloutsig_0_18z = { celloutsig_0_4z[3:0], celloutsig_0_15z, celloutsig_0_13z } | celloutsig_0_6z[8:3];
  assign celloutsig_0_42z = | { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_9z };
  assign celloutsig_0_29z = | celloutsig_0_6z[10:1];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_4z } <<< { in_data[158], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_20z = { celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_14z } <<< { celloutsig_0_2z[6:3], celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_3z[3:0] >>> celloutsig_1_0z[5:2];
  assign celloutsig_1_18z = celloutsig_1_16z[6:4] >>> { celloutsig_1_1z[1], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_17z = { celloutsig_0_8z[2:1], celloutsig_0_7z, celloutsig_0_4z } >>> { celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_6z = { celloutsig_0_4z[3:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } ^ in_data[41:31];
  assign celloutsig_1_16z = celloutsig_1_9z ^ { celloutsig_1_11z[2:1], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_5z = ~((in_data[49] & celloutsig_0_2z[4]) | celloutsig_0_3z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[4] & celloutsig_1_0z[1]) | in_data[113]);
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_4z[5]) | in_data[61]);
  assign celloutsig_1_4z = ~((in_data[160] & celloutsig_1_0z[1]) | celloutsig_1_1z[3]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z[6] & celloutsig_1_3z[1]) | celloutsig_1_5z);
  assign celloutsig_0_15z = ~((celloutsig_0_8z[0] & celloutsig_0_13z) | celloutsig_0_7z);
  assign celloutsig_0_16z = ~((in_data[34] & celloutsig_0_5z) | celloutsig_0_8z[3]);
  assign celloutsig_0_23z = ~((celloutsig_0_6z[4] & celloutsig_0_15z) | celloutsig_0_7z);
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[157:150];
  always_latch
    if (clkin_data[96]) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[4:1];
  assign { out_data[130:128], out_data[96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z };
endmodule
