<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="/home/jara/ownCloud-pluto/elektronika/miilink/zed_system/zed3_axiethlite/zed3_axiethlite.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="73338655e3984696bcb53abe460e4ab4"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/zed3_axiethlite.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/zed3_axiethlite.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/ZynqDesign/ZynqDesign.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../hdl/zed2/zed2.srcs/sources_1/bd/ZynqDesign/ZynqDesign.bd"/>
          <Attr Name="ImportTime" Val="1446500564"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_auto_pc_0/ZynqDesign_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="hdl/ZynqDesign.hwdef"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="hw_handoff/ZynqDesign_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="hw_handoff/ZynqDesign.hwh"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ZynqDesign_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_xlconstant_0_0/ZynqDesign_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_mii_to_rmii_0_0/ZynqDesign_mii_to_rmii_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_xbar_0/ZynqDesign_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="hdl/ZynqDesign.v"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_processing_system7_0_axi_periph_0/ZynqDesign_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ZynqDesign/hdl/ZynqDesign_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../hdl/zed2/zed2.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign_wrapper.v"/>
          <Attr Name="ImportTime" Val="1446500563"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ZynqDesign_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../tmp/zedboard_master_XDC_RevD_v1.xdc"/>
          <Attr Name="ImportTime" Val="1376249974"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ZynqDesign_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
