

================================================================
== Vitis HLS Report for 'sortList'
================================================================
* Date:           Thu Jul  6 01:41:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |   min  | max |   Type  |
    +---------+---------+----------+----------+--------+-----+---------+
    |   430094|        ?|  4.301 ms|         ?|  430094|    ?|       no|
    +---------+---------+----------+----------+--------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |    16384|        ?|     8 ~ ?|          -|          -|  2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 16 
15 --> 16 
16 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 17 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 18 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%num_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 0, i64 0" [../include/madCpt.hpp:39]   --->   Operation 20 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%count = alloca i64 1" [../include/madCpt.hpp:33]   --->   Operation 21 'alloca' 'count' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%num = load i11 %data_addr" [../include/madCpt.hpp:22]   --->   Operation 22 'load' 'num' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %index" [../include/madCpt.hpp:44]   --->   Operation 23 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 0, i12 %i_2" [../include/madCpt.hpp:44]   --->   Operation 24 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%num = load i11 %data_addr" [../include/madCpt.hpp:22]   --->   Operation 25 'load' 'num' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sortList_Pipeline_1, i32 %count"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [2/2] (1.58ns)   --->   "%call_ln22 = call void @sortList_Pipeline_VITIS_LOOP_23_1, i64 %num, i64 %data, i64 %num_1_loc" [../include/madCpt.hpp:22]   --->   Operation 27 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sortList_Pipeline_1, i32 %count"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln22 = call void @sortList_Pipeline_VITIS_LOOP_23_1, i64 %num, i64 %data, i64 %num_1_loc" [../include/madCpt.hpp:22]   --->   Operation 29 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.94>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%num_1_loc_load = load i64 %num_1_loc"   --->   Operation 30 'load' 'num_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %num_1_loc_load" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 31 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 32 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 33 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i64 %data_V"   --->   Operation 34 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_4, i1 0"   --->   Operation 35 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 37 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.63ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 38 'add' 'add_ln513' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 39 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.63ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_3"   --->   Operation 40 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 41 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 42 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 43 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 44 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 45 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = shl i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 46 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 47 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 48 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_2, i32 53, i32 84"   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln671, i32 %tmp_7"   --->   Operation 50 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 51 [1/1] (2.55ns)   --->   "%result_V_3 = sub i32 0, i32 %val"   --->   Operation 51 'sub' 'result_V_3' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_3, i32 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 52 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %result_V" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58]   --->   Operation 53 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln58 = call void @sortList_Pipeline_VITIS_LOOP_38_1, i64 %data, i19 %trunc_ln58, i32 %count" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58]   --->   Operation 54 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln58 = call void @sortList_Pipeline_VITIS_LOOP_38_1, i64 %data, i19 %trunc_ln58, i32 %count" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58]   --->   Operation 55 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln44 = br void %.preheader" [../include/madCpt.hpp:44]   --->   Operation 56 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%i = load i12 %i_2"   --->   Operation 57 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.99ns)   --->   "%icmp_ln44 = icmp_eq  i12 %i, i12 2048" [../include/madCpt.hpp:44]   --->   Operation 58 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln44_1 = add i12 %i, i12 1" [../include/madCpt.hpp:44]   --->   Operation 60 'add' 'add_ln44_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split14, void" [../include/madCpt.hpp:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_94 = trunc i12 %i"   --->   Operation 62 'trunc' 'empty_94' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%i_2_cast_cast = zext i11 %empty_94"   --->   Operation 63 'zext' 'i_2_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.55ns)   --->   "%empty_95 = add i32 %result_V, i32 %i_2_cast_cast" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 64 'add' 'empty_95' <Predicate = (!icmp_ln44)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [../include/madCpt.hpp:49]   --->   Operation 65 'ret' 'ret_ln49' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 66 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 66 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 67 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 67 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 68 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 68 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 69 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 69 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i12 %i" [../include/madCpt.hpp:44]   --->   Operation 70 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 %zext_ln44" [../include/madCpt.hpp:44]   --->   Operation 71 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [2/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:44]   --->   Operation 72 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_13 : Operation 73 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 73 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../include/madCpt.hpp:43]   --->   Operation 74 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:44]   --->   Operation 75 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%empty_93 = trunc i32 %count_load" [../include/madCpt.hpp:44]   --->   Operation 76 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 77 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %count_load, i32 0" [../include/madCpt.hpp:45]   --->   Operation 78 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %._crit_edge, void %.lr.ph" [../include/madCpt.hpp:45]   --->   Operation 79 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.14>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%index_load = load i32 %index" [../include/madCpt.hpp:44]   --->   Operation 80 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [2/2] (1.58ns)   --->   "%call_ln44 = call void @sortList_Pipeline_VITIS_LOOP_45_3, i32 %index_load, i31 %empty_93, i64 %sorted_list, i64 %conv" [../include/madCpt.hpp:44]   --->   Operation 81 'call' 'call_ln44' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %count_load, i32 %index_load" [../include/madCpt.hpp:44]   --->   Operation 82 'add' 'add_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %add_ln44, i32 %index" [../include/madCpt.hpp:44]   --->   Operation 83 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 1.58>
ST_16 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln44 = call void @sortList_Pipeline_VITIS_LOOP_45_3, i32 %index_load, i31 %empty_93, i64 %sorted_list, i64 %conv" [../include/madCpt.hpp:44]   --->   Operation 84 'call' 'call_ln44' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln44 = br void %._crit_edge" [../include/madCpt.hpp:44]   --->   Operation 85 'br' 'br_ln44' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %add_ln44_1, i12 %i_2" [../include/madCpt.hpp:44]   --->   Operation 86 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr', ../include/madCpt.hpp:39) [6]  (0 ns)
	'load' operation ('num', ../include/madCpt.hpp:22) on array 'data' [9]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('num', ../include/madCpt.hpp:22) on array 'data' [9]  (3.25 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln22', ../include/madCpt.hpp:22) to 'sortList_Pipeline_VITIS_LOOP_23_1' [10]  (1.59 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.95ns
The critical path consists of the following:
	'load' operation ('num_1_loc_load') on local variable 'num_1_loc' [11]  (0 ns)
	'add' operation ('sh', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513) [19]  (1.64 ns)
	'select' operation ('ush') [23]  (0.697 ns)
	'lshr' operation ('r.V') [26]  (0 ns)
	'select' operation ('val') [31]  (4.61 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V') [32]  (2.55 ns)
	'select' operation ('result.V', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [33]  (0.698 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 2.55ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [40]  (0 ns)
	'add' operation ('empty_95', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [53]  (2.55 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [54]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [54]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [54]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [54]  (6.28 ns)

 <State 13>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [54]  (6.28 ns)

 <State 14>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [54]  (6.28 ns)

 <State 15>: 4.14ns
The critical path consists of the following:
	'load' operation ('index_load', ../include/madCpt.hpp:44) on local variable 'index' [58]  (0 ns)
	'add' operation ('add_ln44', ../include/madCpt.hpp:44) [60]  (2.55 ns)
	'store' operation ('store_ln44', ../include/madCpt.hpp:44) of variable 'add_ln44', ../include/madCpt.hpp:44 on local variable 'index' [61]  (1.59 ns)

 <State 16>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln44', ../include/madCpt.hpp:44) of variable 'add_ln44_1', ../include/madCpt.hpp:44 on local variable 'i' [64]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
