Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 95D0983DE4A
	for <lists+qemu-devel@lfdr.de>; Fri, 26 Jan 2024 17:06:15 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rTOhr-0002fQ-OL; Fri, 26 Jan 2024 11:05:27 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)
 id 1rTOhp-0002f7-DN
 for qemu-devel@nongnu.org; Fri, 26 Jan 2024 11:05:25 -0500
Received: from mail-wm1-x336.google.com ([2a00:1450:4864:20::336])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)
 id 1rTOhn-0006HT-AT
 for qemu-devel@nongnu.org; Fri, 26 Jan 2024 11:05:25 -0500
Received: by mail-wm1-x336.google.com with SMTP id
 5b1f17b1804b1-40e80046246so3566445e9.1
 for <qemu-devel@nongnu.org>; Fri, 26 Jan 2024 08:05:22 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1706285121; x=1706889921; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:user-agent
 :references:in-reply-to:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=vZMqqebCGrSOmYn0fd3+Dr6RdoYoM7h0k+VmkMtwnvU=;
 b=q6fwL5W8FKe7YhqaCvqVeUeZz2xLSle3QVmA3qiGYDP5qlOOdGXPJ480ZQExVM16gB
 8fzEAif+xH7L61pLZmAVlZ/KLdCbbi/wpNLWGQX0LkZd2h8khhjVGQD7nh9FxqnmnmWe
 2boBw8o9GrXuc6BxIBzxOsj1Hp9gtayfHIFPguqXcu3UqtuEsMSkRh8rg55ikE6InTFS
 0zaa+UL/Donwy86ZIwg5Pk+bEXnKO3cpEucBrrUJLtFZIkkXM+NYYwWnKzpbY6xTrgFc
 SvbrJl758Xn4gRo8DlXun623GsNQEU4IjMdIINIq3xVwEWY0DE8Jh/+Uk1AjcpT7ix+i
 iX8g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1706285121; x=1706889921;
 h=content-transfer-encoding:mime-version:message-id:date:user-agent
 :references:in-reply-to:subject:cc:to:from:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=vZMqqebCGrSOmYn0fd3+Dr6RdoYoM7h0k+VmkMtwnvU=;
 b=ni/1qKJOfSTuePx1zfzhzAB0ZylItUiIJDS2XKdJ0XZWYMmmu8DaXZvz2c8yg4/hSd
 G+MRa17JEl3+gowBH8UwEnNZMWFqIjksAcXWCvTRHH8xiZIGLOEm87TKQNK9Xo1wC+TJ
 +1mVTbbnl8X4+4pJLRZCOSC5RRRGIYyn1ZwUcVDIMytZxzeL4c3JHe7CDRKurVBiyT1w
 FnFgyKEu6yI23khyhQOI3DGGAMOF4udXScnNvPDk/6LF5bEUi8tQZusKyHbjm1VEvzJm
 7xMAa7NmNM/OVHne9Tqk1SwRcF9HQ6caxOyAP9jQp6//tuzSUmsO6rPwEf0UqRb8Cf2g
 uxgw==
X-Gm-Message-State: AOJu0YxXhPhyAsom6wbe8YVv+ySs+WB0L8fnf95GB784JLBhmOlXmgY9
 GhL0DjKc0A9/godbTC6qhZP8dJ1qkmXsbseZyTdVY+F2E4QISAz8xvXjJ51uEig=
X-Google-Smtp-Source: AGHT+IG/pcMFYae8B8Wv7JUTR32yElobIPG6UcyJJiJucBDt1Oj9Phk1+Qr+5fA0VEGejtF2uRwXig==
X-Received: by 2002:a05:600c:444b:b0:40c:269c:518f with SMTP id
 v11-20020a05600c444b00b0040c269c518fmr33221wmn.115.1706285121451; 
 Fri, 26 Jan 2024 08:05:21 -0800 (PST)
Received: from draig.lan ([85.9.250.243]) by smtp.gmail.com with ESMTPSA id
 d14-20020adfe2ce000000b0033928aadde1sm1539596wrj.48.2024.01.26.08.05.21
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 26 Jan 2024 08:05:21 -0800 (PST)
Received: from draig (localhost [IPv6:::1])
 by draig.lan (Postfix) with ESMTP id C3D785F78A;
 Fri, 26 Jan 2024 16:05:20 +0000 (GMT)
From: =?utf-8?Q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>
To: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Cc: qemu-devel@nongnu.org,  Mahmoud Mandour <ma.mandourr@gmail.com>,  Paolo
 Bonzini <pbonzini@redhat.com>,  Richard Henderson
 <richard.henderson@linaro.org>,  Alexandre Iooss <erdnaxe@crans.org>
Subject: Re: [PATCH v2 05/14] tests/plugin: add test plugin for inline
 operations
In-Reply-To: <20240118032400.3762658-6-pierrick.bouvier@linaro.org> (Pierrick
 Bouvier's message of "Thu, 18 Jan 2024 07:23:50 +0400")
References: <20240118032400.3762658-1-pierrick.bouvier@linaro.org>
 <20240118032400.3762658-6-pierrick.bouvier@linaro.org>
User-Agent: mu4e 1.11.27; emacs 29.1
Date: Fri, 26 Jan 2024 16:05:20 +0000
Message-ID: <874jf0rsfz.fsf@draig.linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::336;
 envelope-from=alex.bennee@linaro.org; helo=mail-wm1-x336.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Pierrick Bouvier <pierrick.bouvier@linaro.org> writes:

> For now, it simply performs instruction, bb and mem count, and ensure
> that inline vs callback versions have the same result. Later, we'll
> extend it when new inline operations are added.
>
> Use existing plugins to test everything works is a bit cumbersome, as
> different events are treated in different plugins. Thus, this new one.
>
> Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
> ---
>  tests/plugin/inline.c    | 182 +++++++++++++++++++++++++++++++++++++++
>  tests/plugin/meson.build |   2 +-
>  2 files changed, 183 insertions(+), 1 deletion(-)
>  create mode 100644 tests/plugin/inline.c
>
> diff --git a/tests/plugin/inline.c b/tests/plugin/inline.c
> new file mode 100644
> index 00000000000..28d1c3b1e48
> --- /dev/null
> +++ b/tests/plugin/inline.c
> @@ -0,0 +1,182 @@
> +/*
> + * Copyright (C) 2023, Pierrick Bouvier <pierrick.bouvier@linaro.org>
> + *
> + * Demonstrates and tests usage of inline ops.
> + *
> + * License: GNU GPL, version 2 or later.
> + *   See the COPYING file in the top-level directory.
> + */
> +
> +#include <glib.h>
> +#include <stdint.h>
> +#include <stdio.h>
> +
> +#include <qemu-plugin.h>
> +
> +typedef struct {
> +    uint64_t count_tb;
> +    uint64_t count_tb_inline;
> +    uint64_t count_insn;
> +    uint64_t count_insn_inline;
> +    uint64_t count_mem;
> +    uint64_t count_mem_inline;
> +} CPUCount;

I wonder if there is any way to enforce the structures being an array of
64 bit counts? I do worry the compiler might want day decide to do
something silly but legal leading to confusion.

I guess qemu_plugin_scoreboard_new could:

  g_assert((element_size % sizeof(uint64_t)) =3D=3D 0)

?

> +static qemu_plugin_u64_t count_tb;
> +static qemu_plugin_u64_t count_tb_inline;
> +static qemu_plugin_u64_t count_insn;
> +static qemu_plugin_u64_t count_insn_inline;
> +static qemu_plugin_u64_t count_mem;
> +static qemu_plugin_u64_t count_mem_inline;

Can't this just be a non scoreboard instance of CPUCount?

> +
> +static uint64_t global_count_tb;
> +static uint64_t global_count_insn;
> +static uint64_t global_count_mem;
> +static unsigned int max_cpu_index;
> +static GMutex tb_lock;
> +static GMutex insn_lock;
> +static GMutex mem_lock;
> +
> +QEMU_PLUGIN_EXPORT int qemu_plugin_version =3D QEMU_PLUGIN_VERSION;
> +
> +static void stats_insn(void)
> +{
> +    const uint64_t expected =3D global_count_insn;
> +    const uint64_t per_vcpu =3D qemu_plugin_u64_sum(count_insn);
> +    const uint64_t inl_per_vcpu =3D
> +        qemu_plugin_u64_sum(count_insn_inline);
> +    printf("insn: %" PRIu64 "\n", expected);
> +    printf("insn: %" PRIu64 " (per vcpu)\n", per_vcpu);
> +    printf("insn: %" PRIu64 " (per vcpu inline)\n", inl_per_vcpu);
> +    g_assert(expected > 0);
> +    g_assert(per_vcpu =3D=3D expected);
> +    g_assert(inl_per_vcpu =3D=3D expected);
> +}
> +
> +static void stats_tb(void)
> +{
> +    const uint64_t expected =3D global_count_tb;
> +    const uint64_t per_vcpu =3D qemu_plugin_u64_sum(count_tb);
> +    const uint64_t inl_per_vcpu =3D
> +        qemu_plugin_u64_sum(count_tb_inline);
> +    printf("tb: %" PRIu64 "\n", expected);
> +    printf("tb: %" PRIu64 " (per vcpu)\n", per_vcpu);
> +    printf("tb: %" PRIu64 " (per vcpu inline)\n", inl_per_vcpu);
> +    g_assert(expected > 0);
> +    g_assert(per_vcpu =3D=3D expected);
> +    g_assert(inl_per_vcpu =3D=3D expected);
> +}
> +
> +static void stats_mem(void)
> +{
> +    const uint64_t expected =3D global_count_mem;
> +    const uint64_t per_vcpu =3D qemu_plugin_u64_sum(count_mem);
> +    const uint64_t inl_per_vcpu =3D
> +        qemu_plugin_u64_sum(count_mem_inline);
> +    printf("mem: %" PRIu64 "\n", expected);
> +    printf("mem: %" PRIu64 " (per vcpu)\n", per_vcpu);
> +    printf("mem: %" PRIu64 " (per vcpu inline)\n", inl_per_vcpu);
> +    g_assert(expected > 0);
> +    g_assert(per_vcpu =3D=3D expected);
> +    g_assert(inl_per_vcpu =3D=3D expected);
> +}
> +
> +static void plugin_exit(qemu_plugin_id_t id, void *udata)
> +{
> +    const unsigned int num_cpus =3D qemu_plugin_scoreboard_size(counts);
> +    g_assert(num_cpus =3D=3D max_cpu_index + 1);
> +
> +    for (int i =3D 0; i < num_cpus ; ++i) {
> +        const uint64_t tb =3D *qemu_plugin_u64_get(count_tb, i);
> +        const uint64_t tb_inline =3D *qemu_plugin_u64_get(count_tb_inlin=
e, i);
> +        const uint64_t insn =3D *qemu_plugin_u64_get(count_insn, i);
> +        const uint64_t insn_inline =3D *qemu_plugin_u64_get(count_insn_i=
nline, i);
> +        const uint64_t mem =3D *qemu_plugin_u64_get(count_mem, i);
> +        const uint64_t mem_inline =3D *qemu_plugin_u64_get(count_mem_inl=
ine, i);
> +        printf("cpu %d: tb (%" PRIu64 ", %" PRIu64 ") | "
> +               "insn (%" PRIu64 ", %" PRIu64 ") | "
> +               "mem (%" PRIu64 ", %" PRIu64 ")"
> +               "\n",
> +               i, tb, tb_inline, insn, insn_inline, mem, mem_inline);
> +        g_assert(tb =3D=3D tb_inline);
> +        g_assert(insn =3D=3D insn_inline);
> +        g_assert(mem =3D=3D mem_inline);
> +    }
> +
> +    stats_tb();
> +    stats_insn();
> +    stats_mem();
> +
> +    qemu_plugin_scoreboard_free(counts);
> +}
> +
> +static void vcpu_tb_exec(unsigned int cpu_index, void *udata)
> +{
> +    (*qemu_plugin_u64_get(count_tb, cpu_index))++;
> +    g_mutex_lock(&tb_lock);
> +    max_cpu_index =3D MAX(max_cpu_index, cpu_index);
> +    global_count_tb++;
> +    g_mutex_unlock(&tb_lock);
> +}
> +
> +static void vcpu_insn_exec(unsigned int cpu_index, void *udata)
> +{
> +    (*qemu_plugin_u64_get(count_insn, cpu_index))++;
> +    g_mutex_lock(&insn_lock);
> +    global_count_insn++;
> +    g_mutex_unlock(&insn_lock);
> +}
> +
> +static void vcpu_mem_access(unsigned int cpu_index,
> +                            qemu_plugin_meminfo_t info,
> +                            uint64_t vaddr,
> +                            void *userdata)
> +{
> +    (*qemu_plugin_u64_get(count_mem, cpu_index))++;
> +    g_mutex_lock(&mem_lock);
> +    global_count_mem++;
> +    g_mutex_unlock(&mem_lock);
> +}
> +
> +static void vcpu_tb_trans(qemu_plugin_id_t id, struct qemu_plugin_tb *tb)
> +{
> +    qemu_plugin_register_vcpu_tb_exec_cb(
> +        tb, vcpu_tb_exec, QEMU_PLUGIN_CB_NO_REGS, 0);
> +    qemu_plugin_register_vcpu_tb_exec_inline_per_vcpu(
> +        tb, QEMU_PLUGIN_INLINE_ADD_U64, count_tb_inline, 1);
> +
> +    for (int idx =3D 0; idx < qemu_plugin_tb_n_insns(tb); ++idx) {
> +        struct qemu_plugin_insn *insn =3D qemu_plugin_tb_get_insn(tb, id=
x);
> +        qemu_plugin_register_vcpu_insn_exec_cb(
> +            insn, vcpu_insn_exec, QEMU_PLUGIN_CB_NO_REGS, 0);
> +        qemu_plugin_register_vcpu_insn_exec_inline_per_vcpu(
> +            insn, QEMU_PLUGIN_INLINE_ADD_U64, count_insn_inline, 1);
> +        qemu_plugin_register_vcpu_mem_cb(insn, &vcpu_mem_access,
> +                                         QEMU_PLUGIN_CB_NO_REGS,
> +                                         QEMU_PLUGIN_MEM_RW, 0);
> +        qemu_plugin_register_vcpu_mem_inline_per_vcpu(
> +            insn, QEMU_PLUGIN_MEM_RW,
> +            QEMU_PLUGIN_INLINE_ADD_U64,
> +            count_mem_inline, 1);
> +    }
> +}
> +
> +QEMU_PLUGIN_EXPORT
> +int qemu_plugin_install(qemu_plugin_id_t id, const qemu_info_t *info,
> +                        int argc, char **argv)
> +{
> +    counts =3D qemu_plugin_scoreboard_new(sizeof(CPUCount));
> +    count_tb =3D qemu_plugin_u64_struct(counts, CPUCount, count_tb);
> +    count_insn =3D qemu_plugin_u64_struct(counts, CPUCount, count_insn);
> +    count_mem =3D qemu_plugin_u64_struct(counts, CPUCount, count_mem);
> +    count_tb_inline =3D qemu_plugin_u64_struct(counts, CPUCount, count_t=
b_inline);
> +    count_insn_inline =3D
> +        qemu_plugin_u64_struct(counts, CPUCount, count_insn_inline);
> +    count_mem_inline =3D
> +        qemu_plugin_u64_struct(counts, CPUCount, count_mem_inline);
> +    qemu_plugin_register_vcpu_tb_trans_cb(id, vcpu_tb_trans);
> +    qemu_plugin_register_atexit_cb(id, plugin_exit, NULL);
> +
> +    return 0;
> +}
> diff --git a/tests/plugin/meson.build b/tests/plugin/meson.build
> index e18183aaeda..9eece5bab51 100644
> --- a/tests/plugin/meson.build
> +++ b/tests/plugin/meson.build
> @@ -1,6 +1,6 @@
>  t =3D []
>  if get_option('plugins')
> -  foreach i : ['bb', 'empty', 'insn', 'mem', 'syscall']
> +  foreach i : ['bb', 'empty', 'inline', 'insn', 'mem', 'syscall']
>      if host_os =3D=3D 'windows'
>        t +=3D shared_module(i, files(i + '.c') + '../../contrib/plugins/w=
in32_linker.c',
>                          include_directories: '../../include/qemu',

Otherwise:

Reviewed-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>

--=20
Alex Benn=C3=A9e
Virtualisation Tech Lead @ Linaro

