{
    "stat": {
        "ru_self_cgstart": {
            "ru_nvcsw": 10,
            "ru_utime_sec": 0.034993999999999997,
            "ru_majflt": 0,
            "ru_stime_sec": 0.024996000000000001,
            "ru_minflt": 20815,
            "ru_maxrss_kb": 61532,
            "ru_nivcsw": 49
        },
        "mopSpeed": 233657.60523683968,
        "ru_childs_cgstart": {
            "ru_nvcsw": 9,
            "ru_utime_sec": 0.0009990000000000001,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0089980000000000008,
            "ru_minflt": 3662,
            "ru_maxrss_kb": 18544,
            "ru_nivcsw": 16
        },
        "CodeGen(%)": 23.914508729589286,
        "nMops": 2570,
        "totalObjSize": 119393,
        "nQuads": 906,
        "ru_self_end": {
            "ru_nvcsw": 11,
            "ru_utime_sec": 0.045992999999999999,
            "ru_majflt": 0,
            "ru_stime_sec": 0.029995000000000001,
            "ru_minflt": 23633,
            "ru_maxrss_kb": 69336,
            "ru_nivcsw": 56
        },
        "ru_childs_end": {
            "ru_nvcsw": 10,
            "ru_utime_sec": 0.0009990000000000001,
            "ru_majflt": 0,
            "ru_stime_sec": 0.010998000000000001,
            "ru_minflt": 4192,
            "ru_maxrss_kb": 18980,
            "ru_nivcsw": 18
        },
        "quadSpeed": 82371.124647695236,
        "Frontend(%)": 76.085491270410714,
        "mop/quad": 2.8366445916114791,
        "outputSizePerQuad": 131.78035320088301,
        "peak_mem_kb": 226988
    },
    "MlibObjs": {},
    "PrevCompiledModules": {
        "testtop": {
            "bi8zs_d": {
                "archive": "archive.2/_17341_archive_1.a",
                "mode": 4,
                "bytes": 22538,
                "checksum": 0,
                "mod": "testtop",
                "out": "bi8zs_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "bytes": 7371,
                "checksum": 0,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o"
            }
        }
    },
    "CurCompileModules": [
        "...MASTER...",
        "testtop",
        "testtop"
    ],
    "CurCompileUdps": {},
    "NameTable": {
        "testtop": [
            "testtop",
            "bi8zs",
            "module",
            1
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            2
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "archive": "archive.2/_17341_archive_1.a",
        "bytes": 96855
    },
    "CompileStrategy": "fullobj",
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.17341.json"
    ],
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/home/albert/Desktop/Lab1_adder/03_verif/verif/scripts",
        "csrc": "csrc",
        "archive_dir": "archive.2",
        "csrc_abs": "/home/albert/Desktop/Lab1_adder/03_verif/verif/scripts/csrc",
        "daidir_abs": "/home/albert/Desktop/Lab1_adder/03_verif/verif/scripts/simv.daidir",
        "default_output_dir": "csrc"
    }
}