Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Apr  9 22:26:11 2025
| Host              : didi running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.117        0.000                      0                22208        0.021        0.000                      0                22208        3.458        0.000                       0                 11028  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.117        0.000                      0                22208        0.021        0.000                      0                22208        3.458        0.000                       0                 11028  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 3.898ns (51.302%)  route 3.700ns (48.698%))
  Logic Levels:           22  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.941 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.967    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     7.090 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          0.536     7.626    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/B[11]
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/CLK
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     7.743    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 3.861ns (51.132%)  route 3.690ns (48.868%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.001 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/O[5]
                         net (fo=11, routed)          0.578     7.579    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/B[12]
    DSP48E2_X7Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/CLK
    DSP48E2_X7Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X7Y10        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.260     7.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 3.836ns (50.776%)  route 3.719ns (49.224%))
  Logic Levels:           21  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     7.002 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[1]
                         net (fo=11, routed)          0.581     7.583    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/B[16]
    DSP48E2_X7Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/CLK
    DSP48E2_X7Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X7Y10        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.254     7.754    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 3.861ns (51.480%)  route 3.639ns (48.520%))
  Logic Levels:           22  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.941 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.967    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     7.053 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[4]
                         net (fo=11, routed)          0.475     7.528    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/B[10]
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/CLK
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.288     7.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 3.891ns (51.666%)  route 3.640ns (48.334%))
  Logic Levels:           22  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.941 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.967    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.083 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[7]
                         net (fo=11, routed)          0.476     7.559    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/B[13]
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/CLK
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[13])
                                                     -0.253     7.755    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 3.898ns (51.842%)  route 3.621ns (48.158%))
  Logic Levels:           22  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.941 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.967    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     7.090 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          0.457     7.547    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/B[11]
    DSP48E2_X6Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/CLK
    DSP48E2_X6Y10        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y10        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     7.743    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.863ns (51.396%)  route 3.653ns (48.604%))
  Logic Levels:           21  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     7.029 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[6]
                         net (fo=11, routed)          0.515     7.544    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/B[4]
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/CLK
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.264     7.744    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 3.876ns (51.637%)  route 3.630ns (48.363%))
  Logic Levels:           21  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     7.042 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[5]
                         net (fo=11, routed)          0.492     7.534    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/B[3]
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/CLK
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.273     7.735    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 3.878ns (51.687%)  route 3.625ns (48.313%))
  Logic Levels:           22  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.941 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.967    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     7.070 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[6]
                         net (fo=11, routed)          0.461     7.531    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/B[12]
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/CLK
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.260     7.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 3.898ns (52.008%)  route 3.597ns (47.992%))
  Logic Levels:           22  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.941 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.967    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     7.090 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          0.433     7.523    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/B[11]
    DSP48E2_X6Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X6Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     7.743    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.637%)  route 0.035ns (47.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X78Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r/Q
                         net (fo=3, routed)           0.035     0.087    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r_0
    SLICE_X78Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X78Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r/C
                         clock pessimism              0.000     0.019    
    SLICE_X78Y75         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/shl_ln5_reg_6167_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/DATA_x_addr_29_reg_6211_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.144%)  route 0.039ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y129        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln5_reg_6167_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/shl_ln5_reg_6167_reg[6]/Q
                         net (fo=9, routed)           0.039     0.091    bd_0_i/hls_inst/inst/data13[6]
    SLICE_X86Y129        FDRE                                         r  bd_0_i/hls_inst/inst/DATA_x_addr_29_reg_6211_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y129        FDRE                                         r  bd_0_i/hls_inst/inst/DATA_x_addr_29_reg_6211_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X86Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/DATA_x_addr_29_reg_6211_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul11_i_reg_317_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.129%)  route 0.056ns (58.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X116Y96        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y96        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[31]/Q
                         net (fo=2, routed)           0.056     0.107    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul11_i_reg_317_reg[63]_0[31]
    SLICE_X116Y96        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul11_i_reg_317_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X116Y96        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul11_i_reg_317_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X116Y96        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul11_i_reg_317_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul_i_reg_272_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.004%)  route 0.054ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X118Y110       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y110       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[49]/Q
                         net (fo=3, routed)           0.054     0.106    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/D[49]
    SLICE_X118Y110       FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul_i_reg_272_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X118Y110       FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul_i_reg_272_reg[49]/C
                         clock pessimism              0.000     0.019    
    SLICE_X118Y110       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul_i_reg_272_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X79Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=3, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache
    SLICE_X79Y89         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__0/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__0_n_0
    SLICE_X79Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X79Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X79Y89         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/j_fu_56_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.530%)  route 0.038ns (39.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X80Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.032     0.084    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X80Y88         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.104 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/flow_control_loop_pipe_sequential_init_U/j_fu_56[0]_i_1/O
                         net (fo=1, routed)           0.006     0.110    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/add_ln28_fu_218_p2[0]
    SLICE_X80Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/j_fu_56_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X80Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/j_fu_56_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X80Y88         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/j_fu_56_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X113Y68        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.059     0.110    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg_0
    SLICE_X113Y68        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X113Y68        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X113Y68        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul8_i_reg_312_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.320%)  route 0.060ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X108Y110       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[46]/Q
                         net (fo=2, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul8_i_reg_312_reg[63]_0[46]
    SLICE_X107Y109       FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul8_i_reg_312_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X107Y109       FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul8_i_reg_312_reg[46]/C
                         clock pessimism              0.000     0.019    
    SLICE_X107Y109       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul8_i_reg_312_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U72/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2303_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.520%)  route 0.060ns (60.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U72/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X101Y81        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U72/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U72/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[19]/Q
                         net (fo=2, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_fu_2132_p2[19]
    SLICE_X101Y80        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2303_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X101Y80        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2303_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X101Y80        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/reg_2303_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_2360_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.054ns (55.853%)  route 0.043ns (44.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y115        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2360_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_2360_reg[62]/Q
                         net (fo=2, routed)           0.028     0.080    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1_reg[63]_1[62]
    SLICE_X93Y116        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.095 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[62]_i_1__11/O
                         net (fo=1, routed)           0.015     0.110    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[62]_i_1__11_n_0
    SLICE_X93Y116        FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.018     0.018    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/ap_clk
    SLICE_X93Y116        FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1_reg[62]/C
                         clock pessimism              0.000     0.018    
    SLICE_X93Y116        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y22  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y22  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y18  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y18  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.193ns  (logic 0.159ns (82.383%)  route 0.034ns (17.617%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X87Y121        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     0.159 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.034     0.193    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.077ns  (logic 0.060ns (77.922%)  route 0.017ns (22.078%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X87Y121        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.017     0.077    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 1.834ns (31.662%)  route 3.958ns (68.338%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.227     3.839    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X123Y110       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.889 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.157     4.046    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X122Y111       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.196 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.095     4.291    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_0
    SLICE_X122Y111       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.330 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=7, routed)           1.204     5.533    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[60]
    SLICE_X104Y119       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     5.678 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.042     5.720    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1_n_0
    SLICE_X104Y119       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.820 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0/O
                         net (fo=0)                   0.000     5.820    work_x_d1[60]
                                                                      r  work_x_d1[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.744ns  (logic 1.783ns (31.039%)  route 3.961ns (68.961%))
  Logic Levels:           11  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.146     3.758    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2224_reg[54]
    SLICE_X122Y110       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.882 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.093     3.975    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X122Y110       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.065 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[54]_INST_0/O
                         net (fo=7, routed)           1.396     5.460    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[54]
    SLICE_X105Y113       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     5.557 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[54]_INST_0_i_1/O
                         net (fo=1, routed)           0.093     5.650    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[54]_INST_0_i_1_n_0
    SLICE_X105Y114       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.772 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[54]_INST_0/O
                         net (fo=0)                   0.000     5.772    work_x_d1[54]
                                                                      r  work_x_d1[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 1.861ns (32.705%)  route 3.829ns (67.295%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.227     3.839    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X123Y110       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.889 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.149     4.038    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X122Y111       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     4.160 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.094     4.254    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X122Y112       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     4.307 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=7, routed)           1.025     5.332    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[61]
    SLICE_X104Y119       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.455 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[61]_INST_0_i_1/O
                         net (fo=1, routed)           0.071     5.526    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[61]_INST_0_i_1_n_0
    SLICE_X104Y119       LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.163     5.689 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[61]_INST_0/O
                         net (fo=0)                   0.029     5.718    work_x_d1[61]
                                                                      r  work_x_d1[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 1.721ns (30.381%)  route 3.944ns (69.619%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.227     3.839    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X123Y110       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.889 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.142     4.031    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_57
    SLICE_X122Y111       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     4.082 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.083     4.165    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_0
    SLICE_X122Y112       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.202 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0/O
                         net (fo=7, routed)           0.962     5.164    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[58]
    SLICE_X104Y118       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.252 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[58]_INST_0_i_1/O
                         net (fo=1, routed)           0.296     5.548    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[58]_INST_0_i_1_n_0
    SLICE_X104Y118       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     5.693 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[58]_INST_0/O
                         net (fo=0)                   0.000     5.693    work_x_d1[58]
                                                                      r  work_x_d1[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.607ns  (logic 1.796ns (32.034%)  route 3.811ns (67.966%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.227     3.839    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X123Y110       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.889 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.149     4.038    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X122Y111       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     4.160 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     4.306    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X122Y112       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.358 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=7, routed)           0.919     5.278    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[62]
    SLICE_X108Y118       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.401 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.135     5.536    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[62]_INST_0_i_1_n_0
    SLICE_X107Y119       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.635 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[62]_INST_0/O
                         net (fo=0)                   0.000     5.635    work_x_d1[62]
                                                                      r  work_x_d1[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.551ns  (logic 1.822ns (32.826%)  route 3.729ns (67.174%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.146     3.758    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2224_reg[54]
    SLICE_X122Y110       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.882 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.091     3.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X122Y110       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.010 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.107     4.117    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X122Y112       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.242 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=7, routed)           1.090     5.332    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[55]
    SLICE_X105Y114       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.422 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[55]_INST_0_i_1/O
                         net (fo=1, routed)           0.040     5.462    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[55]_INST_0_i_1_n_0
    SLICE_X105Y114       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     5.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[55]_INST_0/O
                         net (fo=0)                   0.021     5.579    work_x_d1[55]
                                                                      r  work_x_d1[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.473ns  (logic 1.639ns (29.946%)  route 3.834ns (70.054%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.227     3.839    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X123Y110       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.889 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.142     4.031    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_57
    SLICE_X122Y111       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     4.082 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.087     4.169    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_0
    SLICE_X122Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.208 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=7, routed)           1.065     5.273    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[59]
    SLICE_X104Y118       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     5.325 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0_i_1/O
                         net (fo=1, routed)           0.044     5.369    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0_i_1_n_0
    SLICE_X104Y118       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     5.466 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0/O
                         net (fo=0)                   0.035     5.501    work_x_d1[59]
                                                                      r  work_x_d1[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.368ns  (logic 2.076ns (38.670%)  route 3.292ns (61.330%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X84Y90         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.273     0.380    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X83Y93         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     0.478 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.106     0.584    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X83Y95         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     0.741 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.321     1.062    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X81Y91         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.099 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.097     1.196    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X81Y90         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     1.295 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.172     1.467    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X81Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.107     1.574 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.357     1.931    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X10Y30       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.096 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.096    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X10Y30       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.637 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y30       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.746 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.375     3.121    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X82Y96         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.278 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.134     3.411    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2264_reg[54]
    SLICE_X82Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.561 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.147     3.709    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X82Y100        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     3.744 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.101     3.844    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X83Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.985 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O
                         net (fo=9, routed)           0.930     4.915    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[56]
    SLICE_X90Y115        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.065 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0_i_1/O
                         net (fo=1, routed)           0.280     5.345    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0_i_1_n_0
    SLICE_X90Y115        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     5.396 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0/O
                         net (fo=0)                   0.000     5.396    work_y_d1[56]
                                                                      r  work_y_d1[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 1.620ns (30.246%)  route 3.736ns (69.754%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X103Y136       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y136       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.386     0.493    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X102Y136       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.618 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.202     0.820    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X101Y135       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     0.961 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.155     1.117    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X101Y133       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.214 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.093     1.307    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X101Y133       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     1.395 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.163     1.558    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X101Y133       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.627 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.549     2.176    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X14Y42       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.341 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X14Y42       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[14])
                                                      0.541     2.882 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.882    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X14Y42       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     2.991 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.505     3.496    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/P[13]
    SLICE_X107Y98        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     3.592 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_39/O
                         net (fo=8, routed)           1.648     5.239    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[13]
    SLICE_X115Y90        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     5.349 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d0[13]_INST_0/O
                         net (fo=0)                   0.035     5.384    work_x_d0[13]
                                                                      r  work_x_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 1.720ns (32.131%)  route 3.633ns (67.869%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X127Y95        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y95        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.536     0.643    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X126Y93        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068     0.711 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.533     1.245    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X127Y98        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.368 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_49__0/O
                         net (fo=4, routed)           0.466     1.834    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[10]
    SLICE_X123Y96        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.957 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_3__1/O
                         net (fo=1, routed)           0.242     2.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[44]
    DSP48E2_X16Y33       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[44]_C_DATA[44])
                                                      0.105     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[44]
                         net (fo=2, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<44>
    DSP48E2_X16Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[44]_ALU_OUT[47])
                                                      0.585     2.889 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.889    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.998 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.456     3.453    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X122Y108       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.611 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.146     3.758    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2224_reg[54]
    SLICE_X122Y110       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.882 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.091     3.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X122Y110       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.010 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.141     4.151    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X122Y113       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.204 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0/O
                         net (fo=7, routed)           0.959     5.163    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[57]
    SLICE_X113Y114       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.252 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[57]_INST_0_i_1/O
                         net (fo=1, routed)           0.040     5.292    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[57]_INST_0_i_1_n_0
    SLICE_X113Y114       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.067     5.359 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[57]_INST_0/O
                         net (fo=0)                   0.022     5.381    work_x_d1[57]
                                                                      r  work_x_d1[57] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.062ns (71.389%)  route 0.025ns (28.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y127        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X84Y127        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.099 r  bd_0_i/hls_inst/inst/work_y_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address0[2]
                                                                      r  work_x_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.061ns (70.238%)  route 0.026ns (29.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y127        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X84Y127        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address1[2]
                                                                      r  work_x_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.061ns (70.238%)  route 0.026ns (29.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y124        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[5]
    SLICE_X82Y124        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[5]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address1[5]
                                                                      r  work_x_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.062ns (71.389%)  route 0.025ns (28.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y127        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X84Y127        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.099 r  bd_0_i/hls_inst/inst/work_y_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address0[2]
                                                                      r  work_y_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.061ns (70.238%)  route 0.026ns (29.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y127        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X84Y127        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address1[2]
                                                                      r  work_y_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.061ns (70.238%)  route 0.026ns (29.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y124        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[5]
    SLICE_X82Y124        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[5]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address1[5]
                                                                      r  work_y_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_2171_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.088ns  (logic 0.061ns (69.569%)  route 0.027ns (30.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X83Y107        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2171_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_2171_reg[48]/Q
                         net (fo=9, routed)           0.027     0.079    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/Q[48]
    SLICE_X83Y107        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.101 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[48]_INST_0/O
                         net (fo=0)                   0.000     0.101    work_y_d1[48]
                                                                      r  work_y_d1[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.074ns (74.862%)  route 0.025ns (25.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y127        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[1]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[1]
    SLICE_X82Y127        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     0.112 r  bd_0_i/hls_inst/inst/work_y_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.112    work_x_address0[1]
                                                                      r  work_x_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.074ns (74.862%)  route 0.025ns (25.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y126        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[3]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[3]
    SLICE_X82Y126        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     0.112 r  bd_0_i/hls_inst/inst/work_y_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.112    work_x_address0[3]
                                                                      r  work_x_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.074ns (74.862%)  route 0.025ns (25.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X83Y126        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[4]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[4]
    SLICE_X83Y126        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     0.112 r  bd_0_i/hls_inst/inst/work_y_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.112    work_x_address0[4]
                                                                      r  work_x_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          4276 Endpoints
Min Delay          4276 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 3.139ns (56.533%)  route 2.414ns (43.467%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.385 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.411    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/CO[0]
    SLICE_X93Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.527 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/add_ln37_1_reg_1834_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[63]
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[63]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 3.139ns (56.543%)  route 2.413ns (43.457%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.385 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.411    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/CO[0]
    SLICE_X93Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.527 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/add_ln37_1_reg_1834_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.552    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[61]
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[61]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 3.126ns (56.431%)  route 2.414ns (43.569%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.385 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.411    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/CO[0]
    SLICE_X93Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.514 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/add_ln37_1_reg_1834_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.540    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[62]
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[62]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 3.109ns (56.307%)  route 2.413ns (43.693%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.385 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.411    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/CO[0]
    SLICE_X93Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.497 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/add_ln37_1_reg_1834_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.522    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[60]
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[60]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 3.105ns (56.265%)  route 2.414ns (43.735%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.385 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.411    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/CO[0]
    SLICE_X93Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.493 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/add_ln37_1_reg_1834_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.519    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[59]
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[59]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 3.124ns (56.681%)  route 2.388ns (43.319%))
  Logic Levels:           17  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.486 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[55]
    SLICE_X93Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[55]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 3.099ns (56.227%)  route 2.413ns (43.773%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.385 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.411    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/CO[0]
    SLICE_X93Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.487 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/add_ln37_1_reg_1834_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.512    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[57]
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[57]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 3.124ns (56.691%)  route 2.387ns (43.309%))
  Logic Levels:           17  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.486 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.511    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[53]
    SLICE_X93Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[53]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.504ns  (logic 3.090ns (56.146%)  route 2.414ns (43.854%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.385 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.411    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/CO[0]
    SLICE_X93Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/fourth_order_double_sin_cos_K0_U/add_ln37_1_reg_1834_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.026     5.504    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[58]
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[58]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.499ns  (logic 3.111ns (56.579%)  route 2.388ns (43.421%))
  Logic Levels:           17  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X16Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X16Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     2.114 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           1.119     3.233    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__0_n_100
    SLICE_X106Y50        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.396 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0/O
                         net (fo=2, routed)           0.219     3.615    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_7__0_n_0
    SLICE_X106Y50        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.704 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1/O
                         net (fo=1, routed)           0.016     3.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4_i_15__1_n_0
    SLICE_X106Y50        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.957 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_44s_93_1_1_U3/tmp_product__1_carry__4/O[5]
                         net (fo=2, routed)           0.607     4.564    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47][12]
    SLICE_X93Y54         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.725 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8/O
                         net (fo=2, routed)           0.250     4.975    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_8_n_0
    SLICE_X93Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.026 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16/O
                         net (fo=1, routed)           0.009     5.035    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834[23]_i_16_n_0
    SLICE_X93Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.221 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.247    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[23]_i_1_n_0
    SLICE_X93Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.262 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.288    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[31]_i_1_n_0
    SLICE_X93Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.303 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.329    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[39]_i_1_n_0
    SLICE_X93Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.344 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[47]_i_1_n_0
    SLICE_X93Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.473 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_56ns_52s_108_1_1_U7/add_ln37_1_reg_1834_reg[55]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.499    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_fu_1083_p2[54]
    SLICE_X93Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X93Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/add_ln37_1_reg_1834_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 work_x_q1[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[11] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[11]
    SLICE_X118Y81        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y81        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[11]/C

Slack:                    inf
  Source:                 work_x_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[12] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[12]
    SLICE_X120Y85        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X120Y85        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[12]/C

Slack:                    inf
  Source:                 work_x_q1[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[1] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[1]
    SLICE_X118Y74        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y74        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[1]/C

Slack:                    inf
  Source:                 work_x_q1[21]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[21] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[21]
    SLICE_X120Y84        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X120Y84        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[21]/C

Slack:                    inf
  Source:                 work_x_q1[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[26] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[26]
    SLICE_X120Y92        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X120Y92        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[26]/C

Slack:                    inf
  Source:                 work_x_q1[29]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[29] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[29]
    SLICE_X117Y93        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X117Y93        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[29]/C

Slack:                    inf
  Source:                 work_x_q1[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[2] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[2]
    SLICE_X119Y76        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y76        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[2]/C

Slack:                    inf
  Source:                 work_x_q1[31]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[31] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[31]
    SLICE_X117Y95        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X117Y95        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[31]/C

Slack:                    inf
  Source:                 work_x_q1[37]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[37] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[37]
    SLICE_X116Y100       FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y100       FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[37]/C

Slack:                    inf
  Source:                 work_x_q1[42]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[42] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[42]
    SLICE_X117Y104       FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X117Y104       FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[42]/C





