<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ICH_PPI_DVIR&lt;n&gt;_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICH_PPI_DVIR&lt;n&gt;_EL2, Interrupt Controller PPI Direct-inject Virtual Interrupt Registers, n = 0 - 1</h1><p>The ICH_PPI_DVIR&lt;n&gt;_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Controls whether Pending physical PPIs are directly injected as virtual PPIs to the Virtual Interrupt Domain.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_GCIE is implemented, (EL2 is implemented or EL3 is implemented), and FEAT_AA64 is implemented. Otherwise, direct accesses to ICH_PPI_DVIR&lt;n&gt;_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
      <h2>Attributes</h2>
        <p>ICH_PPI_DVIR&lt;n&gt;_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI63</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI62</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI61</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI60</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI59</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI58</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI57</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI56</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI55</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI54</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI53</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI52</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI51</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI50</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI49</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI48</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI47</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI46</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI45</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI44</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI43</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI42</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI41</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI40</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI39</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI38</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI37</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI36</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI35</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI34</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI33</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI32</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">DVI0</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">DVI&lt;x&gt;, bit [x], for x = 63 to 0</h4><div class="field">
      <p>Controls whether the physical PPI Pending state is directly injected to a virtual PPI in the Virtual Interrupt Domain.</p>
    <table class="valuetable"><tr><th>DVI&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Physical PPI &lt;x&gt; is not directly injected as a virtual PPI.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Physical PPI &lt;x&gt; is directly injected as a virtual PPI.</p>
        </td></tr></table><p>The Effective value of DVI&lt;x&gt; is 0 if any of the following are true:</p>
<ul>
<li>
<p>Physical PPI &lt;x&gt; is not assigned to Current Physical Interrupt Domain.</p>

</li><li>
<p>Physical PPI &lt;x&gt; is assigned to the EL3 Interrupt Domain.</p>

</li><li>
<p>Physical PPI &lt;x&gt; is assigned to the Secure Interrupt Domain and SCR_EL3.EEL2 is 0.</p>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul><p>Accessing this field has the following behavior:</p><ul><li>When !IsPPIImplemented((n * 64) + x), access to this field
                            is <span class="access_level">
          <span class="arm-defined-word">RES0</span>
        </span>.
                        </li><li>Access to this field is <span class="access_level">RAZ/WI</span> if all the following are true:<ul><li>!IsPPIAssignedToCurrentDomain((n * 64) + x).</li><li>PSTATE.EL IN {EL2, EL1}.</li></ul></li><li>
                  Otherwise,
                  
                  access to this field
                  is <span class="access_level">RW</span>.
                </li></ul></div><div class="access_mechanisms"><h2>Accessing ICH_PPI_DVIR&lt;n&gt;_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, ICH_PPI_DVIR&lt;n&gt;_EL2
      ; Where n = 0-1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b1010</td><td>0b00:n[0]</td></tr></table><p class="pseudocode">
let n:integer = UInt(op2[0]);

if !(IsFeatureImplemented(FEAT_GCIE) &amp;&amp; (HaveEL(EL2) || HaveEL(EL3)) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        X{64}(t) = NVMem(0xB40 + (8 * n));
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    X{64}(t) = ICH_PPI_DVIR_EL2(n);
elsif PSTATE.EL == EL3 then
    X{64}(t) = ICH_PPI_DVIR_EL2(n);
end;
                </p><div><h4 class="assembler">MSR ICH_PPI_DVIR&lt;n&gt;_EL2, &lt;Xt&gt;
      ; Where n = 0-1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b1010</td><td>0b00:n[0]</td></tr></table><p class="pseudocode">
let n:integer = UInt(op2[0]);

if !(IsFeatureImplemented(FEAT_GCIE) &amp;&amp; (HaveEL(EL2) || HaveEL(EL3)) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        NVMem(0xB40 + (8 * n)) = X{64}(t);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    ICH_PPI_DVIR_EL2(n) = X{64}(t);
elsif PSTATE.EL == EL3 then
    ICH_PPI_DVIR_EL2(n) = X{64}(t);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
