# RISC-V processor

This is a risc-v processor implemented in verilog with the following elements:
- fetch, decode, execute, memory and writeback stages
- 5 stage pipeline
- data forwarding 
- implements all standard riscv instructions 
