/*******************************************************************************
Interface definition of ${EFC_INSTANCE_NAME} PLIB.

Company:
Microchip Technology Inc.

File Name:
plib_${EFC_INSTANCE_NAME?lower_case}.h

Summary:
Interface definition of ${EFC_INSTANCE_NAME} Plib.

Description:
This file defines the interface for the ${EFC_INSTANCE_NAME} Plib.
It allows user to Program, Erase and lock the on-chip FLASH memory.
*******************************************************************************/

// DOM-IGNORE-BEGIN
/*******************************************************************************
* Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries.
*
* Subject to your compliance with these terms, you may use Microchip software
* and any derivatives exclusively with Microchip products. It is your
* responsibility to comply with third party license terms applicable to your
* use of third party software (including open source software) that may
* accompany Microchip software.
*
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER
* EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED
* WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A
* PARTICULAR PURPOSE.
*
* IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,
* INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND
* WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS
* BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE
* FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN
* ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
* THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*******************************************************************************/
// DOM-IGNORE-END

#include <string.h>
#include "device.h"
#include "plib_${EFC_INSTANCE_NAME?lower_case}.h"
<#if core.CoreSysIntFile == true>
#include "interrupts.h"
</#if>

static uint32_t efc_status = 0;

<#if INTERRUPT_ENABLE == true>
    <#lt>volatile static EFC_OBJECT efc;
</#if>

void ${EFC_INSTANCE_NAME}_Initialize(void)
{
    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR = EEFC_FMR_FWS(${NVM_RWS}U) | EEFC_FMR_CLOE_Msk <#if EFC_FAM??>${(EFC_FAM != "0")?then(' | EEFC_FMR_FAM_Msk','')}</#if>;
}
bool ${EFC_INSTANCE_NAME}_Read( uint32_t *data, uint32_t length, uint32_t address )
{
    uint32_t *pAddress = (uint32_t*)address;
    (void)memcpy(data,pAddress,length);
    return true;
}

bool ${EFC_INSTANCE_NAME}_SectorErase( uint32_t address )
{
    uint16_t page_number;

    <#if core.CoreArchitecture != "CORTEX-M4" && core.CoreArchitecture != "CORTEX-M33" && core.DATA_CACHE_ENABLE?? && core.DATA_CACHE_ENABLE == true >
    if (DATA_CACHE_IS_ENABLED() != 0U)
    {
        DCACHE_INVALIDATE_BY_ADDR((void*)address, (int32_t)${EFC_INSTANCE_NAME}_SECTORSIZE);
    }
    </#if>

    /*Calculate the Page number to be passed for FARG register*/
    page_number = (uint16_t)((address - ${MEM_SEGMENT_NAME}_ADDR) / ${MEM_SEGMENT_NAME}_PAGE_SIZE);

    /* Issue the FLASH erase operation*/
    ${EFC_INSTANCE_NAME}_REGS->EEFC_FCR = (EEFC_FCR_FCMD_EPA|EEFC_FCR_FARG((uint32_t)page_number|0x2U)|EEFC_FCR_FKEY_PASSWD);

    efc_status = 0;

    <#if INTERRUPT_ENABLE == true>
        <#lt>    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR |= EEFC_FMR_FRDY_Msk;
    </#if>

    return true;
}

bool ${EFC_INSTANCE_NAME}_PageBufferWrite( uint32_t *data, const uint32_t address)
{
    uint16_t page_number;

    /*Calculate the Page number to be passed for FARG register*/
    page_number = (uint16_t)((address - ${MEM_SEGMENT_NAME}_ADDR) / ${MEM_SEGMENT_NAME}_PAGE_SIZE);

    for (uint32_t i = 0; i < ${MEM_SEGMENT_NAME}_PAGE_SIZE; i += 4U)
    {
        *((uint32_t *)( ${MEM_SEGMENT_NAME}_ADDR + ( page_number * ${MEM_SEGMENT_NAME}_PAGE_SIZE ) + i )) = *data ;
        data++;
        __DMB();
    }

    __DSB();
    __ISB();

    <#if core.CoreArchitecture != "CORTEX-M4" && core.CoreArchitecture != "CORTEX-M33" && core.DATA_CACHE_ENABLE?? && core.DATA_CACHE_ENABLE == true >
    if (DATA_CACHE_IS_ENABLED() != 0U)
    {
        DCACHE_CLEAN_BY_ADDR((void*)address, (int32_t)${EFC_INSTANCE_NAME}_PAGESIZE);
    }
    </#if>

    return true;
}

bool ${EFC_INSTANCE_NAME}_PageBufferCommit( const uint32_t address)
{
    uint16_t page_number;

    /*Calculate the Page number to be passed for FARG register*/
    page_number = (uint16_t)((address - ${MEM_SEGMENT_NAME}_ADDR) / ${MEM_SEGMENT_NAME}_PAGE_SIZE);

    __DSB();
    __ISB();

    /* Issue the FLASH write operation*/
    ${EFC_INSTANCE_NAME}_REGS->EEFC_FCR = (EEFC_FCR_FCMD_WP | EEFC_FCR_FARG((uint32_t)page_number)| EEFC_FCR_FKEY_PASSWD);

    efc_status = 0;

    <#if INTERRUPT_ENABLE == true>
        <#lt>    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR |= EEFC_FMR_FRDY_Msk;
    </#if>

    return true;
}

bool ${EFC_INSTANCE_NAME}_PageWrite( uint32_t *data, uint32_t address )
{
    uint16_t page_number;

    /*Calculate the Page number to be passed for FARG register*/
    page_number = (uint16_t)((address - ${MEM_SEGMENT_NAME}_ADDR) / ${MEM_SEGMENT_NAME}_PAGE_SIZE);

    for (uint32_t i = 0; i < ${MEM_SEGMENT_NAME}_PAGE_SIZE; i += 4U)
    {
        *((uint32_t *)( ${MEM_SEGMENT_NAME}_ADDR + ( page_number * ${MEM_SEGMENT_NAME}_PAGE_SIZE ) + i )) = *data;
        data++;
        __DMB();
    }

    __DSB();
    __ISB();

    <#if core.CoreArchitecture != "CORTEX-M4" && core.CoreArchitecture != "CORTEX-M33" && core.DATA_CACHE_ENABLE?? && core.DATA_CACHE_ENABLE == true >
    if (DATA_CACHE_IS_ENABLED() != 0U)
    {
        DCACHE_CLEAN_BY_ADDR((void*)address, (int32_t)${EFC_INSTANCE_NAME}_PAGESIZE);
    }
    </#if>

    /* Issue the FLASH write operation*/
    ${EFC_INSTANCE_NAME}_REGS->EEFC_FCR = (EEFC_FCR_FCMD_WP | EEFC_FCR_FARG((uint32_t)page_number)| EEFC_FCR_FKEY_PASSWD);

    efc_status = 0;

    <#if INTERRUPT_ENABLE == true>
        <#lt>    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR |= EEFC_FMR_FRDY_Msk;
    </#if>

    return true;
}

bool ${EFC_INSTANCE_NAME}_QuadWordWrite( uint32_t *data, uint32_t address )
{
    uint16_t page_number;

    /*Calculate the Page number to be passed for FARG register*/
    page_number = (uint16_t)((address - ${MEM_SEGMENT_NAME}_ADDR) / ${MEM_SEGMENT_NAME}_PAGE_SIZE);

    for (uint32_t i = 0; i < 16U; i += 4U)
    {
        *((uint32_t *)(( address ) + i )) = *data;
        data++;
    }

    <#if core.CoreArchitecture != "CORTEX-M4" && core.CoreArchitecture != "CORTEX-M33" && core.DATA_CACHE_ENABLE?? && core.DATA_CACHE_ENABLE == true >
    if (DATA_CACHE_IS_ENABLED() != 0U)
    {
        DCACHE_CLEAN_BY_ADDR((void*)address, (int32_t)16);
    }
    </#if>

    /* Issue the FLASH write operation*/
    ${EFC_INSTANCE_NAME}_REGS->EEFC_FCR = (EEFC_FCR_FCMD_WP | EEFC_FCR_FARG((uint32_t)page_number)| EEFC_FCR_FKEY_PASSWD);

    efc_status = 0;

    <#if INTERRUPT_ENABLE == true>
        <#lt>    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR |= EEFC_FMR_FRDY_Msk;
    </#if>

    return true;
}

void ${EFC_INSTANCE_NAME}_RegionLock(uint32_t address)
{
    uint16_t page_number;

    /*Calculate the Page number to be passed for FARG register*/
    page_number = (uint16_t)((address - ${MEM_SEGMENT_NAME}_ADDR) / ${MEM_SEGMENT_NAME}_PAGE_SIZE);
    ${EFC_INSTANCE_NAME}_REGS->EEFC_FCR = (EEFC_FCR_FCMD_SLB | EEFC_FCR_FARG((uint32_t)page_number)| EEFC_FCR_FKEY_PASSWD);

    efc_status = 0;

    <#if INTERRUPT_ENABLE == true>
        <#lt>    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR |= EEFC_FMR_FRDY_Msk;
    </#if>
}

void ${EFC_INSTANCE_NAME}_RegionUnlock(uint32_t address)
{
    uint16_t page_number;

    /*Calculate the Page number to be passed for FARG register*/
    page_number = (uint16_t)((address - ${MEM_SEGMENT_NAME}_ADDR) / ${MEM_SEGMENT_NAME}_PAGE_SIZE);
    ${EFC_INSTANCE_NAME}_REGS->EEFC_FCR = (EEFC_FCR_FCMD_CLB | EEFC_FCR_FARG((uint32_t)page_number)| EEFC_FCR_FKEY_PASSWD);

    efc_status = 0;

    <#if INTERRUPT_ENABLE == true>
        <#lt>    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR |= EEFC_FMR_FRDY_Msk;
    </#if>
}

bool ${EFC_INSTANCE_NAME}_IsBusy(void)
{
    efc_status |= ${EFC_INSTANCE_NAME}_REGS->EEFC_FSR;
    return (bool)((efc_status & EEFC_FSR_FRDY_Msk) == 0U);
}

EFC_ERROR ${EFC_INSTANCE_NAME}_ErrorGet( void )
{
    efc_status |= ${EFC_INSTANCE_NAME}_REGS->EEFC_FSR;
    return (EFC_ERROR)efc_status;
}

<#if INTERRUPT_ENABLE == true>
    <#lt>void ${EFC_INSTANCE_NAME}_CallbackRegister( EFC_CALLBACK callback, uintptr_t context )
    <#lt>{
    <#lt>    efc.callback = callback;
    <#lt>    efc.context = context;
    <#lt>}
</#if>

<#if INTERRUPT_ENABLE == true>
    <#lt>void __attribute__((used)) ${EFC_INSTANCE_NAME}_InterruptHandler( void )
    <#lt>{
    <#lt>    uintptr_t context_var;

    <#lt>    uint32_t ul_fmr = ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR;
    <#lt>    ${EFC_INSTANCE_NAME}_REGS->EEFC_FMR = ( ul_fmr & (~EEFC_FMR_FRDY_Msk));
    <#lt>    if(efc.callback != NULL)
    <#lt>    {
    <#lt>        context_var = efc.context;
    <#lt>        efc.callback(context_var);
    <#lt>    }
    <#lt>}
</#if>
