digraph data_path {
  AND_u1_u1_785_wire [shape=ellipse];
  AND_u1_u1_797_wire [shape=ellipse];
  CONCAT_u1_u2_887_wire [shape=ellipse];
  CONCAT_u1_u2_892_wire [shape=ellipse];
  CONCAT_u1_u2_898_wire [shape=ellipse];
  CONCAT_u1_u2_901_wire [shape=ellipse];
  CONCAT_u1_u2_915_wire [shape=ellipse];
  CONCAT_u2_u3_889_wire [shape=ellipse];
  EQ_u1_u1_635_wire [shape=ellipse];
  EQ_u1_u1_644_wire [shape=ellipse];
  EQ_u1_u1_714_wire [shape=ellipse];
  EQ_u1_u1_723_wire [shape=ellipse];
  EQ_u1_u1_732_wire [shape=ellipse];
  EQ_u1_u1_741_wire [shape=ellipse];
  EQ_u1_u1_762_wire [shape=ellipse];
  EQ_u1_u1_771_wire [shape=ellipse];
  EQ_u1_u1_803_wire [shape=ellipse];
  EQ_u1_u1_806_wire [shape=ellipse];
  EQ_u1_u1_812_wire [shape=ellipse];
  EQ_u1_u1_815_wire [shape=ellipse];
  EQ_u1_u1_821_wire [shape=ellipse];
  EQ_u1_u1_824_wire [shape=ellipse];
  EQ_u1_u1_830_wire [shape=ellipse];
  EQ_u1_u1_833_wire [shape=ellipse];
  EQ_u1_u1_839_wire [shape=ellipse];
  EQ_u1_u1_842_wire [shape=ellipse];
  EQ_u1_u1_846_wire [shape=ellipse];
  EQ_u8_u1_558_wire [shape=ellipse];
  EQ_u8_u1_561_wire [shape=ellipse];
  EQ_u8_u1_586_wire [shape=ellipse];
  EQ_u8_u1_589_wire [shape=ellipse];
  EQ_u8_u1_593_wire [shape=ellipse];
  EQ_u8_u1_597_wire [shape=ellipse];
  EQ_u8_u1_600_wire [shape=ellipse];
  EQ_u8_u1_604_wire [shape=ellipse];
  EQ_u8_u1_609_wire [shape=ellipse];
  EQ_u8_u1_612_wire [shape=ellipse];
  EQ_u8_u1_616_wire [shape=ellipse];
  EQ_u8_u1_620_wire [shape=ellipse];
  EQ_u8_u1_623_wire [shape=ellipse];
  EQ_u8_u1_627_wire [shape=ellipse];
  EQ_u8_u1_638_wire [shape=ellipse];
  EQ_u8_u1_647_wire [shape=ellipse];
  EQ_u8_u1_665_wire [shape=ellipse];
  EQ_u8_u1_668_wire [shape=ellipse];
  EQ_u8_u1_672_wire [shape=ellipse];
  EQ_u8_u1_676_wire [shape=ellipse];
  EQ_u8_u1_679_wire [shape=ellipse];
  EQ_u8_u1_683_wire [shape=ellipse];
  EQ_u8_u1_688_wire [shape=ellipse];
  EQ_u8_u1_691_wire [shape=ellipse];
  EQ_u8_u1_695_wire [shape=ellipse];
  EQ_u8_u1_699_wire [shape=ellipse];
  EQ_u8_u1_702_wire [shape=ellipse];
  EQ_u8_u1_706_wire [shape=ellipse];
  EQ_u8_u1_717_wire [shape=ellipse];
  EQ_u8_u1_726_wire [shape=ellipse];
  EQ_u8_u1_735_wire [shape=ellipse];
  EQ_u8_u1_744_wire [shape=ellipse];
  EQ_u8_u1_765_wire [shape=ellipse];
  EQ_u8_u1_774_wire [shape=ellipse];
  EQ_u8_u1_780_wire [shape=ellipse];
  EQ_u8_u1_783_wire [shape=ellipse];
  EQ_u8_u1_788_wire [shape=ellipse];
  EQ_u8_u1_792_wire [shape=ellipse];
  EQ_u8_u1_795_wire [shape=ellipse];
  EQ_u8_u1_868_wire [shape=ellipse];
  EQ_u8_u1_876_wire [shape=ellipse];
  EQ_u8_u1_907_wire [shape=ellipse];
  NOT_u1_u1_784_wire [shape=ellipse];
  NOT_u1_u1_789_wire [shape=ellipse];
  OR_u1_u1_590_wire [shape=ellipse];
  OR_u1_u1_594_wire [shape=ellipse];
  OR_u1_u1_601_wire [shape=ellipse];
  OR_u1_u1_605_wire [shape=ellipse];
  OR_u1_u1_606_wire [shape=ellipse];
  OR_u1_u1_613_wire [shape=ellipse];
  OR_u1_u1_617_wire [shape=ellipse];
  OR_u1_u1_624_wire [shape=ellipse];
  OR_u1_u1_628_wire [shape=ellipse];
  OR_u1_u1_629_wire [shape=ellipse];
  OR_u1_u1_669_wire [shape=ellipse];
  OR_u1_u1_673_wire [shape=ellipse];
  OR_u1_u1_680_wire [shape=ellipse];
  OR_u1_u1_684_wire [shape=ellipse];
  OR_u1_u1_685_wire [shape=ellipse];
  OR_u1_u1_692_wire [shape=ellipse];
  OR_u1_u1_696_wire [shape=ellipse];
  OR_u1_u1_703_wire [shape=ellipse];
  OR_u1_u1_707_wire [shape=ellipse];
  OR_u1_u1_708_wire [shape=ellipse];
  OR_u1_u1_796_wire [shape=ellipse];
  OR_u1_u1_843_wire [shape=ellipse];
  R_ADD_603_wire_constant [shape=ellipse];
  R_ADD_682_wire_constant [shape=ellipse];
  R_CALL_557_wire_constant [shape=ellipse];
  R_CALL_622_wire_constant [shape=ellipse];
  R_CALL_701_wire_constant [shape=ellipse];
  R_CMP_626_wire_constant [shape=ellipse];
  R_CMP_705_wire_constant [shape=ellipse];
  R_JMP_560_wire_constant [shape=ellipse];
  R_LOAD_588_wire_constant [shape=ellipse];
  R_LOAD_667_wire_constant [shape=ellipse];
  R_LOAD_779_wire_constant [shape=ellipse];
  R_L_AND_592_wire_constant [shape=ellipse];
  R_L_AND_671_wire_constant [shape=ellipse];
  R_L_OR_596_wire_constant [shape=ellipse];
  R_L_OR_675_wire_constant [shape=ellipse];
  R_L_SLL_611_wire_constant [shape=ellipse];
  R_L_SLL_690_wire_constant [shape=ellipse];
  R_L_SRA_619_wire_constant [shape=ellipse];
  R_L_SRA_698_wire_constant [shape=ellipse];
  R_L_SRL_615_wire_constant [shape=ellipse];
  R_L_SRL_694_wire_constant [shape=ellipse];
  R_L_XNOR_599_wire_constant [shape=ellipse];
  R_L_XNOR_678_wire_constant [shape=ellipse];
  R_SBIR_585_wire_constant [shape=ellipse];
  R_SBIR_664_wire_constant [shape=ellipse];
  R_STORE_787_wire_constant [shape=ellipse];
  R_STORE_906_wire_constant [shape=ellipse];
  R_SUB_608_wire_constant [shape=ellipse];
  R_SUB_687_wire_constant [shape=ellipse];
  R_one_1_634_wire_constant [shape=ellipse];
  R_one_1_643_wire_constant [shape=ellipse];
  R_one_1_713_wire_constant [shape=ellipse];
  R_one_1_722_wire_constant [shape=ellipse];
  R_one_1_731_wire_constant [shape=ellipse];
  R_one_1_740_wire_constant [shape=ellipse];
  R_one_1_761_wire_constant [shape=ellipse];
  R_one_1_770_wire_constant [shape=ellipse];
  R_one_1_802_wire_constant [shape=ellipse];
  R_one_1_805_wire_constant [shape=ellipse];
  R_one_1_811_wire_constant [shape=ellipse];
  R_one_1_814_wire_constant [shape=ellipse];
  R_one_1_820_wire_constant [shape=ellipse];
  R_one_1_823_wire_constant [shape=ellipse];
  R_one_1_829_wire_constant [shape=ellipse];
  R_one_1_832_wire_constant [shape=ellipse];
  R_one_1_838_wire_constant [shape=ellipse];
  R_one_1_841_wire_constant [shape=ellipse];
  R_one_1_845_wire_constant [shape=ellipse];
  R_one_1_870_wire_constant [shape=ellipse];
  R_one_1_878_wire_constant [shape=ellipse];
  R_one_1_909_wire_constant [shape=ellipse];
  R_zero_1_869_wire_constant [shape=ellipse];
  R_zero_1_877_wire_constant [shape=ellipse];
  R_zero_1_908_wire_constant [shape=ellipse];
  R_zero_8_782_wire_constant [shape=ellipse];
  dcache_opcode_570 [shape=ellipse];
  dcache_rd_582 [shape=ellipse];
  dcache_rs1_imm_574 [shape=ellipse];
  dcache_rs2_578 [shape=ellipse];
  dcache_state_reg_write_631 [shape=ellipse];
  dcache_to_ex_rs1_imm_640 [shape=ellipse];
  dcache_to_ex_rs2_649 [shape=ellipse];
  ex_opcode_542 [shape=ellipse];
  ex_rd_554 [shape=ellipse];
  ex_rs1_imm_546 [shape=ellipse];
  ex_rs2_550 [shape=ellipse];
  iregfile_opcode_750 [shape=ellipse];
  iregfile_rs1_imm_754 [shape=ellipse];
  iregfile_rs2_758 [shape=ellipse];
  iregfile_state_opcode_864 [shape=ellipse];
  iretire_opcode_653 [shape=ellipse];
  iretire_rd_661 [shape=ellipse];
  iretire_rs1_imm_657 [shape=ellipse];
  iretire_state_reg_write_710 [shape=ellipse];
  iretire_state_to_dcache_addr_737 [shape=ellipse];
  iretire_state_to_dcache_memData_746 [shape=ellipse];
  iretire_state_to_ex_rs1_imm_719 [shape=ellipse];
  iretire_state_to_ex_rs2_728 [shape=ellipse];
  iretire_state_to_rs1_imm_767 [shape=ellipse];
  iretire_state_to_rs2_776 [shape=ellipse];
  is_Branch_538 [shape=ellipse];
  konst_867_wire_constant [shape=ellipse];
  konst_875_wire_constant [shape=ellipse];
  memWrite_911 [shape=ellipse];
  reg_valid_read1_872 [shape=ellipse];
  reg_valid_read2_880 [shape=ellipse];
  reg_valid_write_883 [shape=ellipse];
  AND_u1_u1_639_inst [shape=diamond];
EQ_u1_u1_635_wire  -> AND_u1_u1_639_inst;
EQ_u8_u1_638_wire  -> AND_u1_u1_639_inst;
AND_u1_u1_639_inst -> dcache_to_ex_rs1_imm_640;
  AND_u1_u1_648_inst [shape=diamond];
EQ_u1_u1_644_wire  -> AND_u1_u1_648_inst;
EQ_u8_u1_647_wire  -> AND_u1_u1_648_inst;
AND_u1_u1_648_inst -> dcache_to_ex_rs2_649;
  AND_u1_u1_718_inst [shape=diamond];
EQ_u1_u1_714_wire  -> AND_u1_u1_718_inst;
EQ_u8_u1_717_wire  -> AND_u1_u1_718_inst;
AND_u1_u1_718_inst -> iretire_state_to_ex_rs1_imm_719;
  AND_u1_u1_727_inst [shape=diamond];
EQ_u1_u1_723_wire  -> AND_u1_u1_727_inst;
EQ_u8_u1_726_wire  -> AND_u1_u1_727_inst;
AND_u1_u1_727_inst -> iretire_state_to_ex_rs2_728;
  AND_u1_u1_736_inst [shape=diamond];
EQ_u1_u1_732_wire  -> AND_u1_u1_736_inst;
EQ_u8_u1_735_wire  -> AND_u1_u1_736_inst;
AND_u1_u1_736_inst -> iretire_state_to_dcache_addr_737;
  AND_u1_u1_745_inst [shape=diamond];
EQ_u1_u1_741_wire  -> AND_u1_u1_745_inst;
EQ_u8_u1_744_wire  -> AND_u1_u1_745_inst;
AND_u1_u1_745_inst -> iretire_state_to_dcache_memData_746;
  AND_u1_u1_766_inst [shape=diamond];
EQ_u1_u1_762_wire  -> AND_u1_u1_766_inst;
EQ_u8_u1_765_wire  -> AND_u1_u1_766_inst;
AND_u1_u1_766_inst -> iretire_state_to_rs1_imm_767;
  AND_u1_u1_775_inst [shape=diamond];
EQ_u1_u1_771_wire  -> AND_u1_u1_775_inst;
EQ_u8_u1_774_wire  -> AND_u1_u1_775_inst;
AND_u1_u1_775_inst -> iretire_state_to_rs2_776;
  AND_u1_u1_785_inst [shape=diamond];
EQ_u8_u1_780_wire  -> AND_u1_u1_785_inst;
NOT_u1_u1_784_wire  -> AND_u1_u1_785_inst;
AND_u1_u1_785_inst -> AND_u1_u1_785_wire;
  AND_u1_u1_797_inst [shape=diamond];
NOT_u1_u1_789_wire  -> AND_u1_u1_797_inst;
OR_u1_u1_796_wire  -> AND_u1_u1_797_inst;
AND_u1_u1_797_inst -> AND_u1_u1_797_wire;
  AND_u1_u1_798_inst [shape=diamond];
AND_u1_u1_785_wire  -> AND_u1_u1_798_inst;
AND_u1_u1_797_wire  -> AND_u1_u1_798_inst;
AND_u1_u1_798_inst -> stall_first_4;
  CONCAT_u1_u2_887_inst [shape=diamond];
reg_valid_read1_872  -> CONCAT_u1_u2_887_inst;
reg_valid_read2_880  -> CONCAT_u1_u2_887_inst;
CONCAT_u1_u2_887_inst -> CONCAT_u1_u2_887_wire;
  CONCAT_u1_u2_892_inst [shape=diamond];
iretire_state_to_rs1_imm_767  -> CONCAT_u1_u2_892_inst;
iretire_state_to_rs2_776  -> CONCAT_u1_u2_892_inst;
CONCAT_u1_u2_892_inst -> CONCAT_u1_u2_892_wire;
  CONCAT_u1_u2_898_inst [shape=diamond];
dcache_to_ex_rs1_imm_640  -> CONCAT_u1_u2_898_inst;
dcache_to_ex_rs2_649  -> CONCAT_u1_u2_898_inst;
CONCAT_u1_u2_898_inst -> CONCAT_u1_u2_898_wire;
  CONCAT_u1_u2_901_inst [shape=diamond];
iretire_state_to_ex_rs1_imm_719  -> CONCAT_u1_u2_901_inst;
iretire_state_to_ex_rs2_728  -> CONCAT_u1_u2_901_inst;
CONCAT_u1_u2_901_inst -> CONCAT_u1_u2_901_wire;
  CONCAT_u1_u2_915_inst [shape=diamond];
memWrite_911  -> CONCAT_u1_u2_915_inst;
iretire_state_to_dcache_addr_737  -> CONCAT_u1_u2_915_inst;
CONCAT_u1_u2_915_inst -> CONCAT_u1_u2_915_wire;
  CONCAT_u2_u3_889_inst [shape=diamond];
CONCAT_u1_u2_887_wire  -> CONCAT_u2_u3_889_inst;
reg_valid_write_883  -> CONCAT_u2_u3_889_inst;
CONCAT_u2_u3_889_inst -> CONCAT_u2_u3_889_wire;
  CONCAT_u2_u3_917_inst [shape=diamond];
CONCAT_u1_u2_915_wire  -> CONCAT_u2_u3_917_inst;
iretire_state_to_dcache_memData_746  -> CONCAT_u2_u3_917_inst;
CONCAT_u2_u3_917_inst -> dcache_actions;
  CONCAT_u2_u4_902_inst [shape=diamond];
CONCAT_u1_u2_898_wire  -> CONCAT_u2_u4_902_inst;
CONCAT_u1_u2_901_wire  -> CONCAT_u2_u4_902_inst;
CONCAT_u2_u4_902_inst -> iexec_actions;
  CONCAT_u3_u5_893_inst [shape=diamond];
CONCAT_u2_u3_889_wire  -> CONCAT_u3_u5_893_inst;
CONCAT_u1_u2_892_wire  -> CONCAT_u3_u5_893_inst;
CONCAT_u3_u5_893_inst -> iregfile_actions;
  EQ_u1_u1_635_inst [shape=diamond];
dcache_state_reg_write_631  -> EQ_u1_u1_635_inst;
R_one_1_634_wire_constant  -> EQ_u1_u1_635_inst;
EQ_u1_u1_635_inst -> EQ_u1_u1_635_wire;
  EQ_u1_u1_644_inst [shape=diamond];
dcache_state_reg_write_631  -> EQ_u1_u1_644_inst;
R_one_1_643_wire_constant  -> EQ_u1_u1_644_inst;
EQ_u1_u1_644_inst -> EQ_u1_u1_644_wire;
  EQ_u1_u1_714_inst [shape=diamond];
iretire_state_reg_write_710  -> EQ_u1_u1_714_inst;
R_one_1_713_wire_constant  -> EQ_u1_u1_714_inst;
EQ_u1_u1_714_inst -> EQ_u1_u1_714_wire;
  EQ_u1_u1_723_inst [shape=diamond];
iretire_state_reg_write_710  -> EQ_u1_u1_723_inst;
R_one_1_722_wire_constant  -> EQ_u1_u1_723_inst;
EQ_u1_u1_723_inst -> EQ_u1_u1_723_wire;
  EQ_u1_u1_732_inst [shape=diamond];
iretire_state_reg_write_710  -> EQ_u1_u1_732_inst;
R_one_1_731_wire_constant  -> EQ_u1_u1_732_inst;
EQ_u1_u1_732_inst -> EQ_u1_u1_732_wire;
  EQ_u1_u1_741_inst [shape=diamond];
iretire_state_reg_write_710  -> EQ_u1_u1_741_inst;
R_one_1_740_wire_constant  -> EQ_u1_u1_741_inst;
EQ_u1_u1_741_inst -> EQ_u1_u1_741_wire;
  EQ_u1_u1_762_inst [shape=diamond];
iretire_state_reg_write_710  -> EQ_u1_u1_762_inst;
R_one_1_761_wire_constant  -> EQ_u1_u1_762_inst;
EQ_u1_u1_762_inst -> EQ_u1_u1_762_wire;
  EQ_u1_u1_771_inst [shape=diamond];
iretire_state_reg_write_710  -> EQ_u1_u1_771_inst;
R_one_1_770_wire_constant  -> EQ_u1_u1_771_inst;
EQ_u1_u1_771_inst -> EQ_u1_u1_771_wire;
  EQ_u1_u1_803_inst [shape=diamond];
is_Branch_538  -> EQ_u1_u1_803_inst;
R_one_1_802_wire_constant  -> EQ_u1_u1_803_inst;
EQ_u1_u1_803_inst -> EQ_u1_u1_803_wire;
  EQ_u1_u1_806_inst [shape=diamond];
ex_Unconditional_JUMP  -> EQ_u1_u1_806_inst;
R_one_1_805_wire_constant  -> EQ_u1_u1_806_inst;
EQ_u1_u1_806_inst -> EQ_u1_u1_806_wire;
  EQ_u1_u1_812_inst [shape=diamond];
is_Branch_538  -> EQ_u1_u1_812_inst;
R_one_1_811_wire_constant  -> EQ_u1_u1_812_inst;
EQ_u1_u1_812_inst -> EQ_u1_u1_812_wire;
  EQ_u1_u1_815_inst [shape=diamond];
ex_Unconditional_JUMP  -> EQ_u1_u1_815_inst;
R_one_1_814_wire_constant  -> EQ_u1_u1_815_inst;
EQ_u1_u1_815_inst -> EQ_u1_u1_815_wire;
  EQ_u1_u1_821_inst [shape=diamond];
is_Branch_538  -> EQ_u1_u1_821_inst;
R_one_1_820_wire_constant  -> EQ_u1_u1_821_inst;
EQ_u1_u1_821_inst -> EQ_u1_u1_821_wire;
  EQ_u1_u1_824_inst [shape=diamond];
ex_Unconditional_JUMP  -> EQ_u1_u1_824_inst;
R_one_1_823_wire_constant  -> EQ_u1_u1_824_inst;
EQ_u1_u1_824_inst -> EQ_u1_u1_824_wire;
  EQ_u1_u1_830_inst [shape=diamond];
is_Branch_538  -> EQ_u1_u1_830_inst;
R_one_1_829_wire_constant  -> EQ_u1_u1_830_inst;
EQ_u1_u1_830_inst -> EQ_u1_u1_830_wire;
  EQ_u1_u1_833_inst [shape=diamond];
ex_Unconditional_JUMP  -> EQ_u1_u1_833_inst;
R_one_1_832_wire_constant  -> EQ_u1_u1_833_inst;
EQ_u1_u1_833_inst -> EQ_u1_u1_833_wire;
  EQ_u1_u1_839_inst [shape=diamond];
is_Branch_538  -> EQ_u1_u1_839_inst;
R_one_1_838_wire_constant  -> EQ_u1_u1_839_inst;
EQ_u1_u1_839_inst -> EQ_u1_u1_839_wire;
  EQ_u1_u1_842_inst [shape=diamond];
ex_Unconditional_JUMP  -> EQ_u1_u1_842_inst;
R_one_1_841_wire_constant  -> EQ_u1_u1_842_inst;
EQ_u1_u1_842_inst -> EQ_u1_u1_842_wire;
  EQ_u1_u1_846_inst [shape=diamond];
stall_first_4  -> EQ_u1_u1_846_inst;
R_one_1_845_wire_constant  -> EQ_u1_u1_846_inst;
EQ_u1_u1_846_inst -> EQ_u1_u1_846_wire;
  EQ_u8_u1_558_inst [shape=diamond];
ex_opcode_542  -> EQ_u8_u1_558_inst;
R_CALL_557_wire_constant  -> EQ_u8_u1_558_inst;
EQ_u8_u1_558_inst -> EQ_u8_u1_558_wire;
  EQ_u8_u1_561_inst [shape=diamond];
ex_opcode_542  -> EQ_u8_u1_561_inst;
R_JMP_560_wire_constant  -> EQ_u8_u1_561_inst;
EQ_u8_u1_561_inst -> EQ_u8_u1_561_wire;
  EQ_u8_u1_586_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_586_inst;
R_SBIR_585_wire_constant  -> EQ_u8_u1_586_inst;
EQ_u8_u1_586_inst -> EQ_u8_u1_586_wire;
  EQ_u8_u1_589_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_589_inst;
R_LOAD_588_wire_constant  -> EQ_u8_u1_589_inst;
EQ_u8_u1_589_inst -> EQ_u8_u1_589_wire;
  EQ_u8_u1_593_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_593_inst;
R_L_AND_592_wire_constant  -> EQ_u8_u1_593_inst;
EQ_u8_u1_593_inst -> EQ_u8_u1_593_wire;
  EQ_u8_u1_597_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_597_inst;
R_L_OR_596_wire_constant  -> EQ_u8_u1_597_inst;
EQ_u8_u1_597_inst -> EQ_u8_u1_597_wire;
  EQ_u8_u1_600_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_600_inst;
R_L_XNOR_599_wire_constant  -> EQ_u8_u1_600_inst;
EQ_u8_u1_600_inst -> EQ_u8_u1_600_wire;
  EQ_u8_u1_604_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_604_inst;
R_ADD_603_wire_constant  -> EQ_u8_u1_604_inst;
EQ_u8_u1_604_inst -> EQ_u8_u1_604_wire;
  EQ_u8_u1_609_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_609_inst;
R_SUB_608_wire_constant  -> EQ_u8_u1_609_inst;
EQ_u8_u1_609_inst -> EQ_u8_u1_609_wire;
  EQ_u8_u1_612_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_612_inst;
R_L_SLL_611_wire_constant  -> EQ_u8_u1_612_inst;
EQ_u8_u1_612_inst -> EQ_u8_u1_612_wire;
  EQ_u8_u1_616_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_616_inst;
R_L_SRL_615_wire_constant  -> EQ_u8_u1_616_inst;
EQ_u8_u1_616_inst -> EQ_u8_u1_616_wire;
  EQ_u8_u1_620_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_620_inst;
R_L_SRA_619_wire_constant  -> EQ_u8_u1_620_inst;
EQ_u8_u1_620_inst -> EQ_u8_u1_620_wire;
  EQ_u8_u1_623_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_623_inst;
R_CALL_622_wire_constant  -> EQ_u8_u1_623_inst;
EQ_u8_u1_623_inst -> EQ_u8_u1_623_wire;
  EQ_u8_u1_627_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_627_inst;
R_CMP_626_wire_constant  -> EQ_u8_u1_627_inst;
EQ_u8_u1_627_inst -> EQ_u8_u1_627_wire;
  EQ_u8_u1_638_inst [shape=diamond];
dcache_rd_582  -> EQ_u8_u1_638_inst;
ex_rs1_imm_546  -> EQ_u8_u1_638_inst;
EQ_u8_u1_638_inst -> EQ_u8_u1_638_wire;
  EQ_u8_u1_647_inst [shape=diamond];
dcache_rd_582  -> EQ_u8_u1_647_inst;
ex_rs2_550  -> EQ_u8_u1_647_inst;
EQ_u8_u1_647_inst -> EQ_u8_u1_647_wire;
  EQ_u8_u1_665_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_665_inst;
R_SBIR_664_wire_constant  -> EQ_u8_u1_665_inst;
EQ_u8_u1_665_inst -> EQ_u8_u1_665_wire;
  EQ_u8_u1_668_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_668_inst;
R_LOAD_667_wire_constant  -> EQ_u8_u1_668_inst;
EQ_u8_u1_668_inst -> EQ_u8_u1_668_wire;
  EQ_u8_u1_672_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_672_inst;
R_L_AND_671_wire_constant  -> EQ_u8_u1_672_inst;
EQ_u8_u1_672_inst -> EQ_u8_u1_672_wire;
  EQ_u8_u1_676_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_676_inst;
R_L_OR_675_wire_constant  -> EQ_u8_u1_676_inst;
EQ_u8_u1_676_inst -> EQ_u8_u1_676_wire;
  EQ_u8_u1_679_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_679_inst;
R_L_XNOR_678_wire_constant  -> EQ_u8_u1_679_inst;
EQ_u8_u1_679_inst -> EQ_u8_u1_679_wire;
  EQ_u8_u1_683_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_683_inst;
R_ADD_682_wire_constant  -> EQ_u8_u1_683_inst;
EQ_u8_u1_683_inst -> EQ_u8_u1_683_wire;
  EQ_u8_u1_688_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_688_inst;
R_SUB_687_wire_constant  -> EQ_u8_u1_688_inst;
EQ_u8_u1_688_inst -> EQ_u8_u1_688_wire;
  EQ_u8_u1_691_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_691_inst;
R_L_SLL_690_wire_constant  -> EQ_u8_u1_691_inst;
EQ_u8_u1_691_inst -> EQ_u8_u1_691_wire;
  EQ_u8_u1_695_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_695_inst;
R_L_SRL_694_wire_constant  -> EQ_u8_u1_695_inst;
EQ_u8_u1_695_inst -> EQ_u8_u1_695_wire;
  EQ_u8_u1_699_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_699_inst;
R_L_SRA_698_wire_constant  -> EQ_u8_u1_699_inst;
EQ_u8_u1_699_inst -> EQ_u8_u1_699_wire;
  EQ_u8_u1_702_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_702_inst;
R_CALL_701_wire_constant  -> EQ_u8_u1_702_inst;
EQ_u8_u1_702_inst -> EQ_u8_u1_702_wire;
  EQ_u8_u1_706_inst [shape=diamond];
iretire_opcode_653  -> EQ_u8_u1_706_inst;
R_CMP_705_wire_constant  -> EQ_u8_u1_706_inst;
EQ_u8_u1_706_inst -> EQ_u8_u1_706_wire;
  EQ_u8_u1_717_inst [shape=diamond];
iretire_rd_661  -> EQ_u8_u1_717_inst;
ex_rs1_imm_546  -> EQ_u8_u1_717_inst;
EQ_u8_u1_717_inst -> EQ_u8_u1_717_wire;
  EQ_u8_u1_726_inst [shape=diamond];
iretire_rd_661  -> EQ_u8_u1_726_inst;
ex_rs2_550  -> EQ_u8_u1_726_inst;
EQ_u8_u1_726_inst -> EQ_u8_u1_726_wire;
  EQ_u8_u1_735_inst [shape=diamond];
dcache_rs1_imm_574  -> EQ_u8_u1_735_inst;
iretire_rd_661  -> EQ_u8_u1_735_inst;
EQ_u8_u1_735_inst -> EQ_u8_u1_735_wire;
  EQ_u8_u1_744_inst [shape=diamond];
dcache_rs2_578  -> EQ_u8_u1_744_inst;
iretire_rd_661  -> EQ_u8_u1_744_inst;
EQ_u8_u1_744_inst -> EQ_u8_u1_744_wire;
  EQ_u8_u1_765_inst [shape=diamond];
iretire_rd_661  -> EQ_u8_u1_765_inst;
iregfile_rs1_imm_754  -> EQ_u8_u1_765_inst;
EQ_u8_u1_765_inst -> EQ_u8_u1_765_wire;
  EQ_u8_u1_774_inst [shape=diamond];
iretire_rd_661  -> EQ_u8_u1_774_inst;
iregfile_rs2_758  -> EQ_u8_u1_774_inst;
EQ_u8_u1_774_inst -> EQ_u8_u1_774_wire;
  EQ_u8_u1_780_inst [shape=diamond];
ex_opcode_542  -> EQ_u8_u1_780_inst;
R_LOAD_779_wire_constant  -> EQ_u8_u1_780_inst;
EQ_u8_u1_780_inst -> EQ_u8_u1_780_wire;
  EQ_u8_u1_783_inst [shape=diamond];
iregfile_opcode_750  -> EQ_u8_u1_783_inst;
R_zero_8_782_wire_constant  -> EQ_u8_u1_783_inst;
EQ_u8_u1_783_inst -> EQ_u8_u1_783_wire;
  EQ_u8_u1_788_inst [shape=diamond];
iregfile_opcode_750  -> EQ_u8_u1_788_inst;
R_STORE_787_wire_constant  -> EQ_u8_u1_788_inst;
EQ_u8_u1_788_inst -> EQ_u8_u1_788_wire;
  EQ_u8_u1_792_inst [shape=diamond];
iretire_rs1_imm_657  -> EQ_u8_u1_792_inst;
ex_rd_554  -> EQ_u8_u1_792_inst;
EQ_u8_u1_792_inst -> EQ_u8_u1_792_wire;
  EQ_u8_u1_795_inst [shape=diamond];
iregfile_rs2_758  -> EQ_u8_u1_795_inst;
ex_rd_554  -> EQ_u8_u1_795_inst;
EQ_u8_u1_795_inst -> EQ_u8_u1_795_wire;
  EQ_u8_u1_868_inst [shape=diamond];
iregfile_state_opcode_864  -> EQ_u8_u1_868_inst;
konst_867_wire_constant  -> EQ_u8_u1_868_inst;
EQ_u8_u1_868_inst -> EQ_u8_u1_868_wire;
  EQ_u8_u1_876_inst [shape=diamond];
iregfile_state_opcode_864  -> EQ_u8_u1_876_inst;
konst_875_wire_constant  -> EQ_u8_u1_876_inst;
EQ_u8_u1_876_inst -> EQ_u8_u1_876_wire;
  EQ_u8_u1_907_inst [shape=diamond];
dcache_opcode_570  -> EQ_u8_u1_907_inst;
R_STORE_906_wire_constant  -> EQ_u8_u1_907_inst;
EQ_u8_u1_907_inst -> EQ_u8_u1_907_wire;
  MUX_871_inst [shape=diamond];
EQ_u8_u1_868_wire  -> MUX_871_inst;
R_zero_1_869_wire_constant  -> MUX_871_inst;
R_one_1_870_wire_constant  -> MUX_871_inst;
MUX_871_inst -> reg_valid_read1_872;
  MUX_879_inst [shape=diamond];
EQ_u8_u1_876_wire  -> MUX_879_inst;
R_zero_1_877_wire_constant  -> MUX_879_inst;
R_one_1_878_wire_constant  -> MUX_879_inst;
MUX_879_inst -> reg_valid_read2_880;
  MUX_910_inst [shape=diamond];
EQ_u8_u1_907_wire  -> MUX_910_inst;
R_zero_1_908_wire_constant  -> MUX_910_inst;
R_one_1_909_wire_constant  -> MUX_910_inst;
MUX_910_inst -> memWrite_911;
  NOT_u1_u1_784_inst [shape=diamond];
EQ_u8_u1_783_wire  -> NOT_u1_u1_784_inst;
NOT_u1_u1_784_inst -> NOT_u1_u1_784_wire;
  NOT_u1_u1_789_inst [shape=diamond];
EQ_u8_u1_788_wire  -> NOT_u1_u1_789_inst;
NOT_u1_u1_789_inst -> NOT_u1_u1_789_wire;
  OR_u1_u1_562_inst [shape=diamond];
EQ_u8_u1_558_wire  -> OR_u1_u1_562_inst;
EQ_u8_u1_561_wire  -> OR_u1_u1_562_inst;
OR_u1_u1_562_inst -> ex_Unconditional_JUMP;
  OR_u1_u1_590_inst [shape=diamond];
EQ_u8_u1_586_wire  -> OR_u1_u1_590_inst;
EQ_u8_u1_589_wire  -> OR_u1_u1_590_inst;
OR_u1_u1_590_inst -> OR_u1_u1_590_wire;
  OR_u1_u1_594_inst [shape=diamond];
OR_u1_u1_590_wire  -> OR_u1_u1_594_inst;
EQ_u8_u1_593_wire  -> OR_u1_u1_594_inst;
OR_u1_u1_594_inst -> OR_u1_u1_594_wire;
  OR_u1_u1_601_inst [shape=diamond];
EQ_u8_u1_597_wire  -> OR_u1_u1_601_inst;
EQ_u8_u1_600_wire  -> OR_u1_u1_601_inst;
OR_u1_u1_601_inst -> OR_u1_u1_601_wire;
  OR_u1_u1_605_inst [shape=diamond];
OR_u1_u1_601_wire  -> OR_u1_u1_605_inst;
EQ_u8_u1_604_wire  -> OR_u1_u1_605_inst;
OR_u1_u1_605_inst -> OR_u1_u1_605_wire;
  OR_u1_u1_606_inst [shape=diamond];
OR_u1_u1_594_wire  -> OR_u1_u1_606_inst;
OR_u1_u1_605_wire  -> OR_u1_u1_606_inst;
OR_u1_u1_606_inst -> OR_u1_u1_606_wire;
  OR_u1_u1_613_inst [shape=diamond];
EQ_u8_u1_609_wire  -> OR_u1_u1_613_inst;
EQ_u8_u1_612_wire  -> OR_u1_u1_613_inst;
OR_u1_u1_613_inst -> OR_u1_u1_613_wire;
  OR_u1_u1_617_inst [shape=diamond];
OR_u1_u1_613_wire  -> OR_u1_u1_617_inst;
EQ_u8_u1_616_wire  -> OR_u1_u1_617_inst;
OR_u1_u1_617_inst -> OR_u1_u1_617_wire;
  OR_u1_u1_624_inst [shape=diamond];
EQ_u8_u1_620_wire  -> OR_u1_u1_624_inst;
EQ_u8_u1_623_wire  -> OR_u1_u1_624_inst;
OR_u1_u1_624_inst -> OR_u1_u1_624_wire;
  OR_u1_u1_628_inst [shape=diamond];
OR_u1_u1_624_wire  -> OR_u1_u1_628_inst;
EQ_u8_u1_627_wire  -> OR_u1_u1_628_inst;
OR_u1_u1_628_inst -> OR_u1_u1_628_wire;
  OR_u1_u1_629_inst [shape=diamond];
OR_u1_u1_617_wire  -> OR_u1_u1_629_inst;
OR_u1_u1_628_wire  -> OR_u1_u1_629_inst;
OR_u1_u1_629_inst -> OR_u1_u1_629_wire;
  OR_u1_u1_630_inst [shape=diamond];
OR_u1_u1_606_wire  -> OR_u1_u1_630_inst;
OR_u1_u1_629_wire  -> OR_u1_u1_630_inst;
OR_u1_u1_630_inst -> dcache_state_reg_write_631;
  OR_u1_u1_669_inst [shape=diamond];
EQ_u8_u1_665_wire  -> OR_u1_u1_669_inst;
EQ_u8_u1_668_wire  -> OR_u1_u1_669_inst;
OR_u1_u1_669_inst -> OR_u1_u1_669_wire;
  OR_u1_u1_673_inst [shape=diamond];
OR_u1_u1_669_wire  -> OR_u1_u1_673_inst;
EQ_u8_u1_672_wire  -> OR_u1_u1_673_inst;
OR_u1_u1_673_inst -> OR_u1_u1_673_wire;
  OR_u1_u1_680_inst [shape=diamond];
EQ_u8_u1_676_wire  -> OR_u1_u1_680_inst;
EQ_u8_u1_679_wire  -> OR_u1_u1_680_inst;
OR_u1_u1_680_inst -> OR_u1_u1_680_wire;
  OR_u1_u1_684_inst [shape=diamond];
OR_u1_u1_680_wire  -> OR_u1_u1_684_inst;
EQ_u8_u1_683_wire  -> OR_u1_u1_684_inst;
OR_u1_u1_684_inst -> OR_u1_u1_684_wire;
  OR_u1_u1_685_inst [shape=diamond];
OR_u1_u1_673_wire  -> OR_u1_u1_685_inst;
OR_u1_u1_684_wire  -> OR_u1_u1_685_inst;
OR_u1_u1_685_inst -> OR_u1_u1_685_wire;
  OR_u1_u1_692_inst [shape=diamond];
EQ_u8_u1_688_wire  -> OR_u1_u1_692_inst;
EQ_u8_u1_691_wire  -> OR_u1_u1_692_inst;
OR_u1_u1_692_inst -> OR_u1_u1_692_wire;
  OR_u1_u1_696_inst [shape=diamond];
OR_u1_u1_692_wire  -> OR_u1_u1_696_inst;
EQ_u8_u1_695_wire  -> OR_u1_u1_696_inst;
OR_u1_u1_696_inst -> OR_u1_u1_696_wire;
  OR_u1_u1_703_inst [shape=diamond];
EQ_u8_u1_699_wire  -> OR_u1_u1_703_inst;
EQ_u8_u1_702_wire  -> OR_u1_u1_703_inst;
OR_u1_u1_703_inst -> OR_u1_u1_703_wire;
  OR_u1_u1_707_inst [shape=diamond];
OR_u1_u1_703_wire  -> OR_u1_u1_707_inst;
EQ_u8_u1_706_wire  -> OR_u1_u1_707_inst;
OR_u1_u1_707_inst -> OR_u1_u1_707_wire;
  OR_u1_u1_708_inst [shape=diamond];
OR_u1_u1_696_wire  -> OR_u1_u1_708_inst;
OR_u1_u1_707_wire  -> OR_u1_u1_708_inst;
OR_u1_u1_708_inst -> OR_u1_u1_708_wire;
  OR_u1_u1_709_inst [shape=diamond];
OR_u1_u1_685_wire  -> OR_u1_u1_709_inst;
OR_u1_u1_708_wire  -> OR_u1_u1_709_inst;
OR_u1_u1_709_inst -> iretire_state_reg_write_710;
  OR_u1_u1_796_inst [shape=diamond];
EQ_u8_u1_792_wire  -> OR_u1_u1_796_inst;
EQ_u8_u1_795_wire  -> OR_u1_u1_796_inst;
OR_u1_u1_796_inst -> OR_u1_u1_796_wire;
  OR_u1_u1_807_inst [shape=diamond];
EQ_u1_u1_803_wire  -> OR_u1_u1_807_inst;
EQ_u1_u1_806_wire  -> OR_u1_u1_807_inst;
OR_u1_u1_807_inst -> flush_ifetch;
  OR_u1_u1_816_inst [shape=diamond];
EQ_u1_u1_812_wire  -> OR_u1_u1_816_inst;
EQ_u1_u1_815_wire  -> OR_u1_u1_816_inst;
OR_u1_u1_816_inst -> flush_icache;
  OR_u1_u1_825_inst [shape=diamond];
EQ_u1_u1_821_wire  -> OR_u1_u1_825_inst;
EQ_u1_u1_824_wire  -> OR_u1_u1_825_inst;
OR_u1_u1_825_inst -> flush_idecode;
  OR_u1_u1_834_inst [shape=diamond];
EQ_u1_u1_830_wire  -> OR_u1_u1_834_inst;
EQ_u1_u1_833_wire  -> OR_u1_u1_834_inst;
OR_u1_u1_834_inst -> flush_reg;
  OR_u1_u1_843_inst [shape=diamond];
EQ_u1_u1_839_wire  -> OR_u1_u1_843_inst;
EQ_u1_u1_842_wire  -> OR_u1_u1_843_inst;
OR_u1_u1_843_inst -> OR_u1_u1_843_wire;
  OR_u1_u1_847_inst [shape=diamond];
OR_u1_u1_843_wire  -> OR_u1_u1_847_inst;
EQ_u1_u1_846_wire  -> OR_u1_u1_847_inst;
OR_u1_u1_847_inst -> flush_iexec;
  W_flush_dcache_849_inst [shape=diamond];
is_Branch_538  -> W_flush_dcache_849_inst;
W_flush_dcache_849_inst -> flush_dcache;
  W_icache_actions_855_inst [shape=diamond];
icache_state  -> W_icache_actions_855_inst;
W_icache_actions_855_inst -> icache_actions;
  W_idecode_actions_858_inst [shape=diamond];
idecode_state  -> W_idecode_actions_858_inst;
W_idecode_actions_858_inst -> idecode_actions;
  W_ifetch_actions_852_inst [shape=diamond];
ifetch_state  -> W_ifetch_actions_852_inst;
W_ifetch_actions_852_inst -> ifetch_actions;
  W_is_Branch_Hazard_564_inst [shape=diamond];
is_Branch_538  -> W_is_Branch_Hazard_564_inst;
W_is_Branch_Hazard_564_inst -> is_Branch_Hazard;
  W_reg_valid_write_881_inst [shape=diamond];
iretire_state_reg_write_710  -> W_reg_valid_write_881_inst;
W_reg_valid_write_881_inst -> reg_valid_write_883;
  slice_537_inst [shape=diamond];
dcache_state  -> slice_537_inst;
slice_537_inst -> is_Branch_538;
  slice_541_inst [shape=diamond];
iexec_state  -> slice_541_inst;
slice_541_inst -> ex_opcode_542;
  slice_545_inst [shape=diamond];
iexec_state  -> slice_545_inst;
slice_545_inst -> ex_rs1_imm_546;
  slice_549_inst [shape=diamond];
iexec_state  -> slice_549_inst;
slice_549_inst -> ex_rs2_550;
  slice_553_inst [shape=diamond];
iexec_state  -> slice_553_inst;
slice_553_inst -> ex_rd_554;
  slice_569_inst [shape=diamond];
dcache_state  -> slice_569_inst;
slice_569_inst -> dcache_opcode_570;
  slice_573_inst [shape=diamond];
dcache_state  -> slice_573_inst;
slice_573_inst -> dcache_rs1_imm_574;
  slice_577_inst [shape=diamond];
dcache_state  -> slice_577_inst;
slice_577_inst -> dcache_rs2_578;
  slice_581_inst [shape=diamond];
dcache_state  -> slice_581_inst;
slice_581_inst -> dcache_rd_582;
  slice_652_inst [shape=diamond];
iretire_state  -> slice_652_inst;
slice_652_inst -> iretire_opcode_653;
  slice_656_inst [shape=diamond];
iretire_state  -> slice_656_inst;
slice_656_inst -> iretire_rs1_imm_657;
  slice_660_inst [shape=diamond];
iretire_state  -> slice_660_inst;
slice_660_inst -> iretire_rd_661;
  slice_749_inst [shape=diamond];
iregfile_state  -> slice_749_inst;
slice_749_inst -> iregfile_opcode_750;
  slice_753_inst [shape=diamond];
iregfile_state  -> slice_753_inst;
slice_753_inst -> iregfile_rs1_imm_754;
  slice_757_inst [shape=diamond];
iregfile_state  -> slice_757_inst;
slice_757_inst -> iregfile_rs2_758;
  slice_863_inst [shape=diamond];
iregfile_state  -> slice_863_inst;
slice_863_inst -> iregfile_state_opcode_864;
}
