---
COUNT: 1
DESCRIPTION: CA CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: CM3.5 indicate L2507 507 835800207sram) read error on W channel
      NAME: acew_mem_uerr
      WIDTH: 1
    - DESCRIPTION: RDB high bank1  Memory Double Bit ECC Error
      NAME: rdb_hbank1_uerr
      WIDTH: 1
    - DESCRIPTION: RDB high bank0  memory Double Bit ECC Error
      NAME: rdb_hbank0_uerr
      WIDTH: 1
    - DESCRIPTION: RDB lower bank1 Memory Double Bit ECC Error
      NAME: rdb_lbank1_uerr
      WIDTH: 1
    - DESCRIPTION: RDB lower bank0 memory Double Bit ECC Error
      NAME: rdb_lbank0_uerr
      WIDTH: 1
    - DESCRIPTION: CDB high bank1  Memory Double Bit ECC Error
      NAME: cdb_hbank1_uerr
      WIDTH: 1
    - DESCRIPTION: CDB high bank0  memory Double Bit ECC Error
      NAME: cdb_hbank0_uerr
      WIDTH: 1
    - DESCRIPTION: CDB lower bank1 Memory Double Bit ECC Error
      NAME: cdb_lbank1_uerr
      WIDTH: 1
    - DESCRIPTION: CDB lower bank0 memory Double Bit ECC Error
      NAME: cdb_lbank0_uerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: ACE W last error
      NAME: wrp_wlast_err
      WIDTH: 1
    - DESCRIPTION: ACE AW protocol error
      NAME: wrp_protl_err
      WIDTH: 1
    - DESCRIPTION: ACE AR protocol error
      NAME: rdp_protl_err
      WIDTH: 1
    - DESCRIPTION: RDB high bank1 Memory Single Bit ECC Error
      NAME: rdb_hbank1_cerr
      WIDTH: 1
    - DESCRIPTION: RDB high bank0 memory Single Bit ECC Error
      NAME: rdb_hbank0_cerr
      WIDTH: 1
    - DESCRIPTION: RDB lower bank1 Memory Single Bit ECC Error
      NAME: rdb_lbank1_cerr
      WIDTH: 1
    - DESCRIPTION: RDB lower bank0 memory Single Bit ECC Error
      NAME: rdb_lbank0_cerr
      WIDTH: 1
    - DESCRIPTION: CDB high bank1 Memory Single Bit ECC Error
      NAME: cdb_hbank1_cerr
      WIDTH: 1
    - DESCRIPTION: CDB high bank0 memory Single Bit ECC Error
      NAME: cdb_hbank0_cerr
      WIDTH: 1
    - DESCRIPTION: CDB lower bank1 Memory Single Bit ECC Error
      NAME: cdb_lbank1_cerr
      WIDTH: 1
    - DESCRIPTION: CDB lower bank0 memory Single Bit ECC Error
      NAME: cdb_lbank0_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: CA_AN
PARENTNAME: pc_pc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: ca_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: ca_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: ca_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: CM3.5 indicate L2507 507 835800207sram) read error on W channel
        NAME: acew_mem_uerr
        WIDTH: 1
      - &2
        DESCRIPTION: RDB high bank1  Memory Double Bit ECC Error
        NAME: rdb_hbank1_uerr
        WIDTH: 1
      - &3
        DESCRIPTION: RDB high bank0  memory Double Bit ECC Error
        NAME: rdb_hbank0_uerr
        WIDTH: 1
      - &4
        DESCRIPTION: RDB lower bank1 Memory Double Bit ECC Error
        NAME: rdb_lbank1_uerr
        WIDTH: 1
      - &5
        DESCRIPTION: RDB lower bank0 memory Double Bit ECC Error
        NAME: rdb_lbank0_uerr
        WIDTH: 1
      - &6
        DESCRIPTION: CDB high bank1  Memory Double Bit ECC Error
        NAME: cdb_hbank1_uerr
        WIDTH: 1
      - &7
        DESCRIPTION: CDB high bank0  memory Double Bit ECC Error
        NAME: cdb_hbank0_uerr
        WIDTH: 1
      - &8
        DESCRIPTION: CDB lower bank1 Memory Double Bit ECC Error
        NAME: cdb_lbank1_uerr
        WIDTH: 1
      - &9
        DESCRIPTION: CDB lower bank0 memory Double Bit ECC Error
        NAME: cdb_lbank0_uerr
        WIDTH: 1
    NAME: ca_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: ca_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: ca_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: ca_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: ca_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &10
        DESCRIPTION: ACE W last error
        NAME: wrp_wlast_err
        WIDTH: 1
      - &11
        DESCRIPTION: ACE AW protocol error
        NAME: wrp_protl_err
        WIDTH: 1
      - &12
        DESCRIPTION: ACE AR protocol error
        NAME: rdp_protl_err
        WIDTH: 1
      - &13
        DESCRIPTION: RDB high bank1 Memory Single Bit ECC Error
        NAME: rdb_hbank1_cerr
        WIDTH: 1
      - &14
        DESCRIPTION: RDB high bank0 memory Single Bit ECC Error
        NAME: rdb_hbank0_cerr
        WIDTH: 1
      - &15
        DESCRIPTION: RDB lower bank1 Memory Single Bit ECC Error
        NAME: rdb_lbank1_cerr
        WIDTH: 1
      - &16
        DESCRIPTION: RDB lower bank0 memory Single Bit ECC Error
        NAME: rdb_lbank0_cerr
        WIDTH: 1
      - &17
        DESCRIPTION: CDB high bank1 Memory Single Bit ECC Error
        NAME: cdb_hbank1_cerr
        WIDTH: 1
      - &18
        DESCRIPTION: CDB high bank0 memory Single Bit ECC Error
        NAME: cdb_hbank0_cerr
        WIDTH: 1
      - &19
        DESCRIPTION: CDB lower bank1 Memory Single Bit ECC Error
        NAME: cdb_lbank1_cerr
        WIDTH: 1
      - &20
        DESCRIPTION: CDB lower bank0 memory Single Bit ECC Error
        NAME: cdb_lbank0_cerr
        WIDTH: 1
    NAME: ca_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
    NAME: ca_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
    NAME: ca_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
    NAME: ca_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
    NAME: ca_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for CA Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: ca_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: ca_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: ca_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Config placeholder
                                           
        NAME: ca_cfg_1
        WIDTH: 4
      - DEFAULT: 170
        DESCRIPTION: |-2
          
                                            Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values
                                           
        NAME: module_id
        WIDTH: 8
    NAME: ca_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into RDB bank 1 Memory'
        NAME: rdb_hb1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into RDB bank 0 Memory'
        NAME: rdb_hb0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into RDB bank 1 Memory'
        NAME: rdb_lb1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into RDB bank 0 Memory'
        NAME: rdb_lb0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into CDB bank 1 Memory'
        NAME: cdb_hb1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into CDB bank 0 Memory'
        NAME: cdb_hb0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into CDB bank 1 Memory'
        NAME: cdb_lb1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into CDB bank 0 Memory'
        NAME: cdb_lb0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                            
        NAME: err_type
        WIDTH: 1
    NAME: ca_mem_err_inj_cfg
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                            [0]  - cdb low  bank0 ucerr
                                            [1]  - cdb low  bank1 ucerr
                                            [2]  - cdb high bank0 ucerr
                                            [3]  - cdb high bank1 ucerr
                                            [4]  - rdb low  bank0 ucerr
                                            [5]  - rdb low  bank1 ucerr
                                            [6]  - rdb high  bank0 ucerr
                                            [7]  - rdb high  bank1 ucerr
                                            [8]   - cdb low  bank0 cerr
                                            [9]   - cdb low  bank1 cerr
                                            [10]  - cdb high bank0 cerr
                                            [11]  - cdb high bank1 cerr
                                            [12]  - rdb low  bank0 cerr
                                            [13]  - rdb low  bank1 cerr
                                            [14]  - rdb high  bank0 cerr
                                            [15]  - rdb high  bank1 cerr
                                           
        NAME: val
        WIDTH: 16
    NAME: ca_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 9
    NAME: ca_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 7
    NAME: ca_sram_log_addr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ACE Protocol error log Registers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First ACE Protocol error detected 
                                            Set when first error is detected
                                            Reset when software clears all error bits  
                                            [LSB has priority over MSB while capturing log]
                                            [0]  - ACE Adrress Map error
                                            [1]  - ACE Address 64B align error
                                            [2]  - ACE length error
                                            [3]  - ACE size error
                                            [4]  - ACE barrier error
                                            [5]  - ACE unexpected cache error
                                           
        NAME: err_bits
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Source sub-block for error event 
                                            1'b0 - RDP
                                            1'b1 - WRP
                                           
        NAME: src
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
           ID related to the error.
                                            captures rid for RDP error / wid for WRP error
                                           
        NAME: id
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' AXI ID related to error'
        NAME: aid
        WIDTH: 8
    NAME: ca_protl_elog
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'Debug control Registers - Default value must not be changed for normal mode'
    FLDLST:
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Number of AW transactions that can be accepted by CA
                                            Once limit is reached, CA will backpressure AW by de-asserting awredy
                                            Valid Values : 5-15
                                           
        NAME: wid_limit
        WIDTH: 5
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Number of AR transactions that can be accepted by CA
                                            Once limit is reached, CA will backpressure AR by de-asserting arredy
                                            Valid Values : 8-63
                                           
        NAME: rid_limit
        WIDTH: 7
    NAME: ca_debug_ctrl
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'Debug control Registers - to select the RID/WID/SID buffer whose flags need to be observed'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Observe SNQ buffer flags corresponding to RID selected 
                                           
        NAME: sid
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Observe WRQ buffer flags corresponding to RID selected 
                                           
        NAME: wid
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Observe RDQ buffer flags corresponding to RID selected 
                                           
        NAME: rid
        WIDTH: 6
    NAME: ca_debug_sel
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: 'Debug statue Registers -- Number of IDs used'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of Snoop transactions that are received and in progress (Number of SID buffer used)
                                           
        NAME: sid_inp
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of AW transactions that are in progress (Number of RID that are allocated)
                                           
        NAME: wid_inp
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of AR transactions that are in progress (Number of RID that are allocated)
                                           
        NAME: rid_inp
        WIDTH: 7
    NAME: ca_debug_sts
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: RDQ buffer flags for debug
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            RDQ buffer various flags
                                            Buffer indexed using ca_debug_sel.rid programming
                                           
        NAME: val
        WIDTH: 64
    NAME: ca_debug_rdq_bus
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: WRQ buffer flags for debug
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            WRQ buffer various flags
                                            Buffer indexed using ca_debug_sel.wid programming
                                           
        NAME: val
        WIDTH: 64
    NAME: ca_debug_wrq_bus
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: SNQ buffer flags for debug
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            SNQ buffer various flags
                                            Buffer indexed using ca_debug_sel.sid programming
                                           
        NAME: val
        WIDTH: 64
    NAME: ca_debug_snq_bus
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Number of CN Read request outstanding
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of read request pending over CN (from CA to CDU)
                                            Count incremneted when read request scheduled at RARB arbiter
                                            Count decremented when read response recived from CDU
                                            Note : Response data may still be pending.
                                           
        NAME: cnt
        WIDTH: 7
    NAME: ca_debug_rd_req_pend
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Number of CN Write request outstanding
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of write request pending over CN (from CA to CDU)
                                            Count incremneted when write request scheduled at RARB arbiter
                                            Count decremented when write response recived from CDU
                                            Note : write data may still not sent out
                                           
        NAME: cnt
        WIDTH: 5
    NAME: ca_debug_wr_req_pend
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Number of ACE request outstanding
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of snoop request pending over ACE (AC) 
                                            Count incremneted when AC request sent to ACE (acvld and acrdy)
                                            Count decremented when CR response received (crvld and crrdy)
                                            Note : snoop data may still be on the way
                                           
        NAME: cnt
        WIDTH: 7
    NAME: ca_debug_snp_req_pend
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of CN non-DVM Read request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of non-DVM read request generated over CN (from CA to CDU)'
        NAME: cnt
        WIDTH: 64
    NAME: ca_nd_rd_req_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of CN Write request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of write request generated over CN (from CA to CDU)'
        NAME: cnt
        WIDTH: 64
    NAME: ca_wr_req_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of non-DVM Snoop request Recieved'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of non-DVM snoop request received over CN (from CDU to CA)'
        NAME: cnt
        WIDTH: 64
    NAME: ca_nd_snp_req_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of CN DVM Read request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of DVM read request generated over CN (from CA to CDU)'
        NAME: cnt
        WIDTH: 64
    NAME: ca_dvm_rd_req_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of DVM Snoop request Received'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of DVM snoop request received over CN (from CDU to CA)'
        NAME: cnt
        WIDTH: 64
    NAME: ca_dvm_snp_req_cntr
XASIZE: 0
