// Seed: 3327259840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_2 = 32'd11
) (
    input wire _id_0,
    output tri0 id_1,
    input wand _id_2,
    output tri0 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  wire [id_2 : id_0] id_7;
  buf primCall (id_1, id_4);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd33
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire [id_2 : -1] id_5;
  wire id_6;
  assign id_1[-1] = id_2;
endmodule
