2325
axi_channel_split_slice
ready_int
Scal
axi_channel_split_slice
ready_int
Scal
axi_channel_split_slice
valid_int
Scal
axi_channel_split_slice
valid_int
Scal
cr_axi4s_slv
axi4s_slv_afull
Scal
cr_axi4s_slv
axi4s_slv_afull
Scal
cr_axi4s_slv
axi4s_slv_afull
Scal
cr_axi4s_slv
axi4s_slv_full
Scal
cr_axi4s_slv
axi4s_slv_full
Scal
cr_axi4s_slv
axi4s_slv_full
Scal
cr_axi4s_slv
axi4s_slv_wen
Scal
cr_axi4s_slv
axi4s_slv_wen
Scal
cr_axi4s_slv
axi4s_slv_wen
Scal
cr_axi4s_slv2
axi4s_slv_afull
Scal
cr_axi4s_slv2
axi4s_slv_full
Scal
cr_axi4s_slv2
axi4s_slv_wen
Scal
cr_cceip_64
crcc0_int
Scal
cr_cceip_64
crcc1_int
Scal
cr_cceip_64
crcg0_int
Scal
cr_cceip_64
crcgc0_int
Scal
cr_cceip_64
eng_self_test_en
Scal
cr_cceip_64
isf_bimc_odat
Scal
cr_cceip_64
isf_bimc_osync
Scal
cr_cceip_64
isf_sup_cqe_exit
Scal
cr_cceip_64
isf_sup_cqe_rx
Scal
cr_cceip_64
isf_sup_rqe_rx
Scal
cr_cceip_64
lz77_comp_int
Scal
cr_cceip_64
osf_bimc_odat
Scal
cr_cceip_64
osf_bimc_osync
Scal
cr_cceip_64
osf_sup_cqe_exit
Scal
cr_cceip_64
prefix_attach_bimc_odat
Scal
cr_cceip_64
prefix_attach_bimc_osync
Scal
cr_cceip_64
prefix_attach_int
Scal
cr_cceip_64
rst_sync_n
Scal
cr_cceip_64
su_bimc_odat
Scal
cr_cceip_64
su_bimc_osync
Scal
cr_cceip_64
su_ready
Scal
cr_cceip_64
sup_osf_halt
Scal
cr_cceip_64
top_bimc_mstr_idat
Scal
cr_cceip_64
top_bimc_mstr_isync
Scal
cr_cceip_64
top_bimc_mstr_odat
Scal
cr_cceip_64
top_bimc_mstr_osync
Scal
cr_cceip_64
top_bimc_mstr_rst_n
Scal
cr_cceip_64_sa
regs_sa_clear_live
Scal
cr_cceip_64_sa
regs_sa_snap
Scal
cr_cceip_64_sa_core
sa_clear
Scal
cr_cceip_64_sa_core
sa_snap
Scal
cr_cceip_64_sa_regfile
locl_ack
Scal
cr_cceip_64_sa_regfile
locl_err_ack
Scal
cr_cceip_64_sa_regfile
locl_rd_strb
Scal
cr_cceip_64_sa_regfile
locl_wr_strb
Scal
cr_cceip_64_sa_regfile
rd_stb
Scal
cr_cceip_64_sa_regfile
wr_stb
Scal
cr_cceip_64_sa_regs
f32_data
All
cr_cceip_64_sa_regs
w_load_sa_count_ia_config
Scal
cr_cceip_64_sa_regs
w_load_sa_count_ia_wdata_part0
Scal
cr_cceip_64_sa_regs
w_load_sa_count_ia_wdata_part1
Scal
cr_cceip_64_sa_regs
w_load_sa_ctrl_ia_config
Scal
cr_cceip_64_sa_regs
w_load_sa_ctrl_ia_wdata_part0
Scal
cr_cceip_64_sa_regs
w_load_sa_global_ctrl
Scal
cr_cceip_64_sa_regs
w_load_sa_snapshot_ia_config
Scal
cr_cceip_64_sa_regs
w_load_sa_snapshot_ia_wdata_part0
Scal
cr_cceip_64_sa_regs
w_load_sa_snapshot_ia_wdata_part1
Scal
cr_cceip_64_sa_regs
w_load_spare_config
Scal
cr_cceip_64_support
cceip_int0
Scal
cr_cceip_64_support
cceip_int1
Scal
cr_cceip_64_support_regfile
bimc_ecc_error
Scal
cr_cceip_64_support_regfile
i_cceip_int0_int_control_ack
Scal
cr_cceip_64_support_regfile
i_cceip_int1_int_control_ack
Scal
cr_cceip_64_support_regfile
locl_ack
Scal
cr_cceip_64_support_regfile
locl_err_ack
Scal
cr_cceip_64_support_regfile
locl_rd_strb
Scal
cr_cceip_64_support_regfile
locl_wr_strb
Scal
cr_cceip_64_support_regfile
o_cceip_int0_int_control_read
Scal
cr_cceip_64_support_regfile
o_cceip_int0_int_control_write
Scal
cr_cceip_64_support_regfile
o_cceip_int1_int_control_read
Scal
cr_cceip_64_support_regfile
o_cceip_int1_int_control_write
Scal
cr_cceip_64_support_regfile
rd_stb
Scal
cr_cceip_64_support_regfile
top_bimc_int
Scal
cr_cceip_64_support_regfile
wr_stb
Scal
cr_cceip_64_support_regs
f32_data
All
cr_cceip_64_support_regs
w_load_bimc_cmd0
Scal
cr_cceip_64_support_regs
w_load_bimc_cmd1
Scal
cr_cceip_64_support_regs
w_load_bimc_cmd2
Scal
cr_cceip_64_support_regs
w_load_bimc_dbgcmd2
Scal
cr_cceip_64_support_regs
w_load_bimc_ecc_correctable_error_cnt
Scal
cr_cceip_64_support_regs
w_load_bimc_ecc_uncorrectable_error_cnt
Scal
cr_cceip_64_support_regs
w_load_bimc_eccpar_debug
Scal
cr_cceip_64_support_regs
w_load_bimc_global_config
Scal
cr_cceip_64_support_regs
w_load_bimc_monitor_mask
Scal
cr_cceip_64_support_regs
w_load_bimc_parity_error_cnt
Scal
cr_cceip_64_support_regs
w_load_bimc_pollrsp2
Scal
cr_cceip_64_support_regs
w_load_bimc_rxcmd2
Scal
cr_cceip_64_support_regs
w_load_bimc_rxrsp2
Scal
cr_cceip_64_support_regs
w_load_ctl
Scal
cr_cceip_64_support_regs
w_load_df_mux_ctrl
Scal
cr_cceip_64_support_regs
w_load_im_consumed
Scal
cr_cceip_64_support_regs
w_load_soft_rst
Scal
cr_cceip_64_support_regs
w_load_spare_config
Scal
cr_cdc_fifo_wrap1
overflow
Scal
cr_cdc_fifo_wrap1
underflow
Scal
cr_cg_regfile
locl_ack
Scal
cr_cg_regfile
locl_err_ack
Scal
cr_cg_regfile
locl_rd_strb
Scal
cr_cg_regfile
locl_wr_strb
Scal
cr_cg_regfile
rd_stb
Scal
cr_cg_regfile
wr_stb
Scal
cr_cg_regs
f32_data
All
cr_cg_regs
w_load_cg_tlv_parse_action_0
Scal
cr_cg_regs
w_load_cg_tlv_parse_action_1
Scal
cr_cg_regs
w_load_debug_ctl_config
Scal
cr_cg_regs
w_load_spare_config
Scal
cr_cg_tlv_mods
cg_term_empty
Scal
cr_cg_tlv_mods
cg_term_rd
Scal
cr_cg_tlv_mods
cg_user_afull
Scal
cr_cg_tlv_mods
cg_user_full
Scal
cr_cg_tlv_mods
cg_user_wr
Scal
cr_cg_tlv_mods
tlvp_err
Scal
cr_crcgc
regs_crc_chk_en
Scal
cr_crcgc
regs_crc_chk_en
Scal
cr_crcgc
regs_crc_gen_en
Scal
cr_crcgc
regs_crc_gen_en
Scal
cr_crcgc
tlvp_error
Scal
cr_crcgc
tlvp_error
Scal
cr_crcgc_core
crcgc_crc16t_en
Scal
cr_crcgc_core
crcgc_crc16t_en
Scal
cr_crcgc_core
crcgc_crc64e_en
Scal
cr_crcgc_core
crcgc_crc64e_en
Scal
cr_crcgc_core
crcgc_gzipcrc32_en
Scal
cr_crcgc_core
crcgc_gzipcrc32_en
Scal
cr_crcgc_core
crcgc_xp10crc32_en
Scal
cr_crcgc_core
crcgc_xp10crc32_en
Scal
cr_crcgc_core
cts_crc64e_cksum_err_se
Scal
cr_crcgc_core
cts_crc64e_cksum_err_se
Scal
cr_crcgc_core
cts_crc64e_cksum_good_se
Scal
cr_crcgc_core
cts_crc64e_cksum_good_se
Scal
cr_crcgc_core
cts_crc_init
Scal
cr_crcgc_core
cts_crc_init
Scal
cr_crcgc_core
cts_crc_sof
Scal
cr_crcgc_core
cts_crc_sof
Scal
cr_crcgc_core
cts_data_valid
Scal
cr_crcgc_core
cts_data_valid
Scal
cr_crcgc_core
cts_enc_cmp_data_cksum_err_se
Scal
cr_crcgc_core
cts_enc_cmp_data_cksum_err_se
Scal
cr_crcgc_core
cts_enc_cmp_data_cksum_good_se
Scal
cr_crcgc_core
cts_enc_cmp_data_cksum_good_se
Scal
cr_crcgc_core
cts_nvme_raw_cksum_err_se
Scal
cr_crcgc_core
cts_nvme_raw_cksum_err_se
Scal
cr_crcgc_core
cts_nvme_raw_cksum_good_se
Scal
cr_crcgc_core
cts_nvme_raw_cksum_good_se
Scal
cr_crcgc_core
cts_raw_data_cksum_err_se
Scal
cr_crcgc_core
cts_raw_data_cksum_err_se
Scal
cr_crcgc_core
cts_raw_data_cksum_good_se
Scal
cr_crcgc_core
cts_raw_data_cksum_good_se
Scal
cr_crcgc_core
usr_ib_aempty
Scal
cr_crcgc_core
usr_ib_aempty
Scal
cr_crcgc_core
usr_ib_empty
Scal
cr_crcgc_core
usr_ib_empty
Scal
cr_crcgc_core
usr_ib_rd
Scal
cr_crcgc_core
usr_ib_rd
Scal
cr_crcgc_core
usr_ob_afull
Scal
cr_crcgc_core
usr_ob_afull
Scal
cr_crcgc_core
usr_ob_full
Scal
cr_crcgc_core
usr_ob_full
Scal
cr_crcgc_core
usr_ob_wr
Scal
cr_crcgc_core
usr_ob_wr
Scal
cr_crcgc_regfile
locl_ack
Scal
cr_crcgc_regfile
locl_err_ack
Scal
cr_crcgc_regfile
locl_rd_strb
Scal
cr_crcgc_regfile
locl_wr_strb
Scal
cr_crcgc_regfile
rd_stb
Scal
cr_crcgc_regfile
wr_stb
Scal
cr_crcgc_regs
f32_data
All
cr_crcgc_regs
w_load_regs_crcgc_ctrl
Scal
cr_crcgc_regs
w_load_regs_tlv_parse_action_0
Scal
cr_crcgc_regs
w_load_regs_tlv_parse_action_1
Scal
cr_crcgc_regs
w_load_spare_config
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
overflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap1
underflow
Scal
cr_fifo_wrap2
overflow
Scal
cr_fifo_wrap2
overflow
Scal
cr_fifo_wrap2
overflow
Scal
cr_fifo_wrap2
overflow
Scal
cr_fifo_wrap2
rerr
Scal
cr_fifo_wrap2
underflow
Scal
cr_fifo_wrap2
underflow
Scal
cr_fifo_wrap2
underflow
Scal
cr_fifo_wrap2
underflow
Scal
cr_fifo_wrap3
underflow
Scal
cr_huf_comp
core_bimc_idat
Scal
cr_huf_comp
core_bimc_isync
Scal
cr_huf_comp
core_bimc_odat
Scal
cr_huf_comp
core_bimc_osync
Scal
cr_huf_comp
core_bimc_rst_n
Scal
cr_huf_comp
ecc_error_reg
Scal
cr_huf_comp
ism_ecc_error
Scal
cr_huf_comp
long_bl_ism_vld
Scal
cr_huf_comp
long_ht_dbg_cntr_rebuild
Scal
cr_huf_comp
long_ht_dbg_cntr_rebuild_failed
Scal
cr_huf_comp
long_ism_rdy
Scal
cr_huf_comp
long_st_dbg_cntr_rebuild
Scal
cr_huf_comp
long_st_dbg_cntr_rebuild_failed
Scal
cr_huf_comp
rst_sync_n
Scal
cr_huf_comp
sa_bip2_reg
Scal
cr_huf_comp
short_bl_ism_vld
Scal
cr_huf_comp
short_ht_dbg_cntr_rebuild
Scal
cr_huf_comp
short_ht_dbg_cntr_rebuild_failed
Scal
cr_huf_comp
short_ism_rdy
Scal
cr_huf_comp
short_st_dbg_cntr_rebuild
Scal
cr_huf_comp
short_st_dbg_cntr_rebuild_failed
Scal
cr_huf_comp
sm_bip2_reg
Scal
cr_huf_comp
st_long_bl_ism_vld
Scal
cr_huf_comp
st_long_ism_rdy
Scal
cr_huf_comp
st_short_bl_ism_vld
Scal
cr_huf_comp
st_short_ism_rdy
Scal
cr_huf_comp_core
be_lz_dp_ready
Scal
cr_huf_comp_core
bhp_mtf_hdr_valid
Scal
cr_huf_comp_core
decomp_bimc_idat
Scal
cr_huf_comp_core
decomp_bimc_isync
Scal
cr_huf_comp_core
decomp_bimc_odat
Scal
cr_huf_comp_core
decomp_bimc_osync
Scal
cr_huf_comp_core
decomp_bimc_rst_n
Scal
cr_huf_comp_core
ecc_error
Scal
cr_huf_comp_core
ee_bimc_idat
Scal
cr_huf_comp_core
ee_bimc_isync
Scal
cr_huf_comp_core
ee_bimc_odat
Scal
cr_huf_comp_core
ee_bimc_osync
Scal
cr_huf_comp_core
ee_bimc_rst_n
Scal
cr_huf_comp_core
ee_ecc_error
Scal
cr_huf_comp_core
fhp_lz_prefix_hdr_valid
Scal
cr_huf_comp_core
fhp_lz_prefix_valid
Scal
cr_huf_comp_core
hw1_lut1_long_wr
Scal
cr_huf_comp_core
hw1_lut1_short_wr
Scal
cr_huf_comp_core
hw2_lut2_long_wr
Scal
cr_huf_comp_core
hw2_lut2_short_wr
Scal
cr_huf_comp_core
is_sc_long_rd
Scal
cr_huf_comp_core
is_sc_short_rd
Scal
cr_huf_comp_core
lut1_hw1_long_full
Scal
cr_huf_comp_core
lut1_hw1_short_full
Scal
cr_huf_comp_core
lut1_st1_long_full
Scal
cr_huf_comp_core
lut1_st1_short_full
Scal
cr_huf_comp_core
lut2_hw2_long_full
Scal
cr_huf_comp_core
lut2_hw2_short_full
Scal
cr_huf_comp_core
lut2_st2_long_full
Scal
cr_huf_comp_core
lut2_st2_short_full
Scal
cr_huf_comp_core
lut_long_bimc_idat
Scal
cr_huf_comp_core
lut_long_bimc_isync
Scal
cr_huf_comp_core
lut_long_bimc_odat
Scal
cr_huf_comp_core
lut_long_bimc_osync
Scal
cr_huf_comp_core
lut_long_bimc_rst_n
Scal
cr_huf_comp_core
lut_long_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
lut_sa_long_data_val
Scal
cr_huf_comp_core
lut_sa_long_st_stcl_val
Scal
cr_huf_comp_core
lut_sa_short_data_val
Scal
cr_huf_comp_core
lut_sa_short_st_stcl_val
Scal
cr_huf_comp_core
lut_short_bimc_idat
Scal
cr_huf_comp_core
lut_short_bimc_isync
Scal
cr_huf_comp_core
lut_short_bimc_odat
Scal
cr_huf_comp_core
lut_short_bimc_osync
Scal
cr_huf_comp_core
lut_short_bimc_rst_n
Scal
cr_huf_comp_core
lut_short_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
lz77_hb_ro_uncorrectable_ecc_error_a
Scal
cr_huf_comp_core
lz77_hb_ro_uncorrectable_ecc_error_b
Scal
cr_huf_comp_core
lz77_pfx0_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
lz77_pfx1_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
lz77_stall_stb
Scal
cr_huf_comp_core
lz_be_dp_valid
Scal
cr_huf_comp_core
lz_fhp_pre_prefix_ready
Scal
cr_huf_comp_core
lz_fhp_prefix_hdr_ready
Scal
cr_huf_comp_core
lz_fhp_usr_prefix_ready
Scal
cr_huf_comp_core
lz_mtf_dp_ready
Scal
cr_huf_comp_core
mrdten
Scal
cr_huf_comp_core
mtf_lz_dp_valid
Scal
cr_huf_comp_core
mtf_sdd_dp_ready
Scal
cr_huf_comp_core
ph_bimc_idat
Scal
cr_huf_comp_core
ph_bimc_isync
Scal
cr_huf_comp_core
ph_bimc_odat
Scal
cr_huf_comp_core
ph_bimc_osync
Scal
cr_huf_comp_core
ph_bimc_rst_n
Scal
cr_huf_comp_core
ph_long_hw1_val
Scal
cr_huf_comp_core
ph_long_hw2_val
Scal
cr_huf_comp_core
ph_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
ph_short_hw1_val
Scal
cr_huf_comp_core
ph_short_hw2_val
Scal
cr_huf_comp_core
sa_st1_long_read_done
Scal
cr_huf_comp_core
sa_st1_short_read_done
Scal
cr_huf_comp_core
sa_st2_long_read_done
Scal
cr_huf_comp_core
sa_st2_short_read_done
Scal
cr_huf_comp_core
sc_is_long_vld
Scal
cr_huf_comp_core
sc_is_long_vld_pre
Scal
cr_huf_comp_core
sc_long_bimc_idat
Scal
cr_huf_comp_core
sc_long_bimc_isync
Scal
cr_huf_comp_core
sc_long_bimc_odat
Scal
cr_huf_comp_core
sc_long_bimc_osync
Scal
cr_huf_comp_core
sc_long_bimc_rst_n
Scal
cr_huf_comp_core
sc_long_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
sc_short_bimc_idat
Scal
cr_huf_comp_core
sc_short_bimc_isync
Scal
cr_huf_comp_core
sc_short_bimc_odat
Scal
cr_huf_comp_core
sc_short_bimc_osync
Scal
cr_huf_comp_core
sc_short_bimc_rst_n
Scal
cr_huf_comp_core
sc_short_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
sdd_mtf_dp_valid
Scal
cr_huf_comp_core
sq_bimc_idat
Scal
cr_huf_comp_core
sq_bimc_isync
Scal
cr_huf_comp_core
sq_bimc_odat
Scal
cr_huf_comp_core
sq_bimc_osync
Scal
cr_huf_comp_core
sq_bimc_rst_n
Scal
cr_huf_comp_core
sq_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_core
st1_lut1_long_wr
Scal
cr_huf_comp_core
st1_lut1_short_wr
Scal
cr_huf_comp_core
st1_sa_long_size_rdy
Scal
cr_huf_comp_core
st1_sa_long_size_rdy_pre
Scal
cr_huf_comp_core
st1_sa_long_table_rdy
Scal
cr_huf_comp_core
st1_sa_long_table_rdy_pre
Scal
cr_huf_comp_core
st1_sa_short_size_rdy
Scal
cr_huf_comp_core
st1_sa_short_size_rdy_pre
Scal
cr_huf_comp_core
st1_sa_short_table_rdy
Scal
cr_huf_comp_core
st1_sa_short_table_rdy_pre
Scal
cr_huf_comp_core
st2_lut2_long_wr
Scal
cr_huf_comp_core
st2_lut2_short_wr
Scal
cr_huf_comp_core
st2_sa_long_size_rdy
Scal
cr_huf_comp_core
st2_sa_long_size_rdy_pre
Scal
cr_huf_comp_core
st2_sa_long_table_rdy
Scal
cr_huf_comp_core
st2_sa_long_table_rdy_pre
Scal
cr_huf_comp_core
st2_sa_short_size_rdy
Scal
cr_huf_comp_core
st2_sa_short_size_rdy_pre
Scal
cr_huf_comp_core
st2_sa_short_table_rdy
Scal
cr_huf_comp_core
st2_sa_short_table_rdy_pre
Scal
cr_huf_comp_encoder_engine
ht_is_long_not_ready
Scal
cr_huf_comp_encoder_engine
ht_is_long_not_ready_pre
Scal
cr_huf_comp_encoder_engine
ht_is_short_not_ready
Scal
cr_huf_comp_encoder_engine
ht_is_short_not_ready_pre
Scal
cr_huf_comp_encoder_engine
htb_long_bimc_idat
Scal
cr_huf_comp_encoder_engine
htb_long_bimc_isync
Scal
cr_huf_comp_encoder_engine
htb_long_bimc_odat
Scal
cr_huf_comp_encoder_engine
htb_long_bimc_osync
Scal
cr_huf_comp_encoder_engine
htb_long_ecc_error
Scal
cr_huf_comp_encoder_engine
htb_short_bimc_idat
Scal
cr_huf_comp_encoder_engine
htb_short_bimc_isync
Scal
cr_huf_comp_encoder_engine
htb_short_bimc_odat
Scal
cr_huf_comp_encoder_engine
htb_short_bimc_osync
Scal
cr_huf_comp_encoder_engine
htb_short_ecc_error
Scal
cr_huf_comp_encoder_engine
hw1_ht1_long_not_ready
Scal
cr_huf_comp_encoder_engine
hw1_ht1_long_not_ready_pre
Scal
cr_huf_comp_encoder_engine
hw1_ht1_short_not_ready
Scal
cr_huf_comp_encoder_engine
hw1_ht1_short_not_ready_pre
Scal
cr_huf_comp_encoder_engine
hw1_short_hw_long_ready
Scal
cr_huf_comp_encoder_engine
hw2_ht2_long_not_ready
Scal
cr_huf_comp_encoder_engine
hw2_ht2_long_not_ready_pre
Scal
cr_huf_comp_encoder_engine
hw2_ht2_short_not_ready
Scal
cr_huf_comp_encoder_engine
hw2_ht2_short_not_ready_pre
Scal
cr_huf_comp_encoder_engine
hw2_short_hw_long_ready
Scal
cr_huf_comp_encoder_engine
long_ht1_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
long_ht1_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
long_ht2_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
long_ht2_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
long_ism_rdy_r
Scal
cr_huf_comp_encoder_engine
long_st1_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
long_st1_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
long_st2_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
long_st2_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
lut1_hw1_long_full_r
Scal
cr_huf_comp_encoder_engine
lut1_hw1_short_full_r
Scal
cr_huf_comp_encoder_engine
lut1_st1_long_full_r
Scal
cr_huf_comp_encoder_engine
lut1_st1_short_full_r
Scal
cr_huf_comp_encoder_engine
lut2_hw2_long_full_r
Scal
cr_huf_comp_encoder_engine
lut2_hw2_short_full_r
Scal
cr_huf_comp_encoder_engine
lut2_st2_long_full_r
Scal
cr_huf_comp_encoder_engine
lut2_st2_short_full_r
Scal
cr_huf_comp_encoder_engine
sa_st1_long_read_done_r
Scal
cr_huf_comp_encoder_engine
sa_st1_short_read_done_r
Scal
cr_huf_comp_encoder_engine
sa_st2_long_read_done_r
Scal
cr_huf_comp_encoder_engine
sa_st2_short_read_done_r
Scal
cr_huf_comp_encoder_engine
short_ht1_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
short_ht1_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
short_ht2_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
short_ht2_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
short_ism_rdy_r
Scal
cr_huf_comp_encoder_engine
short_st1_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
short_st1_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
short_st2_dbg_cntr_rebuild
Scal
cr_huf_comp_encoder_engine
short_st2_dbg_cntr_rebuild_failed
Scal
cr_huf_comp_encoder_engine
st1_hw1_long_not_ready
Scal
cr_huf_comp_encoder_engine
st1_hw1_long_not_ready_pre
Scal
cr_huf_comp_encoder_engine
st1_hw1_short_not_ready
Scal
cr_huf_comp_encoder_engine
st1_hw1_short_not_ready_pre
Scal
cr_huf_comp_encoder_engine
st2_hw2_long_not_ready
Scal
cr_huf_comp_encoder_engine
st2_hw2_long_not_ready_pre
Scal
cr_huf_comp_encoder_engine
st2_hw2_short_not_ready
Scal
cr_huf_comp_encoder_engine
st2_hw2_short_not_ready_pre
Scal
cr_huf_comp_encoder_engine
st_long_bimc_idat
Scal
cr_huf_comp_encoder_engine
st_long_bimc_isync
Scal
cr_huf_comp_encoder_engine
st_long_bimc_odat
Scal
cr_huf_comp_encoder_engine
st_long_bimc_osync
Scal
cr_huf_comp_encoder_engine
st_long_ism_rdy_r
Scal
cr_huf_comp_encoder_engine
st_short_bimc_idat
Scal
cr_huf_comp_encoder_engine
st_short_bimc_isync
Scal
cr_huf_comp_encoder_engine
st_short_bimc_odat
Scal
cr_huf_comp_encoder_engine
st_short_bimc_osync
Scal
cr_huf_comp_encoder_engine
st_short_ism_rdy_r
Scal
cr_huf_comp_fifo
mem_ren
Scal
cr_huf_comp_fifo
mem_wen
Scal
cr_huf_comp_htb
clk_gate_open
Scal
cr_huf_comp_htb
clk_gate_open
Scal
cr_huf_comp_htb
clk_gate_open
Scal
cr_huf_comp_htb
clk_gated
Scal
cr_huf_comp_htb
clk_gated
Scal
cr_huf_comp_htb
clk_gated
Scal
cr_huf_comp_htb
wr_freq_mem
Scal
cr_huf_comp_htb
wr_freq_mem
Scal
cr_huf_comp_htb
wr_freq_mem
Scal
cr_huf_comp_htb
wr_freq_mem_done
Scal
cr_huf_comp_htb
wr_freq_mem_done
Scal
cr_huf_comp_htb
wr_freq_mem_done
Scal
cr_huf_comp_htb_long
bimc_odat_0
Scal
cr_huf_comp_htb_long
bimc_osync_0
Scal
cr_huf_comp_htb_long
ht1_is_not_ready
Scal
cr_huf_comp_htb_long
ht2_is_not_ready_pre
Scal
cr_huf_comp_htb_long
htb1_ecc_error
Scal
cr_huf_comp_htb_long
htb2_ecc_error
Scal
cr_huf_comp_htb_short
bimc_odat_0
Scal
cr_huf_comp_htb_short
bimc_osync_0
Scal
cr_huf_comp_htb_short
ht1_is_not_ready
Scal
cr_huf_comp_htb_short
ht2_is_not_ready_pre
Scal
cr_huf_comp_htb_short
htb1_ecc_error
Scal
cr_huf_comp_htb_short
htb2_ecc_error
Scal
cr_huf_comp_htw_long
hw1_long_hw_short_intf_build_error
Scal
cr_huf_comp_htw_long
hw1_long_hw_short_intf_last
Scal
cr_huf_comp_htw_long
hw1_long_hw_short_intf_seq_id_val
Scal
cr_huf_comp_htw_long
hw1_lut1_long_intf_sizes_val
Scal
cr_huf_comp_htw_long
hw1_lut1_long_intf_wr_done
Scal
cr_huf_comp_htw_long
hw1_stsg1_build_error
Scal
cr_huf_comp_htw_long
hw2_long_hw_short_intf_build_error
Scal
cr_huf_comp_htw_long
hw2_long_hw_short_intf_last
Scal
cr_huf_comp_htw_long
hw2_long_hw_short_intf_seq_id_val
Scal
cr_huf_comp_htw_long
hw2_lut2_long_intf_sizes_val
Scal
cr_huf_comp_htw_long
hw2_lut2_long_intf_wr_done
Scal
cr_huf_comp_htw_long
hw2_stsg2_build_error
Scal
cr_huf_comp_htw_long
hw_short_hw1_long_ready
Scal
cr_huf_comp_htw_long
hw_short_hw2_long_ready
Scal
cr_huf_comp_htw_long
stsg1_hw1_not_ready
Scal
cr_huf_comp_htw_long
stsg2_hw2_not_ready
Scal
cr_huf_comp_htw_short
hw1_stsg1_build_error
Scal
cr_huf_comp_htw_short
hw1_stsg1_deflate
Scal
cr_huf_comp_htw_short
hw2_stsg2_build_error
Scal
cr_huf_comp_htw_short
hw2_stsg2_deflate
Scal
cr_huf_comp_htw_short
stsg1_hw1_not_ready
Scal
cr_huf_comp_htw_short
stsg2_hw2_not_ready
Scal
cr_huf_comp_htw_stsg
clk_gate_open
Scal
cr_huf_comp_htw_stsg
clk_gate_open
Scal
cr_huf_comp_htw_stsg
clk_gated
Scal
cr_huf_comp_htw_stsg
clk_gated
Scal
cr_huf_comp_htw_type_a
clk_gate_open
Scal
cr_huf_comp_htw_type_a
clk_gated
Scal
cr_huf_comp_htw_type_a
ht_hw_build_error_r
Scal
cr_huf_comp_htw_type_a
ht_hw_zero_symbols_r
Scal
cr_huf_comp_htw_type_a
ism_not_ready
Scal
cr_huf_comp_htw_type_b
clk_gate_open
Scal
cr_huf_comp_htw_type_b
clk_gated
Scal
cr_huf_comp_htw_type_b
ht_hw_build_error_r
Scal
cr_huf_comp_htw_type_b
ht_hw_zero_symbols_r
Scal
cr_huf_comp_htw_type_b
ism_not_ready
Scal
cr_huf_comp_htw_type_st
clk_gate_open
Scal
cr_huf_comp_htw_type_st
clk_gated
Scal
cr_huf_comp_htw_type_st
ht_hw_build_error_r
Scal
cr_huf_comp_htw_type_st
ht_hw_zero_symbols_r
Scal
cr_huf_comp_htw_type_st
ism_not_ready
Scal
cr_huf_comp_is
meta
All
cr_huf_comp_is
meta
All
cr_huf_comp_is
meta
All
cr_huf_comp_is
new_freq
All
cr_huf_comp_is
new_freq
All
cr_huf_comp_is
new_freq
All
cr_huf_comp_is
not_ready
Scal
cr_huf_comp_is
not_ready
Scal
cr_huf_comp_is
not_ready
Scal
cr_huf_comp_is
seq_id
All
cr_huf_comp_is
seq_id
All
cr_huf_comp_is
seq_id
All
cr_huf_comp_is
sym_hi
All
cr_huf_comp_is
sym_hi
All
cr_huf_comp_is
sym_hi
All
cr_huf_comp_is
sym_lo
All
cr_huf_comp_is
sym_lo
All
cr_huf_comp_is
sym_lo
All
cr_huf_comp_is_counter
clk_gate_open
Scal
cr_huf_comp_is_counter
clk_gate_open
Scal
cr_huf_comp_is_counter
clk_gate_open
Scal
cr_huf_comp_is_counter
clk_gated
Scal
cr_huf_comp_is_counter
clk_gated
Scal
cr_huf_comp_is_counter
clk_gated
Scal
cr_huf_comp_is_sorter
clk_gate_open
Scal
cr_huf_comp_is_sorter
clk_gate_open
Scal
cr_huf_comp_is_sorter
clk_gate_open
Scal
cr_huf_comp_is_sorter
clk_gated
Scal
cr_huf_comp_is_sorter
clk_gated
Scal
cr_huf_comp_is_sorter
clk_gated
Scal
cr_huf_comp_lut
st_bimc_odat
Scal
cr_huf_comp_lut
st_bimc_odat
Scal
cr_huf_comp_lut
st_bimc_osync
Scal
cr_huf_comp_lut
st_bimc_osync
Scal
cr_huf_comp_lut
st_meta_data_val
Scal
cr_huf_comp_lut
st_meta_data_val
Scal
cr_huf_comp_lut
st_rd_val
Scal
cr_huf_comp_lut
st_rd_val
Scal
cr_huf_comp_lut
st_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_lut
st_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_lut_long
lut1_long_bimc_odat
Scal
cr_huf_comp_lut_long
lut1_long_bimc_osync
Scal
cr_huf_comp_lut_long
lut1_long_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_lut_long
lut1_sa_hw_vld
Scal
cr_huf_comp_lut_long
lut1_sa_long_data_val
Scal
cr_huf_comp_lut_long
lut1_sa_long_st_stcl_val
Scal
cr_huf_comp_lut_long
lut1_sa_st_vld
Scal
cr_huf_comp_lut_long
lut2_long_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_lut_long
lut2_sa_hw_vld
Scal
cr_huf_comp_lut_long
lut2_sa_long_data_val
Scal
cr_huf_comp_lut_long
lut2_sa_long_st_stcl_val
Scal
cr_huf_comp_lut_long
lut2_sa_st_vld
Scal
cr_huf_comp_lut_short
lut1_sa_hw_vld
Scal
cr_huf_comp_lut_short
lut1_sa_short_data_val
Scal
cr_huf_comp_lut_short
lut1_sa_short_st_stcl_val
Scal
cr_huf_comp_lut_short
lut1_sa_st_vld
Scal
cr_huf_comp_lut_short
lut1_short_bimc_odat
Scal
cr_huf_comp_lut_short
lut1_short_bimc_osync
Scal
cr_huf_comp_lut_short
lut1_short_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_lut_short
lut2_sa_hw_vld
Scal
cr_huf_comp_lut_short
lut2_sa_short_data_val
Scal
cr_huf_comp_lut_short
lut2_sa_short_st_stcl_val
Scal
cr_huf_comp_lut_short
lut2_sa_st_vld
Scal
cr_huf_comp_lut_short
lut2_short_sa_ro_uncorrectable_ecc_error
Scal
cr_huf_comp_ph
bimc_idat_long_1
Scal
cr_huf_comp_ph
bimc_idat_long_2
Scal
cr_huf_comp_ph
bimc_idat_shrt_1
Scal
cr_huf_comp_ph
bimc_idat_shrt_2
Scal
cr_huf_comp_ph
bimc_isync_long_1
Scal
cr_huf_comp_ph
bimc_isync_long_2
Scal
cr_huf_comp_ph
bimc_isync_shrt_1
Scal
cr_huf_comp_ph
bimc_isync_shrt_2
Scal
cr_huf_comp_ph
bimc_odat_long_1
Scal
cr_huf_comp_ph
bimc_odat_long_2
Scal
cr_huf_comp_ph
bimc_odat_shrt_1
Scal
cr_huf_comp_ph
bimc_odat_shrt_2
Scal
cr_huf_comp_ph
bimc_osync_long_1
Scal
cr_huf_comp_ph
bimc_osync_long_2
Scal
cr_huf_comp_ph
bimc_osync_shrt_1
Scal
cr_huf_comp_ph
bimc_osync_shrt_2
Scal
cr_huf_comp_ph
ro_uncorrectable_ecc_error_long_1
Scal
cr_huf_comp_ph
ro_uncorrectable_ecc_error_long_2
Scal
cr_huf_comp_ph
ro_uncorrectable_ecc_error_shrt_1
Scal
cr_huf_comp_ph
ro_uncorrectable_ecc_error_shrt_2
Scal
cr_huf_comp_reconstruct
lz77_pfx1_ro_uncorrectable_ecc_error_pre
Scal
cr_huf_comp_reconstruct
lz77_pfx2_ro_uncorrectable_ecc_error_pre
Scal
cr_huf_comp_regfile
bimc_ecc_error
Scal
cr_huf_comp_regfile
bimc_idat
Scal
cr_huf_comp_regfile
bimc_interrupt
Scal
cr_huf_comp_regfile
bimc_isync
Scal
cr_huf_comp_regfile
bimc_odat
Scal
cr_huf_comp_regfile
bimc_osync
Scal
cr_huf_comp_regfile
bimc_rst_n
Scal
cr_huf_comp_regfile
he_long_bl_ism_bimc_idat
Scal
cr_huf_comp_regfile
he_long_bl_ism_bimc_isync
Scal
cr_huf_comp_regfile
he_long_bl_ism_bimc_odat
Scal
cr_huf_comp_regfile
he_long_bl_ism_bimc_osync
Scal
cr_huf_comp_regfile
he_long_bl_ism_bimc_rst_n
Scal
cr_huf_comp_regfile
he_short_bl_ism_bimc_idat
Scal
cr_huf_comp_regfile
he_short_bl_ism_bimc_isync
Scal
cr_huf_comp_regfile
he_short_bl_ism_bimc_odat
Scal
cr_huf_comp_regfile
he_short_bl_ism_bimc_osync
Scal
cr_huf_comp_regfile
he_short_bl_ism_bimc_rst_n
Scal
cr_huf_comp_regfile
he_st_long_bl_ism_bimc_idat
Scal
cr_huf_comp_regfile
he_st_long_bl_ism_bimc_isync
Scal
cr_huf_comp_regfile
he_st_long_bl_ism_bimc_odat
Scal
cr_huf_comp_regfile
he_st_long_bl_ism_bimc_osync
Scal
cr_huf_comp_regfile
he_st_long_bl_ism_bimc_rst_n
Scal
cr_huf_comp_regfile
he_st_short_bl_ism_bimc_idat
Scal
cr_huf_comp_regfile
he_st_short_bl_ism_bimc_isync
Scal
cr_huf_comp_regfile
he_st_short_bl_ism_bimc_odat
Scal
cr_huf_comp_regfile
he_st_short_bl_ism_bimc_osync
Scal
cr_huf_comp_regfile
he_st_short_bl_ism_bimc_rst_n
Scal
cr_huf_comp_regfile
im_bimc_idat
Scal
cr_huf_comp_regfile
im_bimc_isync
Scal
cr_huf_comp_regfile
im_bimc_odat
Scal
cr_huf_comp_regfile
im_bimc_osync
Scal
cr_huf_comp_regfile
im_bimc_rst_n
Scal
cr_huf_comp_regfile
im_rdy
Scal
cr_huf_comp_regfile
im_vld
Scal
cr_huf_comp_regfile
locl_ack
Scal
cr_huf_comp_regfile
locl_err_ack
Scal
cr_huf_comp_regfile
locl_rd_strb
Scal
cr_huf_comp_regfile
locl_wr_strb
Scal
cr_huf_comp_regfile
rd_stb
Scal
cr_huf_comp_regfile
ro_uncorrectable_ecc_error_0
Scal
cr_huf_comp_regfile
ro_uncorrectable_ecc_error_1
Scal
cr_huf_comp_regfile
ro_uncorrectable_ecc_error_2
Scal
cr_huf_comp_regfile
ro_uncorrectable_ecc_error_3
Scal
cr_huf_comp_regfile
ro_uncorrectable_ecc_error_4
Scal
cr_huf_comp_regfile
wr_stb
Scal
cr_huf_comp_regs
f32_data
All
cr_huf_comp_regs
w_load_bimc_cmd0
Scal
cr_huf_comp_regs
w_load_bimc_cmd1
Scal
cr_huf_comp_regs
w_load_bimc_cmd2
Scal
cr_huf_comp_regs
w_load_bimc_dbgcmd2
Scal
cr_huf_comp_regs
w_load_bimc_ecc_correctable_error_cnt
Scal
cr_huf_comp_regs
w_load_bimc_ecc_uncorrectable_error_cnt
Scal
cr_huf_comp_regs
w_load_bimc_eccpar_debug
Scal
cr_huf_comp_regs
w_load_bimc_global_config
Scal
cr_huf_comp_regs
w_load_bimc_monitor_mask
Scal
cr_huf_comp_regs
w_load_bimc_parity_error_cnt
Scal
cr_huf_comp_regs
w_load_bimc_pollrsp2
Scal
cr_huf_comp_regs
w_load_bimc_rxcmd2
Scal
cr_huf_comp_regs
w_load_bimc_rxrsp2
Scal
cr_huf_comp_regs
w_load_debug_control
Scal
cr_huf_comp_regs
w_load_deflate_disable_modes
Scal
cr_huf_comp_regs
w_load_disable_sub_pipe
Scal
cr_huf_comp_regs
w_load_force_block_stall
Scal
cr_huf_comp_regs
w_load_gzip_os
Scal
cr_huf_comp_regs
w_load_henc_huff_win_size_in_entries
Scal
cr_huf_comp_regs
w_load_henc_xp9_first_blk_thrsh
Scal
cr_huf_comp_regs
w_load_lng_bl_ia_config
Scal
cr_huf_comp_regs
w_load_lng_bl_ia_wdata_part0
Scal
cr_huf_comp_regs
w_load_lng_bl_ia_wdata_part1
Scal
cr_huf_comp_regs
w_load_lng_bl_ia_wdata_part2
Scal
cr_huf_comp_regs
w_load_lng_bl_im_config
Scal
cr_huf_comp_regs
w_load_lng_bl_im_read_done
Scal
cr_huf_comp_regs
w_load_long_ht_config
Scal
cr_huf_comp_regs
w_load_out_ia_config
Scal
cr_huf_comp_regs
w_load_out_ia_wdata_part0
Scal
cr_huf_comp_regs
w_load_out_ia_wdata_part1
Scal
cr_huf_comp_regs
w_load_out_ia_wdata_part2
Scal
cr_huf_comp_regs
w_load_out_im_config
Scal
cr_huf_comp_regs
w_load_out_im_read_done
Scal
cr_huf_comp_regs
w_load_prefix_adj
Scal
cr_huf_comp_regs
w_load_sa_out_tlv_parse_action_0
Scal
cr_huf_comp_regs
w_load_sa_out_tlv_parse_action_1
Scal
cr_huf_comp_regs
w_load_sh_bl_ia_config
Scal
cr_huf_comp_regs
w_load_sh_bl_ia_wdata_part0
Scal
cr_huf_comp_regs
w_load_sh_bl_ia_wdata_part1
Scal
cr_huf_comp_regs
w_load_sh_bl_ia_wdata_part2
Scal
cr_huf_comp_regs
w_load_sh_bl_im_config
Scal
cr_huf_comp_regs
w_load_sh_bl_im_read_done
Scal
cr_huf_comp_regs
w_load_short_ht_config
Scal
cr_huf_comp_regs
w_load_sm_in_tlv_parse_action_0
Scal
cr_huf_comp_regs
w_load_sm_in_tlv_parse_action_1
Scal
cr_huf_comp_regs
w_load_spare_config
Scal
cr_huf_comp_regs
w_load_st_lng_bl_ia_config
Scal
cr_huf_comp_regs
w_load_st_lng_bl_ia_wdata_part0
Scal
cr_huf_comp_regs
w_load_st_lng_bl_ia_wdata_part1
Scal
cr_huf_comp_regs
w_load_st_lng_bl_ia_wdata_part2
Scal
cr_huf_comp_regs
w_load_st_lng_bl_im_config
Scal
cr_huf_comp_regs
w_load_st_lng_bl_im_read_done
Scal
cr_huf_comp_regs
w_load_st_long_ht_config
Scal
cr_huf_comp_regs
w_load_st_sh_bl_ia_config
Scal
cr_huf_comp_regs
w_load_st_sh_bl_ia_wdata_part0
Scal
cr_huf_comp_regs
w_load_st_sh_bl_ia_wdata_part1
Scal
cr_huf_comp_regs
w_load_st_sh_bl_ia_wdata_part2
Scal
cr_huf_comp_regs
w_load_st_sh_bl_im_config
Scal
cr_huf_comp_regs
w_load_st_sh_bl_im_read_done
Scal
cr_huf_comp_regs
w_load_st_short_ht_config
Scal
cr_huf_comp_regs
w_load_xp10_disable_modes
Scal
cr_huf_comp_regs
w_load_xp9_disable_modes
Scal
cr_huf_comp_sa
crc_error
Scal
cr_huf_comp_sa
data_out_eob
Scal
cr_huf_comp_sa
data_out_eot
Scal
cr_huf_comp_sa
data_out_pend
Scal
cr_huf_comp_sa
data_out_vld
Scal
cr_huf_comp_sa
enc_fifo_empty
Scal
cr_huf_comp_sa
enc_fifo_rd
Scal
cr_huf_comp_sa
enc_fifo_wr_rdy
Scal
cr_huf_comp_sa
hold_symb_fifo_rd
Scal
cr_huf_comp_sa
hold_symb_fifo_wr
Scal
cr_huf_comp_sa
lut_long_fifo_credit_used
Scal
cr_huf_comp_sa
lut_long_rd_data_fifo_empty
Scal
cr_huf_comp_sa
lut_long_rd_rdy
Scal
cr_huf_comp_sa
lut_sa_long_rd_data_rd_masked
Scal
cr_huf_comp_sa
lut_sa_long_rd_data_wr
Scal
cr_huf_comp_sa
lut_sa_shrt_rd_data_rd
Scal
cr_huf_comp_sa
lut_sa_shrt_rd_data_wr
Scal
cr_huf_comp_sa
lut_shrt_fifo_credit_used
Scal
cr_huf_comp_sa
lut_shrt_rd_data_fifo_empty
Scal
cr_huf_comp_sa
lut_shrt_rd_rdy
Scal
cr_huf_comp_sa
prev_mtf_or_ptr
Scal
cr_huf_comp_sa
raw_fifo_empty
Scal
cr_huf_comp_sa
raw_fifo_rd
Scal
cr_huf_comp_sa
symbol_holding_fifo_wr_rdy
Scal
cr_huf_comp_sa
symbol_holding_rd_data_fifo_empty
Scal
cr_huf_comp_sa
term_aempty
Scal
cr_huf_comp_sa
term_empty
Scal
cr_huf_comp_sa
term_rd_masked
Scal
cr_huf_comp_sa
tlvp_in_aempty
Scal
cr_huf_comp_sa
tlvp_in_empty
Scal
cr_huf_comp_sa
tlvp_in_rd
Scal
cr_huf_comp_sa
usr_afull
Scal
cr_huf_comp_sa
usr_full
Scal
cr_huf_comp_sa
usr_wr
Scal
cr_huf_comp_sa
xp9
Scal
cr_huf_comp_sa_tlvp_top
tlvp_ob_aempty
Scal
cr_huf_comp_sa_tlvp_top
tlvp_ob_empty
Scal
cr_huf_comp_sa_tlvp_top
tlvp_ob_rd
Scal
cr_huf_comp_sc_long
empty
Scal
cr_huf_comp_sc_long
fifo_rd
Scal
cr_huf_comp_sc_long
full
Scal
cr_huf_comp_sc_long
overflow
Scal
cr_huf_comp_sc_long
underflow
Scal
cr_huf_comp_sc_long
wr
Scal
cr_huf_comp_sc_short
empty
Scal
cr_huf_comp_sc_short
fifo_rd
Scal
cr_huf_comp_sc_short
full
Scal
cr_huf_comp_sc_short
overflow
Scal
cr_huf_comp_sc_short
underflow
Scal
cr_huf_comp_sc_short
wr
Scal
cr_huf_comp_sm
crc_error
Scal
cr_huf_comp_sm
pdh_accum_wr
Scal
cr_huf_comp_sm
term_aempty_pre
Scal
cr_huf_comp_sm
term_empty
Scal
cr_huf_comp_sm
term_empty_pre
Scal
cr_huf_comp_sm
term_full
Scal
cr_huf_comp_sm
term_rd
Scal
cr_huf_comp_sm
term_rd_pre
Scal
cr_huf_comp_sm
tlvp_out_aempty
Scal
cr_huf_comp_sm
tlvp_out_empty
Scal
cr_huf_comp_sm
tlvp_out_rd
Scal
cr_huf_comp_sm
usr_afull
Scal
cr_huf_comp_sm
usr_full
Scal
cr_huf_comp_sm
usr_wr_mux
Scal
cr_huf_comp_sm
xp9
Scal
cr_huf_comp_sm_fifo
depth_n®rptr
All
cr_huf_comp_sm_fifo
depth_n®rptr
All
cr_huf_comp_sm_fifo
depth_n®wptr
All
cr_huf_comp_sm_fifo
depth_n®wptr
All
cr_huf_comp_sm_tlvp_top
axi4s_slv_aempty
Scal
cr_huf_comp_sm_tlvp_top
axi4s_slv_empty
Scal
cr_huf_comp_sm_tlvp_top
tlvp_ib_rd
Scal
cr_huf_comp_sq
empty
Scal
cr_huf_comp_sq
full
Scal
cr_huf_comp_st
ht_hw_build_error
Scal
cr_huf_comp_st
ht_hw_build_error
Scal
cr_huf_comp_st
ht_hw_build_error_mod
Scal
cr_huf_comp_st
ht_hw_build_error_mod
Scal
cr_huf_comp_st
ht_hw_zero_symbols
Scal
cr_huf_comp_st
ht_hw_zero_symbols
Scal
cr_huf_comp_st
ht_is_not_ready
Scal
cr_huf_comp_st
ht_is_not_ready
Scal
cr_huf_comp_st
hw_ht_not_ready
Scal
cr_huf_comp_st
hw_ht_not_ready
Scal
cr_huf_comp_st
hw_ht_sym_freq_rd
Scal
cr_huf_comp_st
hw_ht_sym_freq_rd
Scal
cr_huf_comp_st
hw_ht_sym_freq_rd_done
Scal
cr_huf_comp_st
hw_ht_sym_freq_rd_done
Scal
cr_huf_comp_st
is_ht_meta
All
cr_huf_comp_st
is_ht_meta
All
cr_huf_comp_st
is_ht_seq_id
All
cr_huf_comp_st
is_ht_seq_id
All
cr_huf_comp_st
is_ht_sym_hi
All
cr_huf_comp_st
is_ht_sym_hi
All
cr_huf_comp_st
is_ht_sym_lo
All
cr_huf_comp_st
is_ht_sym_lo
All
cr_huf_comp_st
is_ht_sym_sort_freq
All
cr_huf_comp_st
is_ht_sym_sort_freq
All
cr_huf_comp_st
is_ht_sym_sort_freq_sym
All
cr_huf_comp_st
is_ht_sym_sort_freq_sym
All
cr_huf_comp_st
is_ht_sym_unique
All
cr_huf_comp_st
is_ht_sym_unique
All
cr_huf_comp_st
is_sc_rd
Scal
cr_huf_comp_st
is_sc_rd
Scal
cr_huf_comp_st
sc_is_build_error
Scal
cr_huf_comp_st
sc_is_build_error
Scal
cr_huf_comp_st
st_build_error
Scal
cr_huf_comp_st
st_build_error
Scal
cr_huf_comp_st
st_deflate_store
Scal
cr_huf_comp_st
st_deflate_store
Scal
cr_huf_comp_st
st_st_lut_wr
Scal
cr_huf_comp_st
st_st_lut_wr
Scal
cr_huf_comp_st
st_st_lut_wr_done
Scal
cr_huf_comp_st
st_st_lut_wr_done
Scal
cr_huf_comp_st
st_stcl_lut_wr
Scal
cr_huf_comp_st
st_stcl_lut_wr
Scal
cr_huf_comp_st
st_stcl_lut_wr_done
Scal
cr_huf_comp_st
st_stcl_lut_wr_done
Scal
cr_huf_comp_st
st_walker_build_error
Scal
cr_huf_comp_st
st_walker_build_error
Scal
cr_huf_comp_st
st_wr_done
Scal
cr_huf_comp_st
st_wr_done
Scal
cr_huf_comp_st
stcl_wr_done
Scal
cr_huf_comp_st
stcl_wr_done
Scal
cr_huf_comp_st
sym_buf_full
Scal
cr_huf_comp_st
sym_buf_full
Scal
cr_huf_comp_st
tw_code_rdy
Scal
cr_huf_comp_st
tw_code_rdy
Scal
cr_huf_comp_st
tw_pass_thru_rdy
Scal
cr_huf_comp_st
tw_pass_thru_rdy
Scal
cr_huf_comp_st_long
bimc_odat_0
Scal
cr_huf_comp_st_long
bimc_osync_0
Scal
cr_huf_comp_st_queue
clk_gate_open
Scal
cr_huf_comp_st_queue
clk_gate_open
Scal
cr_huf_comp_st_queue
clk_gated
Scal
cr_huf_comp_st_queue
clk_gated
Scal
cr_huf_comp_st_short
bimc_odat_0
Scal
cr_huf_comp_st_short
bimc_osync_0
Scal
cr_huf_comp_twin_buffer
pseudo_dual®csb
Scal
cr_huf_comp_twin_buffer
pseudo_dual®web
Scal
cr_huf_comp_twin_buffer
rd_mem_b
Scal
cr_huf_comp_twin_buffer
rd_mem_b
Scal
cr_huf_comp_twin_buffer
rd_mem_b
Scal
cr_huf_comp_twin_buffer
rd_mem_b
Scal
cr_huf_comp_twin_buffer
wr_mem_b
Scal
cr_huf_comp_twin_buffer
wr_mem_b
Scal
cr_huf_comp_twin_buffer
wr_mem_b
Scal
cr_huf_comp_twin_buffer
wr_mem_b
Scal
cr_isf
ib_bytes_cnt_stb
Scal
cr_isf
single_step_rd
Scal
cr_isf
wr_stb
Scal
cr_isf_core
aux_cmd_match0_ev
Scal
cr_isf_core
aux_cmd_match1_ev
Scal
cr_isf_core
aux_cmd_match2_ev
Scal
cr_isf_core
aux_cmd_match3_ev
Scal
cr_isf_core
axi_slv_aempty
Scal
cr_isf_core
axi_slv_empty
Scal
cr_isf_core
axi_slv_ovfl
Scal
cr_isf_core
axi_slv_rd
Scal
cr_isf_core
ib_cmd_cnt_stb
Scal
cr_isf_core
ib_frame_cnt_stb
Scal
cr_isf_core
ib_prot_error
Scal
cr_isf_core
isf_fifo_depth
All
cr_isf_core
isf_fifo_hw_rd
Scal
cr_isf_core
isf_fifo_hw_wr
Scal
cr_isf_core
isf_fifo_rdata
All
cr_isf_core
isf_fifo_sw_rdata
All
cr_isf_core
isf_sys_stall_intr
Scal
cr_isf_core
isf_term_empty
Scal
cr_isf_core
isf_uncor_ecc_error
Scal
cr_isf_core
mask_debug
Scal
cr_isf_core
ovfl_int
Scal
cr_isf_core
pre_tlvp_fifo_aempty
Scal
cr_isf_core
pre_tlvp_fifo_afull
Scal
cr_isf_core
pre_tlvp_fifo_empty
Scal
cr_isf_core
pre_tlvp_fifo_empty_mod
Scal
cr_isf_core
pre_tlvp_fifo_rd
Scal
cr_isf_core
pre_tlvp_fifo_rdata
All
cr_isf_core
pre_tlvp_fifo_wr
Scal
cr_isf_core
ss_rd_ok
Scal
cr_isf_core
tlvp_error
Scal
cr_isf_core
trigger_hit
Scal
cr_isf_core
xxx_fifo_empty
Scal
cr_isf_regfile
ib_agg_data_bytes_global_config
Scal
cr_isf_regfile
locl_ack
Scal
cr_isf_regfile
locl_err_ack
Scal
cr_isf_regfile
locl_rd_strb
Scal
cr_isf_regfile
locl_wr_strb
Scal
cr_isf_regfile
rd_stb
Scal
cr_isf_regs
f32_data
All
cr_isf_regs
w_load_aux_cmd_ev_mask_val_0_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_mask_val_0_crypto_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_mask_val_1_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_mask_val_1_crypto_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_mask_val_2_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_mask_val_2_crypto_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_mask_val_3_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_mask_val_3_crypto_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_0_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_0_crypto_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_1_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_1_crypto_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_2_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_2_crypto_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_3_comp_config
Scal
cr_isf_regs
w_load_aux_cmd_ev_match_val_3_crypto_config
Scal
cr_isf_regs
w_load_ctl_config
Scal
cr_isf_regs
w_load_debug_ctl_config
Scal
cr_isf_regs
w_load_debug_ss_ctl_config
Scal
cr_isf_regs
w_load_debug_trig_mask_hi_config
Scal
cr_isf_regs
w_load_debug_trig_mask_lo_config
Scal
cr_isf_regs
w_load_debug_trig_match_hi_config
Scal
cr_isf_regs
w_load_debug_trig_match_lo_config
Scal
cr_isf_regs
w_load_debug_trig_tlv_config
Scal
cr_isf_regs
w_load_ib_agg_data_bytes_global_config
Scal
cr_isf_regs
w_load_isf_fifo_ia_config
Scal
cr_isf_regs
w_load_isf_fifo_ia_wdata_part0
Scal
cr_isf_regs
w_load_isf_fifo_ia_wdata_part1
Scal
cr_isf_regs
w_load_isf_fifo_ia_wdata_part2
Scal
cr_isf_regs
w_load_isf_tlv_parse_action_0
Scal
cr_isf_regs
w_load_isf_tlv_parse_action_1
Scal
cr_isf_regs
w_load_spare_config
Scal
cr_isf_regs
w_load_system_stall_limit_config
Scal
cr_isf_regs
w_load_trace_ctl_en_config
Scal
cr_isf_regs
w_load_trace_ctl_limits_config
Scal
cr_isf_tlv_mods
isf_term_aempty
Scal
cr_isf_tlv_mods
isf_term_rd
Scal
cr_isf_tlv_mods
isf_user_afull
Scal
cr_isf_tlv_mods
isf_user_full
Scal
cr_isf_tlv_mods
isf_user_wr
Scal
cr_lz77_comp
bypass_reset
Scal
cr_lz77_comp
comp_rst_n
Scal
cr_lz77_comp
debug_status_read
Scal
cr_lz77_comp
test_rst_n
Scal
cr_lz77_comp_clt_0
cl_ti_dmw_cont
All
cr_lz77_comp_clt_0
cl_ti_force_done
Scal
cr_lz77_comp_clt_0
clr_valid_r
Scal
cr_lz77_comp_clt_0
clt_rst_n
Scal
cr_lz77_comp_clt_0
prefix_en_r
Scal
cr_lz77_comp_clt_0
rst_n
All
cr_lz77_comp_clt_0
scramble_enb_r
Scal
cr_lz77_comp_clt_0
shift_en_r
Scal
cr_lz77_comp_clt_x16
cl_ti_dmw_cont
All
cr_lz77_comp_clt_x16
cl_ti_force_done
Scal
cr_lz77_comp_clt_x16
clr_valid_r
Scal
cr_lz77_comp_clt_x16
clt_rst_n
Scal
cr_lz77_comp_clt_x16
prefix_en_r
Scal
cr_lz77_comp_clt_x16
rst_n
All
cr_lz77_comp_clt_x16
scramble_enb_r
Scal
cr_lz77_comp_clt_x16
shift_en_r
Scal
cr_lz77_comp_clt_x8
cl_ti_dmw_cont
All
cr_lz77_comp_clt_x8
cl_ti_force_done
Scal
cr_lz77_comp_clt_x8
clr_valid_r
Scal
cr_lz77_comp_clt_x8
clt_rst_n
Scal
cr_lz77_comp_clt_x8
prefix_en_r
Scal
cr_lz77_comp_clt_x8
rst_n
All
cr_lz77_comp_clt_x8
scramble_enb_r
Scal
cr_lz77_comp_clt_x8
shift_en_r
Scal
cr_lz77_comp_core
lz77_core®lec_lob_comp_eot
Scal
cr_lz77_comp_core
lz77_core®lec_lob_literal
All
cr_lz77_comp_core
lz77_core®lec_lob_type
All
cr_lz77_comp_core
lz77_core®lec_lob_type0_offset
All
cr_lz77_comp_core
lz77_core®lec_lob_type1_length
All
cr_lz77_comp_core
lz77_core®lec_lob_type1_offset
All
cr_lz77_comp_core
lz77_core®lec_prc_lz_error
Scal
cr_lz77_comp_core
lz77_core®lob_prc_credit
Scal
cr_lz77_comp_core
lz77_core®lob_prc_full
Scal
cr_lz77_comp_core
lz77_core®lob_prs_wr
Scal
cr_lz77_comp_core
lz77_core®lz77_clk
Scal
cr_lz77_comp_core
lz77_core®lz77_clk_en
Scal
cr_lz77_comp_core
lz77_core®prc_debug
Scal
cr_lz77_comp_core
lz77_core®prc_lec_count
All
cr_lz77_comp_core
lz77_core®prc_lec_dly_match_win
All
cr_lz77_comp_core
lz77_core®prc_lec_isXp9
Scal
cr_lz77_comp_core
lz77_core®prc_lec_max_match_len
All
cr_lz77_comp_core
lz77_core®prc_lec_min_match_len
Scal
cr_lz77_comp_core
lz77_core®prc_lec_min_mtf_len
Scal
cr_lz77_comp_core
lz77_core®prc_lec_num_mtf
Scal
cr_lz77_comp_core
lz77_core®prc_lec_prefix_data
All
cr_lz77_comp_core
lz77_core®prc_lec_prefix_data_vld
All
cr_lz77_comp_core
lz77_core®prc_lec_sample_data
All
cr_lz77_comp_core
lz77_core®prc_lec_sample_data_vld
All
cr_lz77_comp_core
lz77_core®prc_lec_sample_eot
Scal
cr_lz77_comp_core
lz77_core®prc_lec_win_size
All
cr_lz77_comp_core
lz77_core®prc_lob_enable_stats
Scal
cr_lz77_comp_core
lz77_core®prc_lob_is_compressed
Scal
cr_lz77_comp_core
lz77_core®prc_lob_valid
Scal
cr_lz77_comp_core
lz77_core®prc_prs_rd
Scal
cr_lz77_comp_core
lz77_core®prs_lob_afull
Scal
cr_lz77_comp_core
lz77_core®prs_lob_full
Scal
cr_lz77_comp_core
lz77_core®prs_prc_aempty
Scal
cr_lz77_comp_core
lz77_core®prs_prc_empty
Scal
cr_lz77_comp_core
lz77_core®throttled_frame_ev
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_endcap
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_endcap
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_endcap
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_endcap_en
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_endcap_en
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_endcap_en
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_shift
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_shift
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_shift
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_shift_en
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_shift_en
Scal
cr_lz77_comp_hb_xN
fractional_clocking_mux®clk_hb_shift_en
Scal
cr_lz77_comp_lec_v3
lec_lob_literal
00000000000000000000000000001111
cr_lz77_comp_lec_v3
lec_lob_type
0000011111
cr_lz77_comp_lec_v3
lz77_engine_last
Scal
cr_lz77_comp_lob_v3
bpq_empty
Scal
cr_lz77_comp_lob_v3
bpq_ren
Scal
cr_lz77_comp_lob_v3
bpq_wen
Scal
cr_lz77_comp_lob_v3
exg_pac_stb
Scal
cr_lz77_comp_lob_v3
exg_pmu_bypass_stb
Scal
cr_lz77_comp_lob_v3
exg_pmu_enable_stats
Scal
cr_lz77_comp_lob_v3
exg_pmu_eof_stb
Scal
cr_lz77_comp_lob_v3
pac_exg_val
Scal
cr_lz77_comp_lob_v3
pkf_afull
Scal
cr_lz77_comp_lob_v3
pkf_empty
Scal
cr_lz77_comp_lob_v3
pkf_ren
Scal
cr_lz77_comp_lob_v3
pkf_wen
Scal
cr_lz77_comp_lpt_x1
lpo_clk_enable
Scal
cr_lz77_comp_lpt_x1
ti_cl_fwd_therm
0000000000000000000000000000000000000000000000001111
cr_lz77_comp_lpt_x1
ti_cl_offset
000000000000000000000000000000001111
cr_lz77_comp_lpt_xN
lpo_clk_enable
Scal
cr_lz77_comp_lpt_xN
lpo_clk_enable
Scal
cr_lz77_comp_lpt_xN
ti_cl_fwd_therm
0000000000000000000000000000000000000000000000001111
cr_lz77_comp_lpt_xN
ti_cl_fwd_therm
0000000000000000000000000000000000000000000000001111
cr_lz77_comp_lpt_xN
ti_cl_offset
000000000000000000000000000000001111
cr_lz77_comp_lpt_xN
ti_cl_offset
000000000000000000000000000000001111
cr_lz77_comp_match
cif_fwd_therm
All
cr_lz77_comp_match
cif_len4_ind
All
cr_lz77_comp_match
cif_len5_6_ind
All
cr_lz77_comp_match
cif_mim1_flag
Scal
cr_lz77_comp_match
cif_mtf_fwd_therm
All
cr_lz77_comp_match
cif_mtf_offset
All
cr_lz77_comp_match
cif_mtf_phase
All
cr_lz77_comp_match
cif_offset
All
cr_lz77_comp_match
cif_truncated
All
cr_lz77_comp_match
clt_offset_winner
All
cr_lz77_comp_match
mdl_current_tuple_wins
Scal
cr_lz77_comp_match
mdl_f
All
cr_lz77_comp_match
mdl_mtf_idx
All
cr_lz77_comp_match
mdl_previous_is_2_back
Scal
cr_lz77_comp_match
mdl_previous_mtf_idx
All
cr_lz77_comp_match
mdl_previous_ptr_is_mtf
Scal
cr_lz77_comp_match
mdl_previous_ptr_length
All
cr_lz77_comp_match
mdl_previous_ptr_offset
All
cr_lz77_comp_match
mdl_previous_winning_phase
All
cr_lz77_comp_match
mdl_ptr_is_mtf
Scal
cr_lz77_comp_match
mdl_ptr_length
All
cr_lz77_comp_match
mdl_ptr_offset
All
cr_lz77_comp_match
mdl_valid_run
Scal
cr_lz77_comp_match
mdl_winning_phase
All
cr_lz77_comp_match
mob_done
Scal
cr_lz77_comp_match
mob_go
Scal
cr_lz77_comp_match
mob_input_en
Scal
cr_lz77_comp_match
msm_adjust_gc
Scal
cr_lz77_comp_match
msm_clear_saved_tuple_c
Scal
cr_lz77_comp_match
msm_continuing
Scal
cr_lz77_comp_match
msm_continuing_c
Scal
cr_lz77_comp_match
msm_dmw
All
cr_lz77_comp_match
msm_emit_lit
All
cr_lz77_comp_match
msm_emit_lit_c
All
cr_lz77_comp_match
msm_emit_previous_ptr
Scal
cr_lz77_comp_match
msm_emit_previous_ptr_c
Scal
cr_lz77_comp_match
msm_emit_ptr
Scal
cr_lz77_comp_match
msm_emit_ptr_c
Scal
cr_lz77_comp_match
msm_force_emit_lit
Scal
cr_lz77_comp_match
msm_global_count
All
cr_lz77_comp_match
msm_save_tuple_c
Scal
cr_lz77_comp_match
msm_shift_lits_c
Scal
cr_lz77_comp_match
msm_state
All
cr_lz77_comp_match
msm_um2_um1_to_cont_c
Scal
cr_lz77_comp_match
msm_update_saved_tuple_c
Scal
cr_lz77_comp_match
winning_mtf_sel
Scal
cr_lz77_comp_prc
prc_lec_fifo_empty
Scal
cr_lz77_comp_prc
prc_lec_fifo_full
Scal
cr_lz77_comp_prc
prc_lec_fifo_ren
Scal
cr_lz77_comp_prc
prc_lec_fifo_wen
Scal
cr_lz77_comp_regfile
im_rdy
Scal
cr_lz77_comp_regfile
im_vld
Scal
cr_lz77_comp_regfile
locl_ack
Scal
cr_lz77_comp_regfile
locl_err_ack
Scal
cr_lz77_comp_regfile
locl_rd_data
All
cr_lz77_comp_regfile
locl_rd_strb
Scal
cr_lz77_comp_regfile
locl_wr_strb
Scal
cr_lz77_comp_regfile
reg_addr
All
cr_lz77_comp_regfile
reg_rd_stb
Scal
cr_lz77_comp_regfile
reg_wr_stb
Scal
cr_lz77_comp_regs
f32_data
All
cr_lz77_comp_regs
w_load_compression_cfg
Scal
cr_lz77_comp_regs
w_load_out_ia_config
Scal
cr_lz77_comp_regs
w_load_out_ia_wdata_part0
Scal
cr_lz77_comp_regs
w_load_out_ia_wdata_part1
Scal
cr_lz77_comp_regs
w_load_out_ia_wdata_part2
Scal
cr_lz77_comp_regs
w_load_out_im_config
Scal
cr_lz77_comp_regs
w_load_out_im_read_done
Scal
cr_lz77_comp_regs
w_load_power_credit_burst
Scal
cr_lz77_comp_regs
w_load_spare
Scal
cr_lz77_comp_regs
w_load_tlv_parse_action_15_0
Scal
cr_lz77_comp_regs
w_load_tlv_parse_action_31_16
Scal
cr_lz77_comp_tile_x1
clk_lpo
Scal
cr_lz77_comp_tile_x1
clr_valid
Scal
cr_lz77_comp_tile_x1
input_en_r
Scal
cr_lz77_comp_tile_x1
lpo_ti_fwd_therm
All
cr_lz77_comp_tile_x1
lpo_ti_len4_ind
All
cr_lz77_comp_tile_x1
lpo_ti_len5_6_ind
All
cr_lz77_comp_tile_x1
lpo_ti_valid_phase
All
cr_lz77_comp_tile_x1
lz77_tile_data_r
All
cr_lz77_comp_tile_x1
lz77_tile_data_vld_r
All
cr_lz77_comp_tile_x1
mux_data_r
All
cr_lz77_comp_tile_x1
mux_data_vld_r
All
cr_lz77_comp_tile_x1
scramble_enb_r
Scal
cr_lz77_comp_tile_x1
sdo
All
cr_lz77_comp_tile_x1
sdo_valid
Scal
cr_lz77_comp_tile_x1
shift_en_r
Scal
cr_lz77_comp_tile_x1
ti_lpo_cont
Scal
cr_lz77_comp_tile_x1
ti_lpo_cont_r
Scal
cr_lz77_comp_tile_x1
ti_lpo_dmw_cont
All
cr_lz77_comp_tile_xN
clk_lpo
Scal
cr_lz77_comp_tile_xN
clk_lpo
Scal
cr_lz77_comp_tile_xN
clr_valid
Scal
cr_lz77_comp_tile_xN
clr_valid
Scal
cr_lz77_comp_tile_xN
input_en_r
Scal
cr_lz77_comp_tile_xN
input_en_r
Scal
cr_lz77_comp_tile_xN
lpo_ti_fwd_therm
All
cr_lz77_comp_tile_xN
lpo_ti_fwd_therm
All
cr_lz77_comp_tile_xN
lpo_ti_len4_ind
All
cr_lz77_comp_tile_xN
lpo_ti_len4_ind
All
cr_lz77_comp_tile_xN
lpo_ti_len5_6_ind
All
cr_lz77_comp_tile_xN
lpo_ti_len5_6_ind
All
cr_lz77_comp_tile_xN
lpo_ti_offset
All
cr_lz77_comp_tile_xN
lpo_ti_offset
All
cr_lz77_comp_tile_xN
lpo_ti_valid_phase
All
cr_lz77_comp_tile_xN
lpo_ti_valid_phase
All
cr_lz77_comp_tile_xN
lz77_tile_data_r
All
cr_lz77_comp_tile_xN
lz77_tile_data_r
All
cr_lz77_comp_tile_xN
lz77_tile_data_vld_r
All
cr_lz77_comp_tile_xN
lz77_tile_data_vld_r
All
cr_lz77_comp_tile_xN
mux_data_r
All
cr_lz77_comp_tile_xN
mux_data_r
All
cr_lz77_comp_tile_xN
mux_data_vld_r
All
cr_lz77_comp_tile_xN
mux_data_vld_r
All
cr_lz77_comp_tile_xN
scramble_enb_r
Scal
cr_lz77_comp_tile_xN
scramble_enb_r
Scal
cr_lz77_comp_tile_xN
sdo
All
cr_lz77_comp_tile_xN
sdo
All
cr_lz77_comp_tile_xN
sdo_valid
Scal
cr_lz77_comp_tile_xN
sdo_valid
Scal
cr_lz77_comp_tile_xN
shift_en_r
Scal
cr_lz77_comp_tile_xN
shift_en_r
Scal
cr_lz77_comp_tile_xN
ti_lpo_cont
Scal
cr_lz77_comp_tile_xN
ti_lpo_cont
Scal
cr_lz77_comp_tile_xN
ti_lpo_cont_r
Scal
cr_lz77_comp_tile_xN
ti_lpo_cont_r
Scal
cr_lz77_comp_tile_xN
ti_lpo_dmw_cont
All
cr_lz77_comp_tile_xN
ti_lpo_dmw_cont
All
cr_lz77_comp_tile_xN_negedge
clk_lpo
Scal
cr_lz77_comp_tile_xN_negedge
clk_lpo
Scal
cr_lz77_comp_tile_xN_negedge
clk_lpo_negedge
Scal
cr_lz77_comp_tile_xN_negedge
clk_lpo_negedge
Scal
cr_lz77_comp_tile_xN_negedge
clr_valid
Scal
cr_lz77_comp_tile_xN_negedge
clr_valid
Scal
cr_lz77_comp_tile_xN_negedge
input_en_r
Scal
cr_lz77_comp_tile_xN_negedge
input_en_r
Scal
cr_lz77_comp_tile_xN_negedge
lpo_ti_fwd_therm
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_fwd_therm
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_len4_ind
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_len4_ind
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_len5_6_ind
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_len5_6_ind
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_offset
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_offset
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_valid_phase
All
cr_lz77_comp_tile_xN_negedge
lpo_ti_valid_phase
All
cr_lz77_comp_tile_xN_negedge
lz77_tile_data_r
All
cr_lz77_comp_tile_xN_negedge
lz77_tile_data_r
All
cr_lz77_comp_tile_xN_negedge
lz77_tile_data_vld_r
All
cr_lz77_comp_tile_xN_negedge
lz77_tile_data_vld_r
All
cr_lz77_comp_tile_xN_negedge
mux_data_r
All
cr_lz77_comp_tile_xN_negedge
mux_data_r
All
cr_lz77_comp_tile_xN_negedge
mux_data_vld_r
All
cr_lz77_comp_tile_xN_negedge
mux_data_vld_r
All
cr_lz77_comp_tile_xN_negedge
scramble_enb_r
Scal
cr_lz77_comp_tile_xN_negedge
scramble_enb_r
Scal
cr_lz77_comp_tile_xN_negedge
sdo
All
cr_lz77_comp_tile_xN_negedge
sdo
All
cr_lz77_comp_tile_xN_negedge
sdo_valid
Scal
cr_lz77_comp_tile_xN_negedge
sdo_valid
Scal
cr_lz77_comp_tile_xN_negedge
shift_en_r
Scal
cr_lz77_comp_tile_xN_negedge
shift_en_r
Scal
cr_lz77_comp_tile_xN_negedge
ti_lpo_cont
Scal
cr_lz77_comp_tile_xN_negedge
ti_lpo_cont
Scal
cr_lz77_comp_tile_xN_negedge
ti_lpo_cont_r
Scal
cr_lz77_comp_tile_xN_negedge
ti_lpo_cont_r
Scal
cr_lz77_comp_tile_xN_negedge
ti_lpo_dmw_cont
All
cr_lz77_comp_tile_xN_negedge
ti_lpo_dmw_cont
All
cr_lz77_engine_v3
clt0_me_mtf_fwd_therm
All
cr_lz77_engine_v3
clt0_me_mtf_offset
All
cr_lz77_engine_v3
clt0_me_mtf_phase
All
cr_lz77_engine_v3
clt_me_cont
All
cr_lz77_engine_v3
clt_me_fwd_therm
All
cr_lz77_engine_v3
clt_me_len4_ind
All
cr_lz77_engine_v3
clt_me_len5_6_ind
All
cr_lz77_engine_v3
clt_me_offset
All
cr_lz77_engine_v3
clt_me_truncated
All
cr_lz77_engine_v3
me_clt0_mtf_list
All
cr_lz77_engine_v3
me_clt0_mtf_list_valid
All
cr_lz77_engine_v3
me_clt_dmw_cont
All
cr_lz77_engine_v3
me_clt_max_match_len
All
cr_lz77_engine_v3
me_clt_win_size
All
cr_lz77_engine_v3
me_tile_enable
All
cr_lz77_engine_v3
prc_me_isXp9
Scal
cr_lz77_engine_v3
prc_me_num_mtf
Scal
cr_lz77_engine_v3
prefix_en
Scal
cr_lz77_engine_v3
prefix_shift_data
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111
cr_lz77_engine_v3
prefix_shift_data_vld
0000000000000000000000000000000000000000000000000000000011111111
cr_lz77_engine_v3
shift_data
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111
cr_lz77_engine_v3
shift_data_vld
00000000000000000000000011111111
cr_lz77_engine_v3
shift_en
Scal
cr_osf
data_fifo_single_step_rd
Scal
cr_osf
ob_bytes_cnt_stb
Scal
cr_osf
ob_frame_cnt_stb
Scal
cr_osf
pdt_fifo_single_step_rd
Scal
cr_osf
wr_stb
Scal
cr_osf_core
axi_mstr_rd
Scal
cr_osf_core
data_fifo_bimc_odat
Scal
cr_osf_core
data_fifo_bimc_osync
Scal
cr_osf_core
data_fifo_uncor_ecc_error
Scal
cr_osf_core
ob_data_fifo_aempty
Scal
cr_osf_core
ob_data_fifo_afull
Scal
cr_osf_core
ob_data_fifo_empty
Scal
cr_osf_core
ob_data_fifo_full
Scal
cr_osf_core
ob_data_fifo_rd
Scal
cr_osf_core
ob_data_fifo_rdata
All
cr_osf_core
ob_data_fifo_wr
Scal
cr_osf_core
ob_fifo_aempty
Scal
cr_osf_core
ob_fifo_afull
Scal
cr_osf_core
ob_fifo_empty
Scal
cr_osf_core
ob_fifo_empty_mod
Scal
cr_osf_core
ob_fifo_full
Scal
cr_osf_core
ob_fifo_wr
Scal
cr_osf_core
ob_pdt_fifo_aempty
Scal
cr_osf_core
ob_pdt_fifo_afull
Scal
cr_osf_core
ob_pdt_fifo_empty
Scal
cr_osf_core
ob_pdt_fifo_full
Scal
cr_osf_core
ob_pdt_fifo_rd
Scal
cr_osf_core
ob_pdt_fifo_rdata
All
cr_osf_core
ob_pdt_fifo_wr
Scal
cr_osf_core
osf_dbg_data_fifo_depth
All
cr_osf_core
osf_dbg_data_fifo_hw_rd
Scal
cr_osf_core
osf_dbg_data_fifo_hw_wr
Scal
cr_osf_core
osf_dbg_pdt_fifo_depth
All
cr_osf_core
osf_dbg_pdt_fifo_hw_rd
Scal
cr_osf_core
osf_dbg_pdt_fifo_hw_wr
Scal
cr_osf_core
pdt_axi_slv_aempty
Scal
cr_osf_core
pdt_axi_slv_empty
Scal
cr_osf_core
pdt_axi_slv_rd
Scal
cr_osf_core
pdt_fifo_uncor_ecc_error
Scal
cr_osf_core
tlvp_err
Scal
cr_osf_core
tlvp_ob_aempty
Scal
cr_osf_core
tlvp_ob_empty
Scal
cr_osf_core
tlvp_ob_rd
Scal
cr_osf_core
tlvp_term_empty
Scal
cr_osf_core
tlvp_term_rd
Scal
cr_osf_dbg2fifo_ctl
df_dbg_empty_mod
Scal
cr_osf_dbg2fifo_ctl
df_dbg_rd
Scal
cr_osf_dbg2fifo_ctl
osf_dbg_data_fifo_empty
Scal
cr_osf_dbg2fifo_ctl
osf_dbg_data_fifo_full
Scal
cr_osf_dbg2fifo_ctl
osf_dbg_pdt_fifo_empty
Scal
cr_osf_dbg2fifo_ctl
osf_dbg_pdt_fifo_full
Scal
cr_osf_dbg2fifo_ctl
pf_dbg_empty_mod
Scal
cr_osf_dbg2fifo_ctl
pf_dbg_rd
Scal
cr_osf_regfile
locl_ack
Scal
cr_osf_regfile
locl_err_ack
Scal
cr_osf_regfile
locl_rd_strb
Scal
cr_osf_regfile
locl_wr_strb
Scal
cr_osf_regfile
ob_agg_data_bytes_global_config
Scal
cr_osf_regfile
ob_agg_frame_global_config
Scal
cr_osf_regfile
rd_stb
Scal
cr_osf_regs
f32_data
All
cr_osf_regs
w_load_data_fifo_debug_ctl_config
Scal
cr_osf_regs
w_load_data_fifo_debug_ss_ctl_config
Scal
cr_osf_regs
w_load_debug_ctl_config
Scal
cr_osf_regs
w_load_ob_agg_data_bytes_global_config
Scal
cr_osf_regs
w_load_ob_agg_frame_global_config
Scal
cr_osf_regs
w_load_osf_data_fifo_ia_config
Scal
cr_osf_regs
w_load_osf_data_fifo_ia_wdata_part0
Scal
cr_osf_regs
w_load_osf_data_fifo_ia_wdata_part1
Scal
cr_osf_regs
w_load_osf_data_fifo_ia_wdata_part2
Scal
cr_osf_regs
w_load_osf_pdt_fifo_ia_config
Scal
cr_osf_regs
w_load_osf_pdt_fifo_ia_wdata_part0
Scal
cr_osf_regs
w_load_osf_pdt_fifo_ia_wdata_part1
Scal
cr_osf_regs
w_load_osf_pdt_fifo_ia_wdata_part2
Scal
cr_osf_regs
w_load_osf_tlv_parse_action_0
Scal
cr_osf_regs
w_load_osf_tlv_parse_action_1
Scal
cr_osf_regs
w_load_pdt_fifo_debug_ctl_config
Scal
cr_osf_regs
w_load_pdt_fifo_debug_ss_ctl_config
Scal
cr_osf_regs
w_load_spare_config
Scal
cr_prefix
bimc_interrupt
Scal
cr_prefix
bimc_rst_n
Scal
cr_prefix
prefix_rst_n
Scal
cr_prefix
pt_ib_ro_uncorrectable_ecc_error
Scal
cr_prefix
rec_ct_cs
Scal
cr_prefix
rec_ct_yield
Scal
cr_prefix
rec_im_cs
Scal
cr_prefix
rec_im_yield
Scal
cr_prefix
rec_sat_cs
Scal
cr_prefix
rec_sat_yield
Scal
cr_prefix
recct_uncorrectable_ecc_error
Scal
cr_prefix
recim_uncorrectable_ecc_error
Scal
cr_prefix
recsat_uncorrectable_ecc_error
Scal
cr_prefix
regs_breakpoint_cont
Scal
cr_prefix
regs_breakpoint_step
Scal
cr_prefix
regs_ld_breakpoint
Scal
cr_prefix
tlvp_bimc_idat
Scal
cr_prefix
tlvp_bimc_isync
Scal
cr_prefix
tlvp_bimc_odat
Scal
cr_prefix
tlvp_bimc_osync
Scal
cr_prefix
tlvp_error
Scal
cr_prefix
tlvp_ob_ro_uncorrectable_ecc_error
Scal
cr_prefix
usr_ib_ro_uncorrectable_ecc_error
Scal
cr_prefix
usr_ob_ro_uncorrectable_ecc_error
Scal
cr_prefix_attach
pfd_mem_cs
Scal
cr_prefix_attach
pfd_mem_yield
Scal
cr_prefix_attach
phd_mem_cs
Scal
cr_prefix_attach
phd_mem_yield
Scal
cr_prefix_attach
tlvp_error
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_inc_pfd_addr
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_inc_phd_addr
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_insert_pfd_req
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_insert_phd_req
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_insert_true
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_ld_pfd_crc_addr
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_ld_phd_crc_addr
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_prefix_valid
Scal
cr_prefix_attach_core
prefix_attach_core®ibp_tlv_valid
Scal
cr_prefix_attach_core
prefix_attach_core®pac_pfd_check_valid_ack
Scal
cr_prefix_attach_core
prefix_attach_core®pac_phd_check_valid_ack
Scal
cr_prefix_attach_core
prefix_attach_core®pac_stall
Scal
cr_prefix_attach_core
prefix_attach_core®pac_usr_ob_wr
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_pfd_check_valid
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_pfd_crc_error
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_pfd_crc_valid
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_pfd_dout_valid
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_pfd_eot
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_phd_check_valid
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_phd_crc_error
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_phd_crc_valid
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_phd_dout_valid
Scal
cr_prefix_attach_core
prefix_attach_core®pmc_phd_eot
Scal
cr_prefix_attach_core
prefix_attach_core®pti_insert_pfd_ack
Scal
cr_prefix_attach_core
prefix_attach_core®pti_insert_pfd_inwrk
Scal
cr_prefix_attach_core
prefix_attach_core®pti_insert_phd_inwrk
Scal
cr_prefix_attach_core
prefix_attach_core®pti_usr_ob_sel
Scal
cr_prefix_attach_core
prefix_attach_core®pti_usr_ob_wr
Scal
cr_prefix_attach_core
prefix_attach_core®usr_ib_aempty
Scal
cr_prefix_attach_core
prefix_attach_core®usr_ib_empty
Scal
cr_prefix_attach_core
prefix_attach_core®usr_ib_rd
Scal
cr_prefix_attach_core
prefix_attach_core®usr_ob_afull
Scal
cr_prefix_attach_core
prefix_attach_core®usr_ob_full
Scal
cr_prefix_attach_core
prefix_attach_core®usr_ob_wr
Scal
cr_prefix_attach_regfile
locl_ack
Scal
cr_prefix_attach_regfile
locl_err_ack
Scal
cr_prefix_attach_regfile
locl_rd_strb
Scal
cr_prefix_attach_regfile
locl_wr_strb
Scal
cr_prefix_attach_regfile
pfdmem_bimc_idat
Scal
cr_prefix_attach_regfile
pfdmem_bimc_isync
Scal
cr_prefix_attach_regfile
pfdmem_bimc_odat
Scal
cr_prefix_attach_regfile
pfdmem_bimc_osync
Scal
cr_prefix_attach_regfile
phdmem_bimc_idat
Scal
cr_prefix_attach_regfile
phdmem_bimc_isync
Scal
cr_prefix_attach_regfile
phdmem_bimc_odat
Scal
cr_prefix_attach_regfile
phdmem_bimc_osync
Scal
cr_prefix_attach_regfile
rd_stb
Scal
cr_prefix_attach_regfile
wr_stb
Scal
cr_prefix_attach_regs
f32_data
All
cr_prefix_attach_regs
w_load_pfdmem_ia_config
Scal
cr_prefix_attach_regs
w_load_pfdmem_ia_wdata_part0
Scal
cr_prefix_attach_regs
w_load_pfdmem_ia_wdata_part1
Scal
cr_prefix_attach_regs
w_load_phdmem_ia_config
Scal
cr_prefix_attach_regs
w_load_phdmem_ia_wdata_part0
Scal
cr_prefix_attach_regs
w_load_phdmem_ia_wdata_part1
Scal
cr_prefix_attach_regs
w_load_regs_cceip_tlv_parse_action_0
Scal
cr_prefix_attach_regs
w_load_regs_cceip_tlv_parse_action_1
Scal
cr_prefix_attach_regs
w_load_regs_cddip_tlv_parse_action_0
Scal
cr_prefix_attach_regs
w_load_regs_cddip_tlv_parse_action_1
Scal
cr_prefix_attach_regs
w_load_regs_error_control
Scal
cr_prefix_attach_regs
w_load_spare_config
Scal
cr_prefix_core
bp_tlv_aempty
Scal
cr_prefix_core
bp_tlv_afull
Scal
cr_prefix_core
bp_tlv_empty
Scal
cr_prefix_core
bp_tlv_full
Scal
cr_prefix_core
fe_ctr_1_ib_aempty
Scal
cr_prefix_core
fe_ctr_1_ib_afull
Scal
cr_prefix_core
fe_ctr_1_ib_empty
Scal
cr_prefix_core
fe_ctr_1_ib_full
Scal
cr_prefix_core
fe_ctr_2_ib_aempty
Scal
cr_prefix_core
fe_ctr_2_ib_afull
Scal
cr_prefix_core
fe_ctr_2_ib_empty
Scal
cr_prefix_core
fe_ctr_2_ib_full
Scal
cr_prefix_core
fe_ctr_3_ib_aempty
Scal
cr_prefix_core
fe_ctr_3_ib_afull
Scal
cr_prefix_core
fe_ctr_3_ib_empty
Scal
cr_prefix_core
fe_ctr_3_ib_full
Scal
cr_prefix_core
fe_ctr_4_ib_aempty
Scal
cr_prefix_core
fe_ctr_4_ib_afull
Scal
cr_prefix_core
fe_ctr_4_ib_empty
Scal
cr_prefix_core
fe_ctr_4_ib_full
Scal
cr_prefix_core
ibc_bp_tlv_valid
Scal
cr_prefix_core
ibc_ctr_1_wr
Scal
cr_prefix_core
ibc_ctr_2_wr
Scal
cr_prefix_core
ibc_ctr_3_wr
Scal
cr_prefix_core
ibc_ctr_4_wr
Scal
cr_prefix_core
ibc_ctr_reload
Scal
cr_prefix_core
obc_bp_tlv_rd
Scal
cr_prefix_core
obc_pf_ren
Scal
cr_prefix_core
pf_aempty
Scal
cr_prefix_core
pf_afull
Scal
cr_prefix_core
pf_empty
Scal
cr_prefix_core
pf_full
Scal
cr_prefix_core
rec_us_fe_rd
Scal
cr_prefix_core
rec_us_prefix_valid
Scal
cr_prefix_core
usr_ib_aempty
Scal
cr_prefix_core
usr_ib_empty
Scal
cr_prefix_core
usr_ib_rd
Scal
cr_prefix_core
usr_ob_afull
Scal
cr_prefix_core
usr_ob_full
Scal
cr_prefix_core
usr_ob_wr
Scal
cr_prefix_fe_cmp
char_valid_r
Scal
cr_prefix_fe_cmp
cmp_r
Scal
cr_prefix_fe_cmpx4
a_char_r
Scal
cr_prefix_fe_cmpx4
a_char_valid_r
Scal
cr_prefix_fe_cmpx4
prior_in_no_delay_b
Scal
cr_prefix_fe_cmpx4
prior_in_no_delay_c
Scal
cr_prefix_fe_cmpx4
prior_in_no_delay_d
Scal
cr_prefix_rec
rec_di_neuron_sign
Scal
cr_prefix_rec
rec_us_break
Scal
cr_prefix_rec
rec_us_halt
Scal
cr_prefix_rec
rec_us_hold
Scal
cr_prefix_rec
rec_us_iprst
Scal
cr_prefix_rec
rec_us_ld_lr0
Scal
cr_prefix_rec
rec_us_ld_lr1
Scal
cr_prefix_rec
rec_us_run
Scal
cr_prefix_rec
rec_us_step
Scal
cr_prefix_rec
rec_us_x2break
Scal
cr_prefix_regfile
bimc_ecc_error
Scal
cr_prefix_regfile
bimc_idat
Scal
cr_prefix_regfile
bimc_isync
Scal
cr_prefix_regfile
bimc_odat
Scal
cr_prefix_regfile
bimc_osync
Scal
cr_prefix_regfile
locl_ack
Scal
cr_prefix_regfile
locl_err_ack
Scal
cr_prefix_regfile
locl_rd_strb
Scal
cr_prefix_regfile
locl_wr_strb
Scal
cr_prefix_regfile
rd_stb
Scal
cr_prefix_regfile
recct_bimc_idat
Scal
cr_prefix_regfile
recct_bimc_isync
Scal
cr_prefix_regfile
recct_bimc_odat
Scal
cr_prefix_regfile
recct_bimc_osync
Scal
cr_prefix_regfile
recim_bimc_idat
Scal
cr_prefix_regfile
recim_bimc_isync
Scal
cr_prefix_regfile
recim_bimc_odat
Scal
cr_prefix_regfile
recim_bimc_osync
Scal
cr_prefix_regfile
recsat_bimc_idat
Scal
cr_prefix_regfile
recsat_bimc_isync
Scal
cr_prefix_regfile
recsat_bimc_odat
Scal
cr_prefix_regfile
recsat_bimc_osync
Scal
cr_prefix_regfile
wr_stb
Scal
cr_prefix_regs
f32_data
All
cr_prefix_regs
w_load_bimc_cmd0
Scal
cr_prefix_regs
w_load_bimc_cmd1
Scal
cr_prefix_regs
w_load_bimc_cmd2
Scal
cr_prefix_regs
w_load_bimc_dbgcmd2
Scal
cr_prefix_regs
w_load_bimc_ecc_correctable_error_cnt
Scal
cr_prefix_regs
w_load_bimc_ecc_uncorrectable_error_cnt
Scal
cr_prefix_regs
w_load_bimc_eccpar_debug
Scal
cr_prefix_regs
w_load_bimc_global_config
Scal
cr_prefix_regs
w_load_bimc_monitor_mask
Scal
cr_prefix_regs
w_load_bimc_parity_error_cnt
Scal
cr_prefix_regs
w_load_bimc_pollrsp2
Scal
cr_prefix_regs
w_load_bimc_rxcmd2
Scal
cr_prefix_regs
w_load_bimc_rxrsp2
Scal
cr_prefix_regs
w_load_feature_ctr_ia_config
Scal
cr_prefix_regs
w_load_feature_ctr_ia_wdata_part0
Scal
cr_prefix_regs
w_load_feature_ia_config
Scal
cr_prefix_regs
w_load_feature_ia_wdata_part0
Scal
cr_prefix_regs
w_load_feature_ia_wdata_part1
Scal
cr_prefix_regs
w_load_psr_ia_config
Scal
cr_prefix_regs
w_load_psr_ia_wdata_part0
Scal
cr_prefix_regs
w_load_recct_ia_config
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part0
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part1
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part10
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part11
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part12
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part13
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part14
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part15
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part16
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part17
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part18
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part19
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part2
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part20
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part21
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part22
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part23
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part24
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part25
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part26
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part27
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part28
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part29
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part3
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part30
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part31
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part4
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part5
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part6
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part7
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part8
Scal
cr_prefix_regs
w_load_recct_ia_wdata_part9
Scal
cr_prefix_regs
w_load_recim_ia_config
Scal
cr_prefix_regs
w_load_recim_ia_wdata_part0
Scal
cr_prefix_regs
w_load_recsat_ia_config
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part0
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part1
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part10
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part11
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part12
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part13
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part14
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part15
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part16
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part17
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part18
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part19
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part2
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part20
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part21
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part22
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part23
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part24
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part25
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part26
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part27
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part28
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part29
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part3
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part30
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part31
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part4
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part5
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part6
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part7
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part8
Scal
cr_prefix_regs
w_load_recsat_ia_wdata_part9
Scal
cr_prefix_regs
w_load_regs_breakpoint_addr
Scal
cr_prefix_regs
w_load_regs_breakpoint_cont
Scal
cr_prefix_regs
w_load_regs_breakpoint_step
Scal
cr_prefix_regs
w_load_regs_error_control
Scal
cr_prefix_regs
w_load_regs_rec_debug_control
Scal
cr_prefix_regs
w_load_regs_rec_us_ctrl
Scal
cr_prefix_regs
w_load_regs_tlv_parse_action_0
Scal
cr_prefix_regs
w_load_regs_tlv_parse_action_1
Scal
cr_prefix_regs
w_load_spare_config
Scal
cr_rst_sync
dual_rank_rst_n
Scal
cr_rst_sync
sync_rst_n
Scal
cr_su
su_agg_cnt_stb
Scal
cr_su_core
axi_mstr_rd
Scal
cr_su_core
in_fifo_empty
Scal
cr_su_core
in_fifo_rd
Scal
cr_su_core
in_fifo_wr
Scal
cr_su_core
out_fifo_empty
Scal
cr_su_core
out_fifo_empty_mod
Scal
cr_su_core
out_fifo_wr
Scal
cr_su_regfile
locl_ack
Scal
cr_su_regfile
locl_err_ack
Scal
cr_su_regfile
locl_rd_strb
Scal
cr_su_regfile
locl_wr_strb
Scal
cr_su_regfile
rd_stb
Scal
cr_su_regfile
wr_stb
Scal
cr_su_regs
f32_data
All
cr_su_regs
w_load_dbg_config
Scal
cr_su_regs
w_load_spare_config
Scal
cr_tlvp
pt_ib_aempty
Scal
cr_tlvp
pt_ib_aempty
Scal
cr_tlvp
pt_ib_aempty
Scal
cr_tlvp
pt_ib_aempty
Scal
cr_tlvp
pt_ib_empty
Scal
cr_tlvp
pt_ib_empty
Scal
cr_tlvp
pt_ib_empty
Scal
cr_tlvp
pt_ib_empty
Scal
cr_tlvp
pt_ob_rd
Scal
cr_tlvp
pt_ob_rd
Scal
cr_tlvp
pt_ob_rd
Scal
cr_tlvp
pt_ob_rd
Scal
cr_tlvp2
pt_ib_aempty
Scal
cr_tlvp2
pt_ib_empty
Scal
cr_tlvp2
pt_ob_rd
Scal
cr_tlvp2
tlvp_dsm_bimc_odat
Scal
cr_tlvp2
tlvp_dsm_bimc_osync
Scal
cr_tlvp2_dsm
pt_ib_afull
Scal
cr_tlvp2_dsm
pt_ib_full
Scal
cr_tlvp2_dsm
tlvp_id_out_valid
Scal
cr_tlvp2_dsm
tlvp_pt_ib_wen
Scal
cr_tlvp2_dsm
tlvp_usr_ib_wen
Scal
cr_tlvp2_dsm
usr_ib_afull
Scal
cr_tlvp2_dsm
usr_ib_bimc_odat
Scal
cr_tlvp2_dsm
usr_ib_bimc_osync
Scal
cr_tlvp2_dsm
usr_ib_full
Scal
cr_tlvp2_rsm
tlvp_ob_afull
Scal
cr_tlvp2_rsm
tlvp_ob_full
Scal
cr_tlvp2_rsm
tlvp_rsm_ob_wen
Scal
cr_tlvp2_rsm
tlvp_rsm_usr_ob_ren
Scal
cr_tlvp2_rsm
usr_ob_aempty
Scal
cr_tlvp2_rsm
usr_ob_bimc_odat
Scal
cr_tlvp2_rsm
usr_ob_bimc_osync
Scal
cr_tlvp2_rsm
usr_ob_empty
Scal
cr_tlvp2_top
axi4s_slv_aempty
Scal
cr_tlvp2_top
axi4s_slv_empty
Scal
cr_tlvp2_top
tlvp_ib_rd
Scal
cr_tlvp2_top
tlvp_ob_aempty
Scal
cr_tlvp2_top
tlvp_ob_empty
Scal
cr_tlvp2_top
tlvp_ob_rd
Scal
cr_tlvp_axi_in_axi_out_top
axi4s_slv_aempty
Scal
cr_tlvp_axi_in_axi_out_top
axi4s_slv_empty
Scal
cr_tlvp_axi_in_axi_out_top
tlvp_ib_rd
Scal
cr_tlvp_axi_in_axi_out_top
tlvp_ob_aempty
Scal
cr_tlvp_axi_in_axi_out_top
tlvp_ob_empty
Scal
cr_tlvp_axi_in_axi_out_top
tlvp_ob_rd
Scal
cr_tlvp_axi_in_top
axi4s_slv_aempty
Scal
cr_tlvp_axi_in_top
axi4s_slv_empty
Scal
cr_tlvp_axi_in_top
tlvp_ib_rd
Scal
cr_tlvp_axi_out_top
tlvp_ob_aempty
Scal
cr_tlvp_axi_out_top
tlvp_ob_empty
Scal
cr_tlvp_axi_out_top
tlvp_ob_rd
Scal
cr_tlvp_dsm
pt_ib_afull
Scal
cr_tlvp_dsm
pt_ib_afull
Scal
cr_tlvp_dsm
pt_ib_afull
Scal
cr_tlvp_dsm
pt_ib_full
Scal
cr_tlvp_dsm
pt_ib_full
Scal
cr_tlvp_dsm
pt_ib_full
Scal
cr_tlvp_dsm
tlvp_id_out_valid
Scal
cr_tlvp_dsm
tlvp_id_out_valid
Scal
cr_tlvp_dsm
tlvp_id_out_valid
Scal
cr_tlvp_dsm
tlvp_pt_ib_wen
Scal
cr_tlvp_dsm
tlvp_pt_ib_wen
Scal
cr_tlvp_dsm
tlvp_pt_ib_wen
Scal
cr_tlvp_dsm
tlvp_usr_ib_wen
Scal
cr_tlvp_dsm
tlvp_usr_ib_wen
Scal
cr_tlvp_dsm
tlvp_usr_ib_wen
Scal
cr_tlvp_dsm
usr_ib_afull
Scal
cr_tlvp_dsm
usr_ib_afull
Scal
cr_tlvp_dsm
usr_ib_afull
Scal
cr_tlvp_dsm
usr_ib_full
Scal
cr_tlvp_dsm
usr_ib_full
Scal
cr_tlvp_dsm
usr_ib_full
Scal
cr_tlvp_rsm
tlvp_ob_afull
Scal
cr_tlvp_rsm
tlvp_ob_afull
Scal
cr_tlvp_rsm
tlvp_ob_afull
Scal
cr_tlvp_rsm
tlvp_ob_afull
Scal
cr_tlvp_rsm
tlvp_ob_full
Scal
cr_tlvp_rsm
tlvp_ob_full
Scal
cr_tlvp_rsm
tlvp_ob_full
Scal
cr_tlvp_rsm
tlvp_ob_full
Scal
cr_tlvp_rsm
tlvp_rsm_ob_wen
Scal
cr_tlvp_rsm
tlvp_rsm_ob_wen
Scal
cr_tlvp_rsm
tlvp_rsm_ob_wen
Scal
cr_tlvp_rsm
tlvp_rsm_ob_wen
Scal
cr_tlvp_rsm
tlvp_rsm_usr_ob_ren
Scal
cr_tlvp_rsm
tlvp_rsm_usr_ob_ren
Scal
cr_tlvp_rsm
tlvp_rsm_usr_ob_ren
Scal
cr_tlvp_rsm
tlvp_rsm_usr_ob_ren
Scal
cr_tlvp_rsm
usr_ob_aempty
Scal
cr_tlvp_rsm
usr_ob_aempty
Scal
cr_tlvp_rsm
usr_ob_aempty
Scal
cr_tlvp_rsm
usr_ob_aempty
Scal
cr_tlvp_rsm
usr_ob_empty
Scal
cr_tlvp_rsm
usr_ob_empty
Scal
cr_tlvp_rsm
usr_ob_empty
Scal
cr_tlvp_rsm
usr_ob_empty
Scal
cr_tlvp_top
axi4s_slv_aempty
Scal
cr_tlvp_top
axi4s_slv_aempty
Scal
cr_tlvp_top
axi4s_slv_empty
Scal
cr_tlvp_top
axi4s_slv_empty
Scal
cr_tlvp_top
tlvp_ib_rd
Scal
cr_tlvp_top
tlvp_ib_rd
Scal
cr_tlvp_top
tlvp_ob_aempty
Scal
cr_tlvp_top
tlvp_ob_aempty
Scal
cr_tlvp_top
tlvp_ob_empty
Scal
cr_tlvp_top
tlvp_ob_empty
Scal
cr_tlvp_top
tlvp_ob_rd
Scal
cr_tlvp_top
tlvp_ob_rd
Scal
cr_xp10_decomp
bimc_core_idat
Scal
cr_xp10_decomp
bimc_core_isync
Scal
cr_xp10_decomp
bimc_core_odat
Scal
cr_xp10_decomp
bimc_core_osync
Scal
cr_xp10_decomp
bimc_ecc_error
Scal
cr_xp10_decomp
bimc_interrupt
Scal
cr_xp10_decomp
bimc_regfile_idat
Scal
cr_xp10_decomp
bimc_regfile_isync
Scal
cr_xp10_decomp
bimc_regfile_odat
Scal
cr_xp10_decomp
bimc_regfile_osync
Scal
cr_xp10_decomp
bimc_rst_n
Scal
cr_xp10_decomp
fe_tlvp_error
Scal
cr_xp10_decomp
htf_bl_im_ready
Scal
cr_xp10_decomp
htf_bl_im_valid
Scal
cr_xp10_decomp
ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp
rst_sync_n
Scal
cr_xp10_decomp
sw_IGNORE_CRC_CONFIG
Scal
cr_xp10_decomp
sw_LZ_BYPASS_CONFIG
Scal
cr_xp10_decomp
xpd_im_ready
Scal
cr_xp10_decomp
xpd_im_valid
Scal
cr_xp10_decomp_be
lz_data_afull
Scal
cr_xp10_decomp_be
lz_data_full
Scal
cr_xp10_decomp_be
lz_data_wr
Scal
cr_xp10_decomp_be
pt_ob_aempty
Scal
cr_xp10_decomp_be
pt_ob_empty
Scal
cr_xp10_decomp_be
pt_ob_rd
Scal
cr_xp10_decomp_be_fifos
crc_error
Scal
cr_xp10_decomp_be_fifos
lz_crc_rd
Scal
cr_xp10_decomp_be_fifos
lz_fifo_empty
Scal
cr_xp10_decomp_be_fifos
lz_fifo_full
Scal
cr_xp10_decomp_be_fifos
lz_fifo_rd
Scal
cr_xp10_decomp_be_fifos
lz_fifo_wr
Scal
cr_xp10_decomp_be_fifos
pt_ob_wr
Scal
cr_xp10_decomp_be_fifos
size_error
Scal
cr_xp10_decomp_be_fifos
usr_ftr_empty
Scal
cr_xp10_decomp_be_fifos
usr_ftr_rd
Scal
cr_xp10_decomp_be_fifos
usr_ftr_wr
Scal
cr_xp10_decomp_be_fifos
usr_hdr_empty
Scal
cr_xp10_decomp_be_fifos
usr_hdr_rd
Scal
cr_xp10_decomp_be_frm_chk
crc_sof
Scal
cr_xp10_decomp_be_frm_chk
fifo_empty
Scal
cr_xp10_decomp_be_frm_chk
fifo_rd
Scal
cr_xp10_decomp_be_tlvp
axi4s_in_aempty
Scal
cr_xp10_decomp_be_tlvp
axi4s_in_empty
Scal
cr_xp10_decomp_be_tlvp
axi4s_mstr_rd
Scal
cr_xp10_decomp_core
fe_lfa_ro_uncorrectable_ecc_error_a
Scal
cr_xp10_decomp_core
fe_lfa_ro_uncorrectable_ecc_error_b
Scal
cr_xp10_decomp_core
hdr_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_core
hufd_stat_events
11111110001111111111111111111111111111111111111111111111
cr_xp10_decomp_core
lz77_hb_ro_uncorrectable_ecc_error_a
Scal
cr_xp10_decomp_core
lz77_hb_ro_uncorrectable_ecc_error_b
Scal
cr_xp10_decomp_core
lz77_pfx0_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_core
lz77_pfx1_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_core
lz77_pfx2_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_core
no_stub®_lz_mtf_dp_ready
Scal
cr_xp10_decomp_core
no_stub®_mtf_lz_dp_valid
Scal
cr_xp10_decomp_core
no_stub®be_fhp_dp_ready
Scal
cr_xp10_decomp_core
no_stub®be_lz_dp_ready
Scal
cr_xp10_decomp_core
no_stub®bhp_htf_hdr_dp_valid
Scal
cr_xp10_decomp_core
no_stub®bhp_htf_hdrinfo_valid
Scal
cr_xp10_decomp_core
no_stub®bhp_htf_status_ready
Scal
cr_xp10_decomp_core
no_stub®bhp_mtf_hdr_valid
Scal
cr_xp10_decomp_core
no_stub®bimc_fe_idat
Scal
cr_xp10_decomp_core
no_stub®bimc_fe_isync
Scal
cr_xp10_decomp_core
no_stub®bimc_fe_odat
Scal
cr_xp10_decomp_core
no_stub®bimc_fe_osync
Scal
cr_xp10_decomp_core
no_stub®bimc_hufd_idat
Scal
cr_xp10_decomp_core
no_stub®bimc_hufd_isync
Scal
cr_xp10_decomp_core
no_stub®bimc_hufd_odat
Scal
cr_xp10_decomp_core
no_stub®bimc_hufd_osync
Scal
cr_xp10_decomp_core
no_stub®bimc_lz77_idat
Scal
cr_xp10_decomp_core
no_stub®bimc_lz77_isync
Scal
cr_xp10_decomp_core
no_stub®bimc_lz77_odat
Scal
cr_xp10_decomp_core
no_stub®bimc_lz77_osync
Scal
cr_xp10_decomp_core
no_stub®fhp_be_dp_valid
Scal
cr_xp10_decomp_core
no_stub®fhp_be_usr_valid
Scal
cr_xp10_decomp_core
no_stub®fhp_htf_bl_valid
Scal
cr_xp10_decomp_core
no_stub®fhp_lz_dbg_data_valid
Scal
cr_xp10_decomp_core
no_stub®fhp_lz_prefix_hdr_valid
Scal
cr_xp10_decomp_core
no_stub®fhp_lz_prefix_valid
Scal
cr_xp10_decomp_core
no_stub®htf_bhp_hdr_dp_ready
Scal
cr_xp10_decomp_core
no_stub®htf_bhp_hdrinfo_ready
Scal
cr_xp10_decomp_core
no_stub®htf_bhp_status_valid
Scal
cr_xp10_decomp_core
no_stub®htf_fhp_bl_ready
Scal
cr_xp10_decomp_core
no_stub®lfa_be_crc_valid
Scal
cr_xp10_decomp_core
no_stub®lfa_sdd_dp_valid
Scal
cr_xp10_decomp_core
no_stub®lz_be_dp_valid
Scal
cr_xp10_decomp_core
no_stub®lz_fhp_dbg_data_ready
Scal
cr_xp10_decomp_core
no_stub®lz_fhp_pre_prefix_ready
Scal
cr_xp10_decomp_core
no_stub®lz_fhp_prefix_hdr_ready
Scal
cr_xp10_decomp_core
no_stub®lz_fhp_usr_prefix_ready
Scal
cr_xp10_decomp_core
no_stub®lz_mtf_dp_ready
Scal
cr_xp10_decomp_core
no_stub®mtf_bhp_hdr_ready
Scal
cr_xp10_decomp_core
no_stub®mtf_lz_dp_valid
Scal
cr_xp10_decomp_core
no_stub®mtf_sdd_dp_ready
Scal
cr_xp10_decomp_core
no_stub®sdd_lfa_ack_valid
Scal
cr_xp10_decomp_core
no_stub®sdd_lfa_dp_ready
Scal
cr_xp10_decomp_core
no_stub®sdd_mtf_dp_valid
Scal
cr_xp10_decomp_core
predef_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_fe
bhp_lfa_dp_ready
Scal
cr_xp10_decomp_fe
bhp_lfa_htf_status_valid
Scal
cr_xp10_decomp_fe
bhp_lfa_status_valid
Scal
cr_xp10_decomp_fe
bhp_lfa_stbl_sent
Scal
cr_xp10_decomp_fe
fhp_lfa_clear_sof_fifo
Scal
cr_xp10_decomp_fe
fhp_lfa_dp_valid
Scal
cr_xp10_decomp_fe
fhp_lfa_sof_valid
Scal
cr_xp10_decomp_fe
fhp_tlvp_pt_empty
Scal
cr_xp10_decomp_fe
fhp_tlvp_pt_rd
Scal
cr_xp10_decomp_fe
fhp_tlvp_usr_empty
Scal
cr_xp10_decomp_fe
fhp_tlvp_usr_rd
Scal
cr_xp10_decomp_fe
lfa_bhp_dp_valid
Scal
cr_xp10_decomp_fe
lfa_bhp_sof_valid
Scal
cr_xp10_decomp_fe
lfa_fhp_dp_ready
Scal
cr_xp10_decomp_fe
lfa_fhp_sof_ready
Scal
cr_xp10_decomp_fe_bhp
bhp_fifo_empty
Scal
cr_xp10_decomp_fe_bhp
bhp_fifo_rd
Scal
cr_xp10_decomp_fe_bhp
bhp_fifo_wr
Scal
cr_xp10_decomp_fe_bhp
deflate_blast
Scal
cr_xp10_decomp_fe_bhp
deflate_data_eof
Scal
cr_xp10_decomp_fe_bhp
deflate_data_ready
Scal
cr_xp10_decomp_fe_bhp
deflate_data_sof
Scal
cr_xp10_decomp_fe_bhp
deflate_data_valid
Scal
cr_xp10_decomp_fe_bhp
deflate_frm_fmt
Scal
cr_xp10_decomp_fe_bhp
deflate_status_valid
Scal
cr_xp10_decomp_fe_bhp
hdrinfo_fifo_empty
Scal
cr_xp10_decomp_fe_bhp
hdrinfo_fifo_rd
Scal
cr_xp10_decomp_fe_bhp
hdrinfo_fifo_wr
Scal
cr_xp10_decomp_fe_bhp
htf_fifo_empty
Scal
cr_xp10_decomp_fe_bhp
htf_fifo_rd
Scal
cr_xp10_decomp_fe_bhp
htf_fifo_wr
Scal
cr_xp10_decomp_fe_bhp
xp9_sof
Scal
cr_xp10_decomp_fe_data_aligner
fifo_empty
Scal
cr_xp10_decomp_fe_data_aligner
fifo_rd
Scal
cr_xp10_decomp_fe_fhp
bl_fifo_empty
Scal
cr_xp10_decomp_fe_fhp
bl_fifo_rd
Scal
cr_xp10_decomp_fe_fhp
int_htf_bl_valid
Scal
cr_xp10_decomp_fe_fhp
pfx_phd_crc_sof
Scal
cr_xp10_decomp_fe_lfa
align_data_full
Scal
cr_xp10_decomp_fe_lfa
align_hdr_full
Scal
cr_xp10_decomp_fe_lfa
bhp_dp_valid
Scal
cr_xp10_decomp_fe_lfa
clear_sdd
Scal
cr_xp10_decomp_fe_lfa
data_align_pre_eof
Scal
cr_xp10_decomp_fe_lfa
eof_fifo_empty
Scal
cr_xp10_decomp_fe_lfa
eof_rd
Scal
cr_xp10_decomp_fe_lfa
hdr_clear
Scal
cr_xp10_decomp_fe_lfa
hdr_wr
Scal
cr_xp10_decomp_fe_lfa
lfa_avail
Scal
cr_xp10_decomp_fe_lfa
lfa_empty
Scal
cr_xp10_decomp_fe_lfa
lfa_rd
Scal
cr_xp10_decomp_fe_lfa
lfa_rd_ack
Scal
cr_xp10_decomp_fe_lfa
lfa_rd_avail
Scal
cr_xp10_decomp_fe_lfa
lfa_wr
Scal
cr_xp10_decomp_fe_lfa
sdd_fifo_clear
Scal
cr_xp10_decomp_fe_lfa
sdd_fifo_empty
Scal
cr_xp10_decomp_fe_lfa
sdd_fifo_rd
Scal
cr_xp10_decomp_fe_lfa
sdd_fifo_wr
Scal
cr_xp10_decomp_fe_lfa
sof_fifo_empty
Scal
cr_xp10_decomp_fe_lfa
sof_fifo_rd
Scal
cr_xp10_decomp_fe_lfa
sof_fifo_wr
Scal
cr_xp10_decomp_fe_lfa
tmp_sdd_valid
Scal
cr_xp10_decomp_fe_lfa_fifo
rd_val
Scal
cr_xp10_decomp_fe_tlvp
axi4s_slv_aempty
Scal
cr_xp10_decomp_fe_tlvp
axi4s_slv_empty
Scal
cr_xp10_decomp_fe_tlvp
tlvp_ib_rd
Scal
cr_xp10_decomp_htf
blt_hist_busy
Scal
cr_xp10_decomp_htf
blt_hist_complete_error
Scal
cr_xp10_decomp_htf
blt_hist_complete_min_mtf_len
Scal
cr_xp10_decomp_htf
blt_hist_complete_min_ptr_len
Scal
cr_xp10_decomp_htf
blt_hist_complete_valid
Scal
cr_xp10_decomp_htf
blt_hist_start_valid
Scal
cr_xp10_decomp_htf
chain_bimc_dat
Scal
cr_xp10_decomp_htf
chain_bimc_sync
Scal
cr_xp10_decomp_htf
hdr_bits_err
Scal
cr_xp10_decomp_htf
hdr_bits_last
Scal
cr_xp10_decomp_htf
hdr_clear
Scal
cr_xp10_decomp_htf
predef_bl_done
Scal
cr_xp10_decomp_htf
predef_bl_req_ll
Scal
cr_xp10_decomp_htf
predef_bl_req_ready
Scal
cr_xp10_decomp_htf
predef_bl_req_valid
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_dp_ready
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_dp_valid
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_fifo_clear
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_fifo_empty
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_fifo_full
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_fifo_ren
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_fifo_wen
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_unpacker_dst_last
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_unpacker_src_last
Scal
cr_xp10_decomp_htf_hdr_fifo
hdr_unpacker_src_ready
Scal
cr_xp10_decomp_htf_hdr_fifo
ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_htf_predef_buf
bl_ready
Scal
cr_xp10_decomp_htf_predef_buf
bl_valid
Scal
cr_xp10_decomp_htf_predef_buf
buf_prefetch_empty
Scal
cr_xp10_decomp_htf_predef_buf
buf_prefetch_ren
Scal
cr_xp10_decomp_htf_predef_buf
predef_bl_rsp_ready
Scal
cr_xp10_decomp_htf_predef_buf
prefetch_clear
Scal
cr_xp10_decomp_htf_predef_buf
ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_htf_small_tables
bct_complete
Scal
cr_xp10_decomp_htf_small_tables
bct_error
Scal
cr_xp10_decomp_htf_small_tables
bct_last
Scal
cr_xp10_decomp_htf_small_tables
bct_wen
Scal
cr_xp10_decomp_htf_small_tables
svt_last
Scal
cr_xp10_decomp_htf_symtab_dec
bl_fifo_empty
Scal
cr_xp10_decomp_htf_symtab_dec
bl_fifo_wen
Scal
cr_xp10_decomp_htf_symtab_dec
bl_unpacker_dst_last
Scal
cr_xp10_decomp_htf_symtab_dec
bl_unpacker_src_last
Scal
cr_xp10_decomp_htf_symtab_dec
bl_unpacker_src_ready
Scal
cr_xp10_decomp_htf_symtab_dec
c_small_blt_hist_complete_valid
Scal
cr_xp10_decomp_htf_symtab_dec
c_small_blt_hist_start_valid
Scal
cr_xp10_decomp_htf_symtab_dec
hdrinfo_ready
Scal
cr_xp10_decomp_htf_symtab_dec
hdrinfo_valid
Scal
cr_xp10_decomp_htf_symtab_dec
im_ready
Scal
cr_xp10_decomp_htf_symtab_dec
im_valid
Scal
cr_xp10_decomp_htf_symtab_dec
retro_blt_hist_complete_valid
Scal
cr_xp10_decomp_htf_symtab_dec
retro_go
Scal
cr_xp10_decomp_htf_symtab_dec
retro_status_valid
Scal
cr_xp10_decomp_htf_symtab_dec
small_blt_hist_complete_deflate
Scal
cr_xp10_decomp_htf_symtab_dec
small_tables_done
Scal
cr_xp10_decomp_htf_symtab_dec
small_tables_error
Scal
cr_xp10_decomp_htf_symtab_dec
status_ready
Scal
cr_xp10_decomp_htf_symtab_dec
status_valid
Scal
cr_xp10_decomp_htf_table_writer
bct_sat_error
Scal
cr_xp10_decomp_htf_table_writer
bct_sat_last
Scal
cr_xp10_decomp_htf_table_writer
c_htf_sdd_bct_sat_wen
Scal
cr_xp10_decomp_htf_table_writer
c_htf_sdd_bct_valid
Scal
cr_xp10_decomp_htf_table_writer
hist_complete
Scal
cr_xp10_decomp_htf_table_writer
ll_pointer_complete
Scal
cr_xp10_decomp_htf_table_writer
ll_pointer_wen
Scal
cr_xp10_decomp_htf_table_writer
ll_slt_last
Scal
cr_xp10_decomp_htf_table_writer
slt_abort
Scal
cr_xp10_decomp_htf_table_writer
ss_pointer_complete
Scal
cr_xp10_decomp_htf_table_writer
ss_pointer_wen
Scal
cr_xp10_decomp_htf_table_writer
ss_slt_last
Scal
cr_xp10_decomp_hufd
htf_sdd_bct_sat_type
Scal
cr_xp10_decomp_hufd
htf_sdd_bct_sat_wen
Scal
cr_xp10_decomp_hufd
htf_sdd_bct_valid
Scal
cr_xp10_decomp_hufd
htf_sdd_complete_error
Scal
cr_xp10_decomp_hufd
htf_sdd_complete_min_mtf_len
Scal
cr_xp10_decomp_hufd
htf_sdd_complete_min_ptr_len
Scal
cr_xp10_decomp_hufd
htf_sdd_complete_valid
Scal
cr_xp10_decomp_hufd
sdd_htf_busy
Scal
cr_xp10_decomp_lz77
ag_ep_hb_wr
Scal
cr_xp10_decomp_lz77
ag_ep_head_moved
Scal
cr_xp10_decomp_lz77
ag_hb_eof
Scal
cr_xp10_decomp_lz77
ag_hb_rd
Scal
cr_xp10_decomp_lz77
ag_hb_wr
Scal
cr_xp10_decomp_lz77
ag_pl_eof
Scal
cr_xp10_decomp_lz77
bm_do_even_valid
Scal
cr_xp10_decomp_lz77
bm_do_odd_valid
Scal
cr_xp10_decomp_lz77
bm_ep_copy_done
Scal
cr_xp10_decomp_lz77
bm_ep_pause
Scal
cr_xp10_decomp_lz77
do_ag_hb_wr
Scal
cr_xp10_decomp_lz77
do_bm_pause
Scal
cr_xp10_decomp_lz77
ep_ag_eof
Scal
cr_xp10_decomp_lz77
ep_ag_hb_1st_rd
Scal
cr_xp10_decomp_lz77
ep_ag_hb_rd
Scal
cr_xp10_decomp_lz77
ep_bm_copy_valid
Scal
cr_xp10_decomp_lz77
ep_bm_eob
Scal
cr_xp10_decomp_lz77
ep_bm_eof
Scal
cr_xp10_decomp_lz77
ep_bm_lit_valid
Scal
cr_xp10_decomp_lz77
ep_bm_lwrd_valid
Scal
cr_xp10_decomp_lz77
ep_bm_ptr_valid
Scal
cr_xp10_decomp_lz77
ep_if_entry_done
Scal
cr_xp10_decomp_lz77
ep_if_load_trace_bit
Scal
cr_xp10_decomp_lz77
ep_if_trace_bit
Scal
cr_xp10_decomp_lz77
if_ep_sym_valid
Scal
cr_xp10_decomp_lz77
lz_dp_valid
Scal
cr_xp10_decomp_lz77
pl_ag_load_tail
Scal
cr_xp10_decomp_lz77
pl_ep_prefix_load
Scal
cr_xp10_decomp_lz77
pl_ep_trace_bit
Scal
cr_xp10_decomp_lz77
pl_hb_pfx0_in_use
Scal
cr_xp10_decomp_lz77
pl_hb_pfx0_pld_wr
Scal
cr_xp10_decomp_lz77
pl_hb_pfx1_in_use
Scal
cr_xp10_decomp_lz77
pl_hb_pfx1_pld_wr
Scal
cr_xp10_decomp_lz77
pl_hb_pfx2_in_use
Scal
cr_xp10_decomp_lz77
pl_hb_pfx2_pld_wr
Scal
cr_xp10_decomp_lz77
pl_hb_usr_wr
Scal
cr_xp10_decomp_lz77
xp10_decomp_lz77d_stat_events
111100011111111111111
cr_xp10_decomp_lz77_do
even_empty
Scal
cr_xp10_decomp_lz77_do
even_rd
Scal
cr_xp10_decomp_lz77_do
even_wr
Scal
cr_xp10_decomp_lz77_do
hb_empty
Scal
cr_xp10_decomp_lz77_do
hb_rd
Scal
cr_xp10_decomp_lz77_do
hb_wr
Scal
cr_xp10_decomp_lz77_do
odd_empty
Scal
cr_xp10_decomp_lz77_do
odd_rd
Scal
cr_xp10_decomp_lz77_do
odd_wr
Scal
cr_xp10_decomp_lz77_hb
bimc_hb_odat
Scal
cr_xp10_decomp_lz77_hb
bimc_hb_osync
Scal
cr_xp10_decomp_lz77_hb
bimc_pfx0_odat
Scal
cr_xp10_decomp_lz77_hb
bimc_pfx0_osync
Scal
cr_xp10_decomp_lz77_hb
bimc_pfx1_odat
Scal
cr_xp10_decomp_lz77_hb
bimc_pfx1_osync
Scal
cr_xp10_decomp_lz77_hb
hb_rd
Scal
cr_xp10_decomp_lz77_hb
hb_wr
Scal
cr_xp10_decomp_lz77_hb
pfx0_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_lz77_hb
pfx1_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_lz77_hb
pfx2_ro_uncorrectable_ecc_error
Scal
cr_xp10_decomp_lz77_if
if_empty
Scal
cr_xp10_decomp_lz77_if
if_rd
Scal
cr_xp10_decomp_lz77_if
if_wr
Scal
cr_xp10_decomp_lz77_pl
data_empty
Scal
cr_xp10_decomp_lz77_pl
data_rd
Scal
cr_xp10_decomp_lz77_pl
data_wr
Scal
cr_xp10_decomp_lz77_pl
hdr_empty
Scal
cr_xp10_decomp_lz77_pl
hdr_rd
Scal
cr_xp10_decomp_lz77_pl
hdr_wr
Scal
cr_xp10_decomp_lz77_pl
hold_empty
Scal
cr_xp10_decomp_lz77_pl
hold_rd
Scal
cr_xp10_decomp_lz77_pl
hold_wr
Scal
cr_xp10_decomp_mtf
header_ready
Scal
cr_xp10_decomp_mtf
header_valid
Scal
cr_xp10_decomp_mtf
pipe_src_ready
Scal
cr_xp10_decomp_mtf
pipe_src_valid
Scal
cr_xp10_decomp_regfile
bimc_htf_bl_im_idat
Scal
cr_xp10_decomp_regfile
bimc_htf_bl_im_isync
Scal
cr_xp10_decomp_regfile
bimc_htf_bl_im_odat
Scal
cr_xp10_decomp_regfile
bimc_htf_bl_im_osync
Scal
cr_xp10_decomp_regfile
bimc_lz77d_im_idat
Scal
cr_xp10_decomp_regfile
bimc_lz77d_im_isync
Scal
cr_xp10_decomp_regfile
bimc_lz77d_im_odat
Scal
cr_xp10_decomp_regfile
bimc_lz77d_im_osync
Scal
cr_xp10_decomp_regfile
bimc_master_idat
Scal
cr_xp10_decomp_regfile
bimc_master_isync
Scal
cr_xp10_decomp_regfile
bimc_master_odat
Scal
cr_xp10_decomp_regfile
bimc_master_osync
Scal
cr_xp10_decomp_regfile
bimc_xpd_im_idat
Scal
cr_xp10_decomp_regfile
bimc_xpd_im_isync
Scal
cr_xp10_decomp_regfile
bimc_xpd_im_odat
Scal
cr_xp10_decomp_regfile
bimc_xpd_im_osync
Scal
cr_xp10_decomp_regfile
im_rdy_lz77d
Scal
cr_xp10_decomp_regfile
im_vld_lz77d
Scal
cr_xp10_decomp_regfile
locl_ack
Scal
cr_xp10_decomp_regfile
locl_err_ack
Scal
cr_xp10_decomp_regfile
locl_rd_strb
Scal
cr_xp10_decomp_regfile
locl_wr_strb
Scal
cr_xp10_decomp_regfile
rd_stb
Scal
cr_xp10_decomp_regfile
wr_stb
Scal
cr_xp10_decomp_regs
f32_data
All
cr_xp10_decomp_regs
w_load_bimc_cmd0
Scal
cr_xp10_decomp_regs
w_load_bimc_cmd1
Scal
cr_xp10_decomp_regs
w_load_bimc_cmd2
Scal
cr_xp10_decomp_regs
w_load_bimc_dbgcmd2
Scal
cr_xp10_decomp_regs
w_load_bimc_ecc_correctable_error_cnt
Scal
cr_xp10_decomp_regs
w_load_bimc_ecc_uncorrectable_error_cnt
Scal
cr_xp10_decomp_regs
w_load_bimc_eccpar_debug
Scal
cr_xp10_decomp_regs
w_load_bimc_global_config
Scal
cr_xp10_decomp_regs
w_load_bimc_monitor_mask
Scal
cr_xp10_decomp_regs
w_load_bimc_parity_error_cnt
Scal
cr_xp10_decomp_regs
w_load_bimc_pollrsp2
Scal
cr_xp10_decomp_regs
w_load_bimc_rxcmd2
Scal
cr_xp10_decomp_regs
w_load_bimc_rxrsp2
Scal
cr_xp10_decomp_regs
w_load_decomp_dp_tlv_parse_action_0
Scal
cr_xp10_decomp_regs
w_load_decomp_dp_tlv_parse_action_1
Scal
cr_xp10_decomp_regs
w_load_htf_bl_out_ia_config
Scal
cr_xp10_decomp_regs
w_load_htf_bl_out_ia_wdata_part0
Scal
cr_xp10_decomp_regs
w_load_htf_bl_out_ia_wdata_part1
Scal
cr_xp10_decomp_regs
w_load_htf_bl_out_ia_wdata_part2
Scal
cr_xp10_decomp_regs
w_load_htf_bl_out_im_config
Scal
cr_xp10_decomp_regs
w_load_htf_bl_out_im_read_done
Scal
cr_xp10_decomp_regs
w_load_ignore_crc_config
Scal
cr_xp10_decomp_regs
w_load_lz77d_out_ia_config
Scal
cr_xp10_decomp_regs
w_load_lz77d_out_ia_wdata_part0
Scal
cr_xp10_decomp_regs
w_load_lz77d_out_ia_wdata_part1
Scal
cr_xp10_decomp_regs
w_load_lz77d_out_ia_wdata_part2
Scal
cr_xp10_decomp_regs
w_load_lz77d_out_im_config
Scal
cr_xp10_decomp_regs
w_load_lz77d_out_im_read_done
Scal
cr_xp10_decomp_regs
w_load_lz_bypass_config
Scal
cr_xp10_decomp_regs
w_load_lz_decomp_olimit
Scal
cr_xp10_decomp_regs
w_load_spare_config
Scal
cr_xp10_decomp_regs
w_load_xpd_out_ia_config
Scal
cr_xp10_decomp_regs
w_load_xpd_out_ia_wdata_part0
Scal
cr_xp10_decomp_regs
w_load_xpd_out_ia_wdata_part1
Scal
cr_xp10_decomp_regs
w_load_xpd_out_ia_wdata_part2
Scal
cr_xp10_decomp_regs
w_load_xpd_out_im_config
Scal
cr_xp10_decomp_regs
w_load_xpd_out_im_read_done
Scal
cr_xp10_decomp_sdd
decoder_eob_credit_used
Scal
cr_xp10_decomp_sdd
decoder_sob_credit_avail
Scal
cr_xp10_decomp_sdd
decoder_sob_credit_used
Scal
cr_xp10_decomp_sdd
lanes_wf_ready
Scal
cr_xp10_decomp_sdd
ld_ss_valid
Scal
cr_xp10_decomp_sdd
sched_info_ren
Scal
cr_xp10_decomp_sdd
sp_ss_ready
Scal
cr_xp10_decomp_sdd
ss_ld_ready
Scal
cr_xp10_decomp_sdd
ss_sp_valid
Scal
cr_xp10_decomp_sdd
wf_lanes_eob
Scal
cr_xp10_decomp_sdd
wf_lanes_eof
Scal
cr_xp10_decomp_sdd
wf_lanes_last_frame
Scal
cr_xp10_decomp_sdd
wf_lanes_sob
Scal
cr_xp10_decomp_sdd
wf_lanes_trace_bit
Scal
cr_xp10_decomp_sdd
wf_lanes_valid
Scal
cr_xp10_decomp_sdd_dec_tables
bank_wptr
Scal
cr_xp10_decomp_sdd_dec_tables
decoder_credit_empty
Scal
cr_xp10_decomp_sdd_dec_tables
htf_credit_full
Scal
cr_xp10_decomp_sdd_dec_tables
sched_info_full
Scal
cr_xp10_decomp_sdd_sp
eof_fifo_full
Scal
cr_xp10_decomp_sdd_sp
eof_fifo_ren
Scal
cr_xp10_decomp_sdd_sp
eof_fifo_wen
Scal
cr_xp10_decomp_sdd_sp
outreg_ready
Scal
cr_xp10_decomp_sdd_sp
outreg_valid
Scal
cr_xp10_decomp_sdd_sp
packer_src_ready
Scal
cr_xp10_decomp_sdd_ss
pipe_dst_ready
Scal
cr_xp10_decomp_sdd_ss
pipe_dst_valid
Scal
cr_xp10_decomp_sdd_ss
pipe_src_ready
Scal
cr_xp10_decomp_sdd_ss
pipe_src_valid
Scal
cr_xp10_decomp_sdd_wf
dp_ready
Scal
cr_xp10_decomp_sdd_wf
dp_valid
Scal
cr_xp10_decomp_sdd_wf
unpacker_dst_items_consume
Scal
cr_xp10_decomp_sdd_wf
unpacker_dst_last
Scal
cr_xp10_decomp_sdd_wf
unpacker_src_last
Scal
cr_xp10_decomp_sdd_wf
unpacker_src_ready
Scal
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®rptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo
depth_n®wptr
All
nx_fifo_1r1w_indirect_access_debug
hw_cs
Scal
nx_fifo_1r1w_indirect_access_debug
hw_cs
Scal
nx_fifo_1r1w_indirect_access_debug
hw_cs
Scal
nx_fifo_1r1w_indirect_access_debug
hw_din
All
nx_fifo_1r1w_indirect_access_debug
hw_din
All
nx_fifo_1r1w_indirect_access_debug
hw_din
All
nx_fifo_1r1w_indirect_access_debug
hw_dout
All
nx_fifo_1r1w_indirect_access_debug
hw_dout
All
nx_fifo_1r1w_indirect_access_debug
hw_dout
All
nx_fifo_1r1w_indirect_access_debug
hw_raddr
All
nx_fifo_1r1w_indirect_access_debug
hw_raddr
All
nx_fifo_1r1w_indirect_access_debug
hw_raddr
All
nx_fifo_1r1w_indirect_access_debug
hw_re
Scal
nx_fifo_1r1w_indirect_access_debug
hw_re
Scal
nx_fifo_1r1w_indirect_access_debug
hw_re
Scal
nx_fifo_1r1w_indirect_access_debug
hw_waddr
All
nx_fifo_1r1w_indirect_access_debug
hw_waddr
All
nx_fifo_1r1w_indirect_access_debug
hw_waddr
All
nx_fifo_1r1w_indirect_access_debug
hw_we
Scal
nx_fifo_1r1w_indirect_access_debug
hw_we
Scal
nx_fifo_1r1w_indirect_access_debug
hw_we
Scal
nx_fifo_1r1w_indirect_access_debug
hw_yield
Scal
nx_fifo_1r1w_indirect_access_debug
hw_yield
Scal
nx_fifo_1r1w_indirect_access_debug
hw_yield
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
enable
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
enable
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
enable
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
reb
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
reb
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
reb
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
sw_cs
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
sw_cs
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
sw_cs
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
sw_we
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
sw_we
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
sw_we
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
web
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
web
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
web
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
yield
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
yield
Scal
nx_fifo_1r1w_indirect_access_debug_cntrl
yield
Scal
nx_fifo_ram_1r1w
mem_ren
Scal
nx_fifo_ram_1r1w
mem_ren
Scal
nx_fifo_ram_1r1w
mem_ren
Scal
nx_fifo_ram_1r1w
mem_ren
Scal
nx_fifo_ram_1r1w
mem_ren
Scal
nx_fifo_ram_1r1w
mem_wen
Scal
nx_fifo_ram_1r1w
mem_wen
Scal
nx_fifo_ram_1r1w
mem_wen
Scal
nx_fifo_ram_1r1w
mem_wen
Scal
nx_fifo_ram_1r1w
mem_wen
Scal
nx_interface_monitor
cs
Scal
nx_interface_monitor
cs
Scal
nx_interface_monitor
cs
Scal
nx_interface_monitor
cs
Scal
nx_interface_monitor
cs
Scal
nx_interface_monitor
cs
Scal
nx_interface_monitor
cs
Scal
nx_interface_monitor
enable
Scal
nx_interface_monitor
enable
Scal
nx_interface_monitor
enable
Scal
nx_interface_monitor
enable
Scal
nx_interface_monitor
enable
Scal
nx_interface_monitor
enable
Scal
nx_interface_monitor
enable
Scal
nx_interface_monitor
im_din_empty
Scal
nx_interface_monitor
im_din_empty
Scal
nx_interface_monitor
im_din_empty
Scal
nx_interface_monitor
im_din_empty
Scal
nx_interface_monitor
im_din_empty
Scal
nx_interface_monitor
im_din_empty
Scal
nx_interface_monitor
im_din_empty
Scal
nx_interface_monitor
im_din_full
Scal
nx_interface_monitor
im_din_full
Scal
nx_interface_monitor
im_din_full
Scal
nx_interface_monitor
im_din_full
Scal
nx_interface_monitor
im_din_full
Scal
nx_interface_monitor
im_din_full
Scal
nx_interface_monitor
im_din_full
Scal
nx_interface_monitor
im_din_rd
Scal
nx_interface_monitor
im_din_rd
Scal
nx_interface_monitor
im_din_rd
Scal
nx_interface_monitor
im_din_rd
Scal
nx_interface_monitor
im_din_rd
Scal
nx_interface_monitor
im_din_rd
Scal
nx_interface_monitor
im_din_rd
Scal
nx_interface_monitor
im_vld_if
Scal
nx_interface_monitor
im_vld_if
Scal
nx_interface_monitor
im_vld_if
Scal
nx_interface_monitor
im_vld_if
Scal
nx_interface_monitor
im_vld_if
Scal
nx_interface_monitor
im_vld_if
Scal
nx_interface_monitor
im_vld_if
Scal
nx_interface_monitor
sw_cs
Scal
nx_interface_monitor
sw_cs
Scal
nx_interface_monitor
sw_cs
Scal
nx_interface_monitor
sw_cs
Scal
nx_interface_monitor
sw_cs
Scal
nx_interface_monitor
sw_cs
Scal
nx_interface_monitor
sw_cs
Scal
nx_interface_monitor
sw_init
Scal
nx_interface_monitor
sw_init
Scal
nx_interface_monitor
sw_init
Scal
nx_interface_monitor
sw_init
Scal
nx_interface_monitor
sw_init
Scal
nx_interface_monitor
sw_init
Scal
nx_interface_monitor
sw_init
Scal
nx_interface_monitor
sw_we
Scal
nx_interface_monitor
sw_we
Scal
nx_interface_monitor
sw_we
Scal
nx_interface_monitor
sw_we
Scal
nx_interface_monitor
sw_we
Scal
nx_interface_monitor
sw_we
Scal
nx_interface_monitor
sw_we
Scal
nx_interface_monitor
we
Scal
nx_interface_monitor
we
Scal
nx_interface_monitor
we
Scal
nx_interface_monitor
we
Scal
nx_interface_monitor
we
Scal
nx_interface_monitor
we
Scal
nx_interface_monitor
we
Scal
nx_interface_monitor
yield
Scal
nx_interface_monitor
yield
Scal
nx_interface_monitor
yield
Scal
nx_interface_monitor
yield
Scal
nx_interface_monitor
yield
Scal
nx_interface_monitor
yield
Scal
nx_interface_monitor
yield
Scal
nx_ram_1r1w_indirect_access
enable
Scal
nx_ram_1r1w_indirect_access
enable
Scal
nx_ram_1r1w_indirect_access
enable
Scal
nx_ram_1r1w_indirect_access
reb
Scal
nx_ram_1r1w_indirect_access
reb
Scal
nx_ram_1r1w_indirect_access
reb
Scal
nx_ram_1r1w_indirect_access
sw_cs
Scal
nx_ram_1r1w_indirect_access
sw_cs
Scal
nx_ram_1r1w_indirect_access
sw_cs
Scal
nx_ram_1r1w_indirect_access
sw_we
Scal
nx_ram_1r1w_indirect_access
sw_we
Scal
nx_ram_1r1w_indirect_access
sw_we
Scal
nx_ram_1r1w_indirect_access
web
Scal
nx_ram_1r1w_indirect_access
web
Scal
nx_ram_1r1w_indirect_access
web
Scal
nx_ram_1r1w_indirect_access
yield
Scal
nx_ram_1r1w_indirect_access
yield
Scal
nx_ram_1r1w_indirect_access
yield
Scal
nx_ram_1rw_indirect_access
cs
Scal
nx_ram_1rw_indirect_access
cs
Scal
nx_ram_1rw_indirect_access
enable
Scal
nx_ram_1rw_indirect_access
enable
Scal
nx_ram_1rw_indirect_access
sw_cs
Scal
nx_ram_1rw_indirect_access
sw_cs
Scal
nx_ram_1rw_indirect_access
sw_we
Scal
nx_ram_1rw_indirect_access
sw_we
Scal
nx_ram_1rw_indirect_access
we
Scal
nx_ram_1rw_indirect_access
we
Scal
nx_ram_1rw_indirect_access
yield
Scal
nx_ram_1rw_indirect_access
yield
Scal
nx_reg_indirect_access
reset
Scal
nx_reg_indirect_access
reset
Scal
nx_reg_indirect_access
sw_cs
Scal
nx_reg_indirect_access
sw_cs
Scal
nx_reg_indirect_access
sw_we
Scal
nx_reg_indirect_access
sw_we
Scal
nx_roreg_indirect_access
reset
Scal
nx_roreg_indirect_access
reset
Scal
nx_roreg_indirect_access
reset
Scal
nx_roreg_indirect_access
sw_cs
Scal
nx_roreg_indirect_access
sw_cs
Scal
nx_roreg_indirect_access
sw_cs
Scal
nx_roreg_indirect_access
sw_we
Scal
nx_roreg_indirect_access
sw_we
Scal
nx_roreg_indirect_access
sw_we
Scal
zipline_tb.dut.u_cr_xp10_decomp
xp10_decomp_sch_update
All
