{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683448480455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683448480464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 20:34:40 2023 " "Processing started: Sun May 07 20:34:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683448480464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448480464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReCOPQuartus -c ReCOP-Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReCOPQuartus -c ReCOP-Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448480464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683448481699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683448481699 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE1_Diagram.qsys " "Elaborating Platform Designer system entity \"DE1_Diagram.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448488540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Loading Quartus/DE1_Diagram.qsys " "2023.05.07.20:34:51 Progress: Loading Quartus/DE1_Diagram.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Reading input file " "2023.05.07.20:34:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Adding Button_PIO \[altera_avalon_pio 18.1\] " "2023.05.07.20:34:51 Progress: Adding Button_PIO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Parameterizing module Button_PIO " "2023.05.07.20:34:51 Progress: Parameterizing module Button_PIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Adding LED_PIO \[altera_avalon_pio 18.1\] " "2023.05.07.20:34:51 Progress: Adding LED_PIO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Parameterizing module LED_PIO " "2023.05.07.20:34:51 Progress: Parameterizing module LED_PIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Adding Sev_Seg_PIO \[altera_avalon_pio 18.1\] " "2023.05.07.20:34:51 Progress: Adding Sev_Seg_PIO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Parameterizing module Sev_Seg_PIO " "2023.05.07.20:34:51 Progress: Parameterizing module Sev_Seg_PIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Adding Switch_PIO \[altera_avalon_pio 18.1\] " "2023.05.07.20:34:51 Progress: Adding Switch_PIO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Parameterizing module Switch_PIO " "2023.05.07.20:34:51 Progress: Parameterizing module Switch_PIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:51 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.05.07.20:34:51 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448491874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:52 Progress: Parameterizing module clk_0 " "2023.05.07.20:34:52 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448492615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:52 Progress: Adding clk_1 \[clock_source 18.1\] " "2023.05.07.20:34:52 Progress: Adding clk_1 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448492615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:52 Progress: Parameterizing module clk_1 " "2023.05.07.20:34:52 Progress: Parameterizing module clk_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448492615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:52 Progress: Building connections " "2023.05.07.20:34:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448492616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:52 Progress: Parameterizing connections " "2023.05.07.20:34:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448492641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:52 Progress: Validating " "2023.05.07.20:34:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448492641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.07.20:34:53 Progress: Done reading input file " "2023.05.07.20:34:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_Diagram.Button_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_Diagram.Button_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_Diagram.Switch_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_Diagram.Switch_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493217 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_Diagram.Button_PIO: Button_PIO.external_connection must be exported, or connected to a matching conduit. " "DE1_Diagram.Button_PIO: Button_PIO.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493218 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_Diagram.Button_PIO: Button_PIO.s1 must be connected to an Avalon-MM master " "DE1_Diagram.Button_PIO: Button_PIO.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493218 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_Diagram.LED_PIO: LED_PIO.s1 must be connected to an Avalon-MM master " "DE1_Diagram.LED_PIO: LED_PIO.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493218 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_Diagram.Sev_Seg_PIO: Sev_Seg_PIO.s1 must be connected to an Avalon-MM master " "DE1_Diagram.Sev_Seg_PIO: Sev_Seg_PIO.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_Diagram: Generating DE1_Diagram \"DE1_Diagram\" for QUARTUS_SYNTH " "DE1_Diagram: Generating DE1_Diagram \"DE1_Diagram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448493894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_PIO: Starting RTL generation for module 'DE1_Diagram_Button_PIO' " "Button_PIO: Starting RTL generation for module 'DE1_Diagram_Button_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_Button_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0002_Button_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0002_Button_PIO_gen//DE1_Diagram_Button_PIO_component_configuration.pl  --do_build_sim=0  \] " "Button_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_Button_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0002_Button_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0002_Button_PIO_gen//DE1_Diagram_Button_PIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_PIO: Done RTL generation for module 'DE1_Diagram_Button_PIO' " "Button_PIO: Done RTL generation for module 'DE1_Diagram_Button_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"Button_PIO\" " "Button_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"Button_PIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_PIO: Starting RTL generation for module 'DE1_Diagram_LED_PIO' " "LED_PIO: Starting RTL generation for module 'DE1_Diagram_LED_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_LED_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0003_LED_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0003_LED_PIO_gen//DE1_Diagram_LED_PIO_component_configuration.pl  --do_build_sim=0  \] " "LED_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_LED_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0003_LED_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0003_LED_PIO_gen//DE1_Diagram_LED_PIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_PIO: Done RTL generation for module 'DE1_Diagram_LED_PIO' " "LED_PIO: Done RTL generation for module 'DE1_Diagram_LED_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"LED_PIO\" " "LED_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"LED_PIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sev_Seg_PIO: Starting RTL generation for module 'DE1_Diagram_Sev_Seg_PIO' " "Sev_Seg_PIO: Starting RTL generation for module 'DE1_Diagram_Sev_Seg_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sev_Seg_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_Sev_Seg_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0004_Sev_Seg_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0004_Sev_Seg_PIO_gen//DE1_Diagram_Sev_Seg_PIO_component_configuration.pl  --do_build_sim=0  \] " "Sev_Seg_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_Sev_Seg_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0004_Sev_Seg_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0004_Sev_Seg_PIO_gen//DE1_Diagram_Sev_Seg_PIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sev_Seg_PIO: Done RTL generation for module 'DE1_Diagram_Sev_Seg_PIO' " "Sev_Seg_PIO: Done RTL generation for module 'DE1_Diagram_Sev_Seg_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sev_Seg_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"Sev_Seg_PIO\" " "Sev_Seg_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"Sev_Seg_PIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_PIO: Starting RTL generation for module 'DE1_Diagram_Switch_PIO' " "Switch_PIO: Starting RTL generation for module 'DE1_Diagram_Switch_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_Switch_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0005_Switch_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0005_Switch_PIO_gen//DE1_Diagram_Switch_PIO_component_configuration.pl  --do_build_sim=0  \] " "Switch_PIO:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_Diagram_Switch_PIO --dir=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0005_Switch_PIO_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fshe388/AppData/Local/Temp/alt9484_5162488436766949394.dir/0005_Switch_PIO_gen//DE1_Diagram_Switch_PIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_PIO: Done RTL generation for module 'DE1_Diagram_Switch_PIO' " "Switch_PIO: Done RTL generation for module 'DE1_Diagram_Switch_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"Switch_PIO\" " "Switch_PIO: \"DE1_Diagram\" instantiated altera_avalon_pio \"Switch_PIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE1_Diagram\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE1_Diagram\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448494998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_Diagram: Done \"DE1_Diagram\" with 6 modules, 8 files " "DE1_Diagram: Done \"DE1_Diagram\" with 6 modules, 8 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448495024 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE1_Diagram.qsys " "Finished elaborating Platform Designer system entity \"DE1_Diagram.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448495875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/reg1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/reg1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1_32-behaviour " "Found design unit 1: REG1_32-behaviour" {  } { { "../../Components/Auxiliary/REG1_32.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496817 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1_32 " "Found entity 1: REG1_32" {  } { { "../../Components/Auxiliary/REG1_32.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recopquartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recopquartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReCOPQuartus " "Found entity 1: ReCOPQuartus" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/mux_p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/mux_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_p " "Found design unit 1: mux_p" {  } { { "../../Components/Auxiliary/MUX_P.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX_P.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_p-body " "Found design unit 2: mux_p-body" {  } { { "../../Components/Auxiliary/MUX_P.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX_P.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/rf/rf_reg_alt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/rf/rf_reg_alt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_REG_ALT-Behavioral " "Found design unit 1: RF_REG_ALT-Behavioral" {  } { { "../../Components/RF/RF_REG_ALT.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF_REG_ALT.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496851 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_REG_ALT " "Found entity 1: RF_REG_ALT" {  } { { "../../Components/RF/RF_REG_ALT.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF_REG_ALT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/reg1_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/reg1_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1_GENERIC-behaviour " "Found design unit 1: REG1_GENERIC-behaviour" {  } { { "../../Components/Auxiliary/REG1_GENERIC.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_GENERIC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496860 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1_GENERIC " "Found entity 1: REG1_GENERIC" {  } { { "../../Components/Auxiliary/REG1_GENERIC.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_GENERIC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/muxgen_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/muxgen_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXGEN_16-behaviour " "Found design unit 1: MUXGEN_16-behaviour" {  } { { "../../Components/Auxiliary/MUXGEN_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUXGEN_16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496869 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXGEN_16 " "Found entity 1: MUXGEN_16" {  } { { "../../Components/Auxiliary/MUXGEN_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUXGEN_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/control_unit/mux_values_.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/cs701/cs701-grp/components/control_unit/mux_values_.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_values " "Found design unit 1: mux_values" {  } { { "../../Components/control_unit/mux_values_.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/mux_values_.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/control_unit/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/cs701/cs701-grp/components/control_unit/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "../../Components/control_unit/opcodes.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/opcodes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-Behavioral " "Found design unit 1: Control_Unit-Behavioral" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496915 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/mux2_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/mux2_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_12-Behavioral " "Found design unit 1: MUX2_12-Behavioral" {  } { { "../../Components/Auxiliary/MUX2_12.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_12.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496926 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_12 " "Found entity 1: MUX2_12" {  } { { "../../Components/Auxiliary/MUX2_12.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Behavioral " "Found design unit 1: MUX2_1-Behavioral" {  } { { "../../Components/Auxiliary/MUX2_1.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496940 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../../Components/Auxiliary/MUX2_1.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/mem_interface/ram_mem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/mem_interface/ram_mem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_Mem_Inter-behaviour " "Found design unit 1: RAM_Mem_Inter-behaviour" {  } { { "../../Components/Mem_Interface/RAM_Mem_Interface.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/RAM_Mem_Interface.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496972 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_Mem_Inter " "Found entity 1: RAM_Mem_Inter" {  } { { "../../Components/Mem_Interface/RAM_Mem_Interface.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/RAM_Mem_Interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Interface " "Found entity 1: RAM_Interface" {  } { { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/reg1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/reg1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1_8-behaviour " "Found design unit 1: REG1_8-behaviour" {  } { { "../../Components/Auxiliary/REG1_8.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496992 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1_8 " "Found entity 1: REG1_8" {  } { { "../../Components/Auxiliary/REG1_8.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448496992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448496992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/reg1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/reg1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1_1-behaviour " "Found design unit 1: REG1_1-behaviour" {  } { { "../../Components/Auxiliary/REG1_1.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497001 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1_1 " "Found entity 1: REG1_1" {  } { { "../../Components/Auxiliary/REG1_1.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/alu/max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/alu/max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX-Behavioral " "Found design unit 1: MAX-Behavioral" {  } { { "../../Components/ALU/MAX.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/MAX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497021 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX " "Found entity 1: MAX" {  } { { "../../Components/ALU/MAX.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/MAX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/alu/alu_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/alu/alu_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_COMPONENT-Behavioral " "Found design unit 1: ALU_COMPONENT-Behavioral" {  } { { "../../Components/ALU/ALU_COMPONENT.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/ALU_COMPONENT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497031 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_COMPONENT " "Found entity 1: ALU_COMPONENT" {  } { { "../../Components/ALU/ALU_COMPONENT.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/ALU_COMPONENT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/reg1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/reg1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1_16-behaviour " "Found design unit 1: REG1_16-behaviour" {  } { { "../../Components/Auxiliary/REG1_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497040 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1_16 " "Found entity 1: REG1_16" {  } { { "../../Components/Auxiliary/REG1_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/reg1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/reg1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1_2-behaviour " "Found design unit 1: REG1_2-behaviour" {  } { { "../../Components/Auxiliary/REG1_2.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497049 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1_2 " "Found entity 1: REG1_2" {  } { { "../../Components/Auxiliary/REG1_2.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/mux8_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/mux8_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_16-Behavioral " "Found design unit 1: MUX8_16-Behavioral" {  } { { "../../Components/Auxiliary/MUX8_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX8_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497064 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_16 " "Found entity 1: MUX8_16" {  } { { "../../Components/Auxiliary/MUX8_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX8_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_16-Behavioral " "Found design unit 1: MUX4_16-Behavioral" {  } { { "../../Components/Auxiliary/MUX4_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX4_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497073 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_16 " "Found entity 1: MUX4_16" {  } { { "../../Components/Auxiliary/MUX4_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX4_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/mux2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/mux2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_16-Behavioral " "Found design unit 1: MUX2_16-Behavioral" {  } { { "../../Components/Auxiliary/MUX2_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497083 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_16 " "Found entity 1: MUX2_16" {  } { { "../../Components/Auxiliary/MUX2_16.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/auxiliary/mux2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/auxiliary/mux2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_4-Behavioral " "Found design unit 1: MUX2_4-Behavioral" {  } { { "../../Components/Auxiliary/MUX2_4.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497093 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_4 " "Found entity 1: MUX2_4" {  } { { "../../Components/Auxiliary/MUX2_4.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/MUX2_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/ir/instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/ir/instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_reg-Behavioral " "Found design unit 1: Instruction_reg-Behavioral" {  } { { "../../Components/IR/Instruction_reg.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/IR/Instruction_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_reg " "Found entity 1: Instruction_reg" {  } { { "../../Components/IR/Instruction_reg.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/IR/Instruction_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/mem_interface/data_mem_inter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/mem_interface/data_mem_inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem_Inter-Behaviour " "Found design unit 1: Data_Mem_Inter-Behaviour" {  } { { "../../Components/Mem_Interface/Data_Mem_Inter.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/Data_Mem_Inter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem_Inter " "Found entity 1: Data_Mem_Inter" {  } { { "../../Components/Mem_Interface/Data_Mem_Inter.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/Data_Mem_Inter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/mem_interface/addr_mem_inter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/mem_interface/addr_mem_inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_Mem_Inter-Behaviour " "Found design unit 1: Addr_Mem_Inter-Behaviour" {  } { { "../../Components/Mem_Interface/Addr_Mem_Inter.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/Addr_Mem_Inter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_Mem_Inter " "Found entity 1: Addr_Mem_Inter" {  } { { "../../Components/Mem_Interface/Addr_Mem_Inter.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/Addr_Mem_Inter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/pc/pc_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/pc/pc_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_2-behaviour " "Found design unit 1: PC_2-behaviour" {  } { { "../../Components/PC/PC_2.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/PC/PC_2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497149 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_2 " "Found entity 1: PC_2" {  } { { "../../Components/PC/PC_2.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/PC/PC_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_COMPONENT-behaviour " "Found design unit 1: PC_COMPONENT-behaviour" {  } { { "../../Components/PC/PC.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/PC/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497159 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_COMPONENT " "Found entity 1: PC_COMPONENT" {  } { { "../../Components/PC/PC.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/rf/rf_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/rf/rf_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_REG-Behavioral " "Found design unit 1: RF_REG-Behavioral" {  } { { "../../Components/RF/RF_REG.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF_REG.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497168 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_REG " "Found entity 1: RF_REG" {  } { { "../../Components/RF/RF_REG.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cs701/cs701-grp/components/rf/rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cs701/cs701-grp/components/rf/rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behaviour " "Found design unit 1: RF-behaviour" {  } { { "../../Components/RF/RF.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497188 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "../../Components/RF/RF.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "RAM2.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1 " "Found entity 1: RAM1" {  } { { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-SYN " "Found design unit 1: mux1-SYN" {  } { { "MUX1.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/MUX1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497220 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/MUX1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pm_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pm_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pm_ram-SYN " "Found design unit 1: pm_ram-SYN" {  } { { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497237 ""} { "Info" "ISGN_ENTITY_NAME" "1 PM_RAM " "Found entity 1: PM_RAM" {  } { { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_diagram/de1_diagram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_diagram/de1_diagram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_Diagram " "Found entity 1: DE1_Diagram" {  } { { "db/ip/de1_diagram/de1_diagram.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/de1_diagram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_diagram/submodules/de1_diagram_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_diagram/submodules/de1_diagram_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_Diagram_Button_PIO " "Found entity 1: DE1_Diagram_Button_PIO" {  } { { "db/ip/de1_diagram/submodules/de1_diagram_button_pio.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/de1_diagram_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_diagram/submodules/de1_diagram_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_diagram/submodules/de1_diagram_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_Diagram_LED_PIO " "Found entity 1: DE1_Diagram_LED_PIO" {  } { { "db/ip/de1_diagram/submodules/de1_diagram_led_pio.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/de1_diagram_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_diagram/submodules/de1_diagram_sev_seg_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_diagram/submodules/de1_diagram_sev_seg_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_Diagram_Sev_Seg_PIO " "Found entity 1: DE1_Diagram_Sev_Seg_PIO" {  } { { "db/ip/de1_diagram/submodules/de1_diagram_sev_seg_pio.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/de1_diagram_sev_seg_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_diagram/submodules/de1_diagram_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_diagram/submodules/de1_diagram_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_Diagram_Switch_PIO " "Found entity 1: DE1_Diagram_Switch_PIO" {  } { { "db/ip/de1_diagram/submodules/de1_diagram_switch_pio.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/de1_diagram_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_diagram/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_diagram/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de1_diagram/submodules/altera_reset_controller.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_diagram/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_diagram/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de1_diagram/submodules/altera_reset_synchronizer.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448497362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448497362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReCOPQuartus " "Elaborating entity \"ReCOPQuartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683448497689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst1\"" {  } { { "ReCOPQuartus.bdf" "inst1" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 432 768 1040 1136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_1 Datapath:inst1\|REG1_1:dpc_reg " "Elaborating entity \"REG1_1\" for hierarchy \"Datapath:inst1\|REG1_1:dpc_reg\"" {  } { { "Datapath.bdf" "dpc_reg" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 552 -240 -80 664 "dpc_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_GENERIC Datapath:inst1\|REG1_1:dpc_reg\|REG1_GENERIC:REG " "Elaborating entity \"REG1_GENERIC\" for hierarchy \"Datapath:inst1\|REG1_1:dpc_reg\|REG1_GENERIC:REG\"" {  } { { "../../Components/Auxiliary/REG1_1.vhd" "REG" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst1\|ALU:alu_block " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst1\|ALU:alu_block\"" {  } { { "Datapath.bdf" "alu_block" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 48 952 1168 224 "alu_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_16 Datapath:inst1\|ALU:alu_block\|MUX4_16:MUX4_16_1 " "Elaborating entity \"MUX4_16\" for hierarchy \"Datapath:inst1\|ALU:alu_block\|MUX4_16:MUX4_16_1\"" {  } { { "../../Components/ALU/ALU.vhd" "MUX4_16_1" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/ALU.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_16 Datapath:inst1\|ALU:alu_block\|MUX2_16:MUX2_16_1 " "Elaborating entity \"MUX2_16\" for hierarchy \"Datapath:inst1\|ALU:alu_block\|MUX2_16:MUX2_16_1\"" {  } { { "../../Components/ALU/ALU.vhd" "MUX2_16_1" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/ALU.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_COMPONENT Datapath:inst1\|ALU:alu_block\|ALU_COMPONENT:ALU_COMPONENT_1 " "Elaborating entity \"ALU_COMPONENT\" for hierarchy \"Datapath:inst1\|ALU:alu_block\|ALU_COMPONENT:ALU_COMPONENT_1\"" {  } { { "../../Components/ALU/ALU.vhd" "ALU_COMPONENT_1" { Text "H:/Documents/CS701/CS701-GRP/Components/ALU/ALU.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF Datapath:inst1\|RF:rf_block " "Elaborating entity \"RF\" for hierarchy \"Datapath:inst1\|RF:rf_block\"" {  } { { "Datapath.bdf" "rf_block" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 48 360 576 384 "rf_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_16 Datapath:inst1\|RF:rf_block\|MUX8_16:MUX8_16_1 " "Elaborating entity \"MUX8_16\" for hierarchy \"Datapath:inst1\|RF:rf_block\|MUX8_16:MUX8_16_1\"" {  } { { "../../Components/RF/RF.vhd" "MUX8_16_1" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_4 Datapath:inst1\|RF:rf_block\|MUX2_4:MUX2_4_1 " "Elaborating entity \"MUX2_4\" for hierarchy \"Datapath:inst1\|RF:rf_block\|MUX2_4:MUX2_4_1\"" {  } { { "../../Components/RF/RF.vhd" "MUX2_4_1" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_REG_ALT Datapath:inst1\|RF:rf_block\|RF_REG_ALT:RF_REG_1 " "Elaborating entity \"RF_REG_ALT\" for hierarchy \"Datapath:inst1\|RF:rf_block\|RF_REG_ALT:RF_REG_1\"" {  } { { "../../Components/RF/RF.vhd" "RF_REG_1" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_GENERIC Datapath:inst1\|RF:rf_block\|RF_REG_ALT:RF_REG_1\|REG1_GENERIC:\\REG_FILE:0:REGX " "Elaborating entity \"REG1_GENERIC\" for hierarchy \"Datapath:inst1\|RF:rf_block\|RF_REG_ALT:RF_REG_1\|REG1_GENERIC:\\REG_FILE:0:REGX\"" {  } { { "../../Components/RF/RF_REG_ALT.vhd" "\\REG_FILE:0:REGX" { Text "H:/Documents/CS701/CS701-GRP/Components/RF/RF_REG_ALT.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_reg Datapath:inst1\|Instruction_reg:instruction_register_block " "Elaborating entity \"Instruction_reg\" for hierarchy \"Datapath:inst1\|Instruction_reg:instruction_register_block\"" {  } { { "Datapath.bdf" "instruction_register_block" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 48 -240 -32 192 "instruction_register_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_32 Datapath:inst1\|Instruction_reg:instruction_register_block\|REG1_32:IR " "Elaborating entity \"REG1_32\" for hierarchy \"Datapath:inst1\|Instruction_reg:instruction_register_block\|REG1_32:IR\"" {  } { { "../../Components/IR/Instruction_reg.vhd" "IR" { Text "H:/Documents/CS701/CS701-GRP/Components/IR/Instruction_reg.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_GENERIC Datapath:inst1\|Instruction_reg:instruction_register_block\|REG1_32:IR\|REG1_GENERIC:REG " "Elaborating entity \"REG1_GENERIC\" for hierarchy \"Datapath:inst1\|Instruction_reg:instruction_register_block\|REG1_32:IR\|REG1_GENERIC:REG\"" {  } { { "../../Components/Auxiliary/REG1_32.vhd" "REG" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_32.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_COMPONENT Datapath:inst1\|PC_COMPONENT:pc_register " "Elaborating entity \"PC_COMPONENT\" for hierarchy \"Datapath:inst1\|PC_COMPONENT:pc_register\"" {  } { { "Datapath.bdf" "pc_register" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 192 -240 -16 368 "pc_register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_16 Datapath:inst1\|PC_COMPONENT:pc_register\|REG1_16:REG1_16_1 " "Elaborating entity \"REG1_16\" for hierarchy \"Datapath:inst1\|PC_COMPONENT:pc_register\|REG1_16:REG1_16_1\"" {  } { { "../../Components/PC/PC.vhd" "REG1_16_1" { Text "H:/Documents/CS701/CS701-GRP/Components/PC/PC.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX Datapath:inst1\|MAX:max_block " "Elaborating entity \"MAX\" for hierarchy \"Datapath:inst1\|MAX:max_block\"" {  } { { "Datapath.bdf" "max_block" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 224 952 1144 304 "max_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_16 Datapath:inst1\|REG1_16:SIP_reg " "Elaborating entity \"REG1_16\" for hierarchy \"Datapath:inst1\|REG1_16:SIP_reg\"" {  } { { "Datapath.bdf" "SIP_reg" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 776 360 568 888 "SIP_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Mem_Inter Datapath:inst1\|Addr_Mem_Inter:mem_addr " "Elaborating entity \"Addr_Mem_Inter\" for hierarchy \"Datapath:inst1\|Addr_Mem_Inter:mem_addr\"" {  } { { "Datapath.bdf" "mem_addr" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 440 952 1168 584 "mem_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem_Inter Datapath:inst1\|Data_Mem_Inter:mem_data " "Elaborating entity \"Data_Mem_Inter\" for hierarchy \"Datapath:inst1\|Data_Mem_Inter:mem_data\"" {  } { { "Datapath.bdf" "mem_data" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 584 952 1160 696 "mem_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_2 Datapath:inst1\|REG1_2:DPRR_reg " "Elaborating entity \"REG1_2\" for hierarchy \"Datapath:inst1\|REG1_2:DPRR_reg\"" {  } { { "Datapath.bdf" "DPRR_reg" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 440 360 552 552 "DPRR_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_GENERIC Datapath:inst1\|REG1_2:DPRR_reg\|REG1_GENERIC:REG " "Elaborating entity \"REG1_GENERIC\" for hierarchy \"Datapath:inst1\|REG1_2:DPRR_reg\|REG1_GENERIC:REG\"" {  } { { "../../Components/Auxiliary/REG1_2.vhd" "REG" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_2.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_8 Datapath:inst1\|REG1_8:dpcr_reg " "Elaborating entity \"REG1_8\" for hierarchy \"Datapath:inst1\|REG1_8:dpcr_reg\"" {  } { { "Datapath.bdf" "dpcr_reg" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/Datapath.bdf" { { 552 360 560 664 "dpcr_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_GENERIC Datapath:inst1\|REG1_8:dpcr_reg\|REG1_GENERIC:REG " "Elaborating entity \"REG1_GENERIC\" for hierarchy \"Datapath:inst1\|REG1_8:dpcr_reg\|REG1_GENERIC:REG\"" {  } { { "../../Components/Auxiliary/REG1_8.vhd" "REG" { Text "H:/Documents/CS701/CS701-GRP/Components/Auxiliary/REG1_8.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_Diagram DE1_Diagram:inst2 " "Elaborating entity \"DE1_Diagram\" for hierarchy \"DE1_Diagram:inst2\"" {  } { { "ReCOPQuartus.bdf" "inst2" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 80 312 920 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_Diagram_Button_PIO DE1_Diagram:inst2\|DE1_Diagram_Button_PIO:button_pio " "Elaborating entity \"DE1_Diagram_Button_PIO\" for hierarchy \"DE1_Diagram:inst2\|DE1_Diagram_Button_PIO:button_pio\"" {  } { { "db/ip/de1_diagram/de1_diagram.v" "button_pio" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/de1_diagram.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_Diagram_LED_PIO DE1_Diagram:inst2\|DE1_Diagram_LED_PIO:led_pio " "Elaborating entity \"DE1_Diagram_LED_PIO\" for hierarchy \"DE1_Diagram:inst2\|DE1_Diagram_LED_PIO:led_pio\"" {  } { { "db/ip/de1_diagram/de1_diagram.v" "led_pio" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/de1_diagram.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_Diagram_Sev_Seg_PIO DE1_Diagram:inst2\|DE1_Diagram_Sev_Seg_PIO:sev_seg_pio " "Elaborating entity \"DE1_Diagram_Sev_Seg_PIO\" for hierarchy \"DE1_Diagram:inst2\|DE1_Diagram_Sev_Seg_PIO:sev_seg_pio\"" {  } { { "db/ip/de1_diagram/de1_diagram.v" "sev_seg_pio" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/de1_diagram.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_Diagram_Switch_PIO DE1_Diagram:inst2\|DE1_Diagram_Switch_PIO:switch_pio " "Elaborating entity \"DE1_Diagram_Switch_PIO\" for hierarchy \"DE1_Diagram:inst2\|DE1_Diagram_Switch_PIO:switch_pio\"" {  } { { "db/ip/de1_diagram/de1_diagram.v" "switch_pio" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/de1_diagram.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_Diagram:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_Diagram:inst2\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de1_diagram/de1_diagram.v" "rst_controller" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/de1_diagram.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_Diagram:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_Diagram:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de1_diagram/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_Diagram:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_Diagram:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de1_diagram/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/ip/de1_diagram/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst\"" {  } { { "ReCOPQuartus.bdf" "inst" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 440 136 440 936 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498815 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_pc control_unit.vhd(31) " "VHDL Signal Declaration warning at control_unit.vhd(31): used implicit default value for signal \"reset_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683448498826 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_rf control_unit.vhd(38) " "VHDL Signal Declaration warning at control_unit.vhd(38): used implicit default value for signal \"reset_rf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683448498826 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_value_sel_x control_unit.vhd(39) " "VHDL Signal Declaration warning at control_unit.vhd(39): used implicit default value for signal \"rf_value_sel_x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683448498826 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z control_unit.vhd(143) " "VHDL Process Statement warning at control_unit.vhd(143): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683448498827 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z control_unit.vhd(321) " "VHDL Process Statement warning at control_unit.vhd(321): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683448498827 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_State control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"Next_State\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498828 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_ir control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"write_ir\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498828 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_pc control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"write_pc\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498828 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_rf control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"write_rf\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498828 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_sip control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"write_sip\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498828 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_sop control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"write_sop\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498829 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_dpcr control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"write_dpcr\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498829 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_dpcr control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"reset_dpcr\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498829 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_ir control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"reset_ir\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498829 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_sip control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"reset_sip\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498829 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_sop control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"reset_sop\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498829 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498830 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_mux_sel control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"pc_mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498830 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_z control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"clr_z\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498830 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_address_mux_sel control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"m_address_mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498830 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_mux_sel control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"rf_mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498830 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_mux_sel_x control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"rf_mux_sel_x\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498830 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data_mux_sel control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"mem_data_mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498831 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_sel control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"mem_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498831 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "we control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"we\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498831 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498831 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_mux_A control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"alu_mux_A\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498831 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_mux_B control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"alu_mux_B\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498831 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_mux_sel_z control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"rf_mux_sel_z\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_value_sel_z control_unit.vhd(84) " "VHDL Process Statement warning at control_unit.vhd(84): inferring latch(es) for signal or variable \"rf_value_sel_z\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_value_sel_z\[0\] control_unit.vhd(84) " "Inferred latch for \"rf_value_sel_z\[0\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_value_sel_z\[1\] control_unit.vhd(84) " "Inferred latch for \"rf_value_sel_z\[1\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_value_sel_z\[2\] control_unit.vhd(84) " "Inferred latch for \"rf_value_sel_z\[2\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_value_sel_z\[3\] control_unit.vhd(84) " "Inferred latch for \"rf_value_sel_z\[3\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_sel_z control_unit.vhd(84) " "Inferred latch for \"rf_mux_sel_z\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_B control_unit.vhd(84) " "Inferred latch for \"alu_mux_B\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498832 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_A\[0\] control_unit.vhd(84) " "Inferred latch for \"alu_mux_A\[0\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_A\[1\] control_unit.vhd(84) " "Inferred latch for \"alu_mux_A\[1\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] control_unit.vhd(84) " "Inferred latch for \"alu_op\[0\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] control_unit.vhd(84) " "Inferred latch for \"alu_op\[1\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we control_unit.vhd(84) " "Inferred latch for \"we\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_sel control_unit.vhd(84) " "Inferred latch for \"mem_sel\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_mux_sel\[0\] control_unit.vhd(84) " "Inferred latch for \"mem_data_mux_sel\[0\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_mux_sel\[1\] control_unit.vhd(84) " "Inferred latch for \"mem_data_mux_sel\[1\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_sel_x control_unit.vhd(84) " "Inferred latch for \"rf_mux_sel_x\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_sel\[0\] control_unit.vhd(84) " "Inferred latch for \"rf_mux_sel\[0\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498833 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_sel\[1\] control_unit.vhd(84) " "Inferred latch for \"rf_mux_sel\[1\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_sel\[2\] control_unit.vhd(84) " "Inferred latch for \"rf_mux_sel\[2\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_address_mux_sel\[0\] control_unit.vhd(84) " "Inferred latch for \"m_address_mux_sel\[0\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_address_mux_sel\[1\] control_unit.vhd(84) " "Inferred latch for \"m_address_mux_sel\[1\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_z control_unit.vhd(84) " "Inferred latch for \"clr_z\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_sel\[0\] control_unit.vhd(84) " "Inferred latch for \"pc_mux_sel\[0\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_sel\[1\] control_unit.vhd(84) " "Inferred latch for \"pc_mux_sel\[1\]\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry control_unit.vhd(84) " "Inferred latch for \"carry\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_sop control_unit.vhd(84) " "Inferred latch for \"reset_sop\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_sip control_unit.vhd(84) " "Inferred latch for \"reset_sip\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498834 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_ir control_unit.vhd(84) " "Inferred latch for \"reset_ir\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_dpcr control_unit.vhd(84) " "Inferred latch for \"reset_dpcr\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_dpcr control_unit.vhd(84) " "Inferred latch for \"write_dpcr\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_sop control_unit.vhd(84) " "Inferred latch for \"write_sop\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_sip control_unit.vhd(84) " "Inferred latch for \"write_sip\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_rf control_unit.vhd(84) " "Inferred latch for \"write_rf\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_pc control_unit.vhd(84) " "Inferred latch for \"write_pc\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_ir control_unit.vhd(84) " "Inferred latch for \"write_ir\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.T3 control_unit.vhd(84) " "Inferred latch for \"Next_State.T3\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498835 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.T2 control_unit.vhd(84) " "Inferred latch for \"Next_State.T2\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.T1 control_unit.vhd(84) " "Inferred latch for \"Next_State.T1\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.T0 control_unit.vhd(84) " "Inferred latch for \"Next_State.T0\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.E2 control_unit.vhd(84) " "Inferred latch for \"Next_State.E2\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.E1bis control_unit.vhd(84) " "Inferred latch for \"Next_State.E1bis\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.E1 control_unit.vhd(84) " "Inferred latch for \"Next_State.E1\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.E0 control_unit.vhd(84) " "Inferred latch for \"Next_State.E0\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.Test2 control_unit.vhd(84) " "Inferred latch for \"Next_State.Test2\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.Test control_unit.vhd(84) " "Inferred latch for \"Next_State.Test\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.Ini control_unit.vhd(84) " "Inferred latch for \"Next_State.Ini\" at control_unit.vhd(84)" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448498836 "|ReCOPQuartus|Control_Unit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Interface RAM_Interface:memory_block " "Elaborating entity \"RAM_Interface\" for hierarchy \"RAM_Interface:memory_block\"" {  } { { "ReCOPQuartus.bdf" "memory_block" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Mem_Inter RAM_Interface:memory_block\|RAM_Mem_Inter:ram_mem_block " "Elaborating entity \"RAM_Mem_Inter\" for hierarchy \"RAM_Interface:memory_block\|RAM_Mem_Inter:ram_mem_block\"" {  } { { "RAM_Interface.bdf" "ram_mem_block" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 304 496 720 512 "ram_mem_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_12 RAM_Interface:memory_block\|RAM_Mem_Inter:ram_mem_block\|MUX2_12:ADDRESS_DATA_MUX " "Elaborating entity \"MUX2_12\" for hierarchy \"RAM_Interface:memory_block\|RAM_Mem_Inter:ram_mem_block\|MUX2_12:ADDRESS_DATA_MUX\"" {  } { { "../../Components/Mem_Interface/RAM_Mem_Interface.vhd" "ADDRESS_DATA_MUX" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/RAM_Mem_Interface.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 RAM_Interface:memory_block\|RAM_Mem_Inter:ram_mem_block\|MUX2_1:ENABLE_DATA_WRITE " "Elaborating entity \"MUX2_1\" for hierarchy \"RAM_Interface:memory_block\|RAM_Mem_Inter:ram_mem_block\|MUX2_1:ENABLE_DATA_WRITE\"" {  } { { "../../Components/Mem_Interface/RAM_Mem_Interface.vhd" "ENABLE_DATA_WRITE" { Text "H:/Documents/CS701/CS701-GRP/Components/Mem_Interface/RAM_Mem_Interface.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM1 RAM_Interface:memory_block\|RAM1:data_memory " "Elaborating entity \"RAM1\" for hierarchy \"RAM_Interface:memory_block\|RAM1:data_memory\"" {  } { { "RAM_Interface.bdf" "data_memory" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448498900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\"" {  } { { "RAM1.v" "altsyncram_component" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448499003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\"" {  } { { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448499009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataMemory.HEX " "Parameter \"init_file\" = \"DataMemory.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499009 ""}  } { { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683448499009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6q1 " "Found entity 1: altsyncram_h6q1" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448499078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448499078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6q1 RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated " "Elaborating entity \"altsyncram_h6q1\" for hierarchy \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448499083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PM_RAM RAM_Interface:memory_block\|PM_RAM:program_memory_32 " "Elaborating entity \"PM_RAM\" for hierarchy \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\"" {  } { { "RAM_Interface.bdf" "program_memory_32" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448499177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\"" {  } { { "PM_RAM.vhd" "altsyncram_component" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448499196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\"" {  } { { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448499273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../MemoryFiles/program_memory.mif " "Parameter \"init_file\" = \"../../MemoryFiles/program_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683448499274 ""}  } { { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683448499274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s34 " "Found entity 1: altsyncram_2s34" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683448499387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448499387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2s34 RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated " "Elaborating entity \"altsyncram_2s34\" for hierarchy \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448499392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|alu_op\[0\] " "LATCH primitive \"Control_Unit:inst\|alu_op\[0\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|alu_op\[1\] " "LATCH primitive \"Control_Unit:inst\|alu_op\[1\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|mem_data_mux_sel\[0\] " "LATCH primitive \"Control_Unit:inst\|mem_data_mux_sel\[0\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|mem_data_mux_sel\[1\] " "LATCH primitive \"Control_Unit:inst\|mem_data_mux_sel\[1\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|alu_mux_B " "LATCH primitive \"Control_Unit:inst\|alu_mux_B\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|alu_mux_A\[0\] " "LATCH primitive \"Control_Unit:inst\|alu_mux_A\[0\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|alu_mux_A\[1\] " "LATCH primitive \"Control_Unit:inst\|alu_mux_A\[1\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500304 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|we " "LATCH primitive \"Control_Unit:inst\|we\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500304 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|m_address_mux_sel\[0\] " "LATCH primitive \"Control_Unit:inst\|m_address_mux_sel\[0\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500304 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Control_Unit:inst\|m_address_mux_sel\[1\] " "LATCH primitive \"Control_Unit:inst\|m_address_mux_sel\[1\]\" is permanently disabled" {  } { { "../../Components/control_unit/control_unit.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Components/control_unit/control_unit.vhd" 84 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683448500304 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500305 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683448500305 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683448500305 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[16\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[17\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[18\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[19\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[20\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[21\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[22\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[23\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[24\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[25\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[26\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[27\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[28\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[29\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[30\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[31\] " "Synthesized away node \"RAM_Interface:memory_block\|PM_RAM:program_memory_32\|altsyncram:altsyncram_component\|altsyncram_2s34:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_2s34.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PM_RAM.vhd" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/PM_RAM.vhd" 61 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 392 944 1160 520 "program_memory_32" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|PM_RAM:program_memory_32|altsyncram:altsyncram_component|altsyncram_2s34:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM_Interface:memory_block\|RAM1:data_memory\|altsyncram:altsyncram_component\|altsyncram_h6q1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_h6q1.tdf" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/db/altsyncram_h6q1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM1.v" "" { Text "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM1.v" 85 0 0 } } { "RAM_Interface.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/RAM_Interface.bdf" { { 248 944 1160 376 "data_memory" "" } } } } { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 944 200 416 1072 "memory_block" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448500316 "|ReCOPQuartus|RAM_Interface:memory_block|RAM1:data_memory|altsyncram:altsyncram_component|altsyncram_h6q1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683448500316 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683448500316 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 104 1136 1312 120 "LEDR\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683448500999 "|ReCOPQuartus|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683448500999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "274 " "274 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683448501371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683448502372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683448502372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 360 -32 136 376 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "ReCOPQuartus.bdf" "" { Schematic "H:/Documents/CS701/CS701-GRP/Synthesis/Quartus/ReCOPQuartus.bdf" { { 144 144 312 160 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683448502774 "|ReCOPQuartus|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683448502774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683448502778 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683448502778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683448502778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683448503018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 20:35:03 2023 " "Processing ended: Sun May 07 20:35:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683448503018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683448503018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683448503018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683448503018 ""}
