Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 28 11:21:56 2026
| Host         : LAPTOP-GM1L3F93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file rv32i_top_Soc_timing_summary_routed.rpt -pb rv32i_top_Soc_timing_summary_routed.pb -rpx rv32i_top_Soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32i_top_Soc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  14          
SYNTH-15   Warning   Byte wide write enable not inferred         8           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.188        0.000                      0                 1867        0.019        0.000                      0                 1867        5.000        0.000                       0                   927  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      13.000          76.923          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.188        0.000                      0                 1867        0.019        0.000                      0                 1867        5.000        0.000                       0                   927  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/rJumping1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.702ns  (logic 5.231ns (41.183%)  route 7.471ns (58.817%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 17.911 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.356     9.219    core/reg_module/wR1out[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.343 r  core/reg_module/r1out[1]_INST_0/O
                         net (fo=2, routed)           0.452     9.794    core/wRs1Data_toFlush[1]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  core/addr[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.832    10.750    core/wForwardAddr[1]
    SLICE_X22Y58         LUT5 (Prop_lut5_I0_O)        0.124    10.874 r  core/alu_i_39/O
                         net (fo=20, routed)          0.852    11.726    core/alu/A[1]
    SLICE_X13Y59         LUT2 (Prop_lut2_I0_O)        0.124    11.850 r  core/alu/out[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    11.850    core/alu/out[3]_INST_0_i_18_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.400 r  core/alu/out[3]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.400    core/alu/out[3]_INST_0_i_8_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.514 r  core/alu/out[7]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.514    core/alu/out[7]_INST_0_i_8_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  core/alu/out[11]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.628    core/alu/out[11]_INST_0_i_8_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.742 r  core/alu/out[15]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.742    core/alu/out[15]_INST_0_i_8_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.856 r  core/alu/out[19]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.856    core/alu/out[19]_INST_0_i_8_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  core/alu/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.970    core/alu/out[23]_INST_0_i_8_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.209 r  core/alu/out[27]_INST_0_i_8/O[2]
                         net (fo=1, routed)           0.665    13.874    core/alu/data0[26]
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.302    14.176 r  core/alu/out[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.597    14.773    core/alu/out[26]_INST_0_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.897 r  core/alu/out[26]_INST_0/O
                         net (fo=4, routed)           1.111    16.008    core/wAluOut[26]
    SLICE_X20Y62         LUT4 (Prop_lut4_I1_O)        0.124    16.132 r  core/rJumping1_i_7/O
                         net (fo=1, routed)           0.708    16.840    core/rJumping1_i_7_n_0
    SLICE_X23Y62         LUT5 (Prop_lut5_I1_O)        0.124    16.964 r  core/rJumping1_i_6/O
                         net (fo=1, routed)           0.555    17.519    core/rJumping1_i_6_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I2_O)        0.124    17.643 r  core/rJumping1_i_4/O
                         net (fo=1, routed)           0.343    17.987    core/rJumping1_i_4_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.111 r  core/rJumping1_i_1/O
                         net (fo=1, routed)           0.000    18.111    core/rJumping1_i_1_n_0
    SLICE_X25Y62         FDRE                                         r  core/rJumping1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.481    17.911    core/clk
    SLICE_X25Y62         FDRE                                         r  core/rJumping1_reg/C
                         clock pessimism              0.391    18.302    
                         clock uncertainty           -0.035    18.267    
    SLICE_X25Y62         FDRE (Setup_fdre_C_D)        0.032    18.299    core/rJumping1_reg
  -------------------------------------------------------------------
                         required time                         18.299    
                         arrival time                         -18.111    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/rCond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        12.311ns  (logic 4.869ns (39.551%)  route 7.442ns (60.449%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 17.911 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.356     9.219    core/reg_module/wR1out[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.343 r  core/reg_module/r1out[1]_INST_0/O
                         net (fo=2, routed)           0.452     9.794    core/wRs1Data_toFlush[1]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  core/addr[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.832    10.750    core/wForwardAddr[1]
    SLICE_X22Y58         LUT5 (Prop_lut5_I0_O)        0.124    10.874 r  core/alu_i_39/O
                         net (fo=20, routed)          0.852    11.726    core/alu/A[1]
    SLICE_X13Y59         LUT2 (Prop_lut2_I0_O)        0.124    11.850 r  core/alu/out[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    11.850    core/alu/out[3]_INST_0_i_18_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.400 r  core/alu/out[3]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.400    core/alu/out[3]_INST_0_i_8_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.514 r  core/alu/out[7]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.514    core/alu/out[7]_INST_0_i_8_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.628 r  core/alu/out[11]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.628    core/alu/out[11]_INST_0_i_8_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.850 f  core/alu/out[15]_INST_0_i_8/O[0]
                         net (fo=1, routed)           0.645    13.495    core/alu/data0[12]
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.299    13.794 f  core/alu/out[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    14.459    core/alu/out[12]_INST_0_i_2_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.583 f  core/alu/out[12]_INST_0/O
                         net (fo=3, routed)           1.032    15.615    core/wAluOut[12]
    SLICE_X16Y65         LUT4 (Prop_lut4_I2_O)        0.124    15.739 f  core/rCond_i_7/O
                         net (fo=1, routed)           0.282    16.021    core/rCond_i_7_n_0
    SLICE_X16Y65         LUT5 (Prop_lut5_I3_O)        0.124    16.145 r  core/rCond_i_3/O
                         net (fo=2, routed)           0.764    16.909    core/rCond_i_3_n_0
    SLICE_X24Y62         LUT4 (Prop_lut4_I0_O)        0.124    17.033 r  core/rCond_i_2/O
                         net (fo=2, routed)           0.562    17.595    core/rCond_i_2_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.719 r  core/rCond_i_1/O
                         net (fo=1, routed)           0.000    17.719    core/wCond
    SLICE_X24Y62         FDRE                                         r  core/rCond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.481    17.911    core/clk
    SLICE_X24Y62         FDRE                                         r  core/rCond_reg/C
                         clock pessimism              0.391    18.302    
                         clock uncertainty           -0.035    18.267    
    SLICE_X24Y62         FDRE (Setup_fdre_C_D)        0.079    18.346    core/rCond_reg
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                         -17.719    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 prog_ram/ram_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/reg_module/sram_reg2/addr1_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk fall@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 3.059ns (47.163%)  route 3.427ns (52.837%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.415 - 7.500 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.723     5.431    prog_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  prog_ram/ram_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.885 r  prog_ram/ram_reg_2_1/DOBDO[1]
                         net (fo=2, routed)           1.016     8.901    core/dec/instruction_in[21]
    SLICE_X6Y48          LUT6 (Prop_lut6_I1_O)        0.124     9.025 r  core/dec/wReg_s2_out[1]_INST_0_i_2/O
                         net (fo=3, routed)           1.343    10.367    core/dec/wReg_s2_out[1]_INST_0_i_2_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.149    10.516 r  core/dec/wReg_s2_out[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.734    11.250    core/dec/wreg_s2[1]
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.332    11.582 r  core/dec/wReg_s2_out[1]_INST_0/O
                         net (fo=2, routed)           0.334    11.917    core/reg_module/sram_reg2/addr1[1]
    SLICE_X24Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        7.500     7.500 f  
    U18                                               0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.959 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.839    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.930 f  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.485    12.415    core/reg_module/sram_reg2/clk0
    SLICE_X24Y54         FDRE                                         r  core/reg_module/sram_reg2/addr1_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.277    12.692    
                         clock uncertainty           -0.035    12.656    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)       -0.040    12.616    core/reg_module/sram_reg2/addr1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            uart_module/fftx/WrAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        11.898ns  (logic 5.137ns (43.175%)  route 6.761ns (56.825%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 17.996 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[0]
                         net (fo=1, routed)           1.050     8.913    core/reg_module/wR1out[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.037 r  core/reg_module/r1out[0]_INST_0/O
                         net (fo=2, routed)           0.591     9.628    core/wRs1Data_toFlush[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  core/addr[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.539    10.292    core/wForwardAddr[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.818 r  core/addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    core/addr[3]_INST_0_i_1_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  core/addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    core/addr[7]_INST_0_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  core/addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    core/addr[11]_INST_0_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  core/addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    core/addr[15]_INST_0_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  core/addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    core/addr[19]_INST_0_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  core/addr[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.569    12.177    core/addr0[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.480 r  core/addr[21]_INST_0/O
                         net (fo=1, routed)           0.942    13.422    wCoreAddr[21]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  ram_i_7/O
                         net (fo=1, routed)           0.517    14.063    ram_i_7_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.187 f  ram_i_3/O
                         net (fo=5, routed)           0.961    15.148    ram_i_3_n_0
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.116    15.264 r  uart_module_i_12/O
                         net (fo=3, routed)           0.571    15.835    uart_module/wrEn
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.328    16.163 r  uart_module/fftx_i_9/O
                         net (fo=2, routed)           0.308    16.471    uart_module/fftx/FfWrEn
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.595 r  uart_module/fftx/WrAddr[7]_i_2/O
                         net (fo=8, routed)           0.712    17.307    uart_module/fftx/p_0_in
    SLICE_X37Y51         FDRE                                         r  uart_module/fftx/WrAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.566    17.996    uart_module/fftx/clk
    SLICE_X37Y51         FDRE                                         r  uart_module/fftx/WrAddr_reg[3]/C
                         clock pessimism              0.391    18.387    
                         clock uncertainty           -0.035    18.352    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    18.147    uart_module/fftx/WrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.147    
                         arrival time                         -17.307    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            uart_module/fftx/WrAddr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        11.898ns  (logic 5.137ns (43.175%)  route 6.761ns (56.825%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 17.996 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[0]
                         net (fo=1, routed)           1.050     8.913    core/reg_module/wR1out[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.037 r  core/reg_module/r1out[0]_INST_0/O
                         net (fo=2, routed)           0.591     9.628    core/wRs1Data_toFlush[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  core/addr[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.539    10.292    core/wForwardAddr[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.818 r  core/addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    core/addr[3]_INST_0_i_1_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  core/addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    core/addr[7]_INST_0_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  core/addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    core/addr[11]_INST_0_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  core/addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    core/addr[15]_INST_0_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  core/addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    core/addr[19]_INST_0_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  core/addr[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.569    12.177    core/addr0[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.480 r  core/addr[21]_INST_0/O
                         net (fo=1, routed)           0.942    13.422    wCoreAddr[21]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  ram_i_7/O
                         net (fo=1, routed)           0.517    14.063    ram_i_7_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.187 f  ram_i_3/O
                         net (fo=5, routed)           0.961    15.148    ram_i_3_n_0
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.116    15.264 r  uart_module_i_12/O
                         net (fo=3, routed)           0.571    15.835    uart_module/wrEn
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.328    16.163 r  uart_module/fftx_i_9/O
                         net (fo=2, routed)           0.308    16.471    uart_module/fftx/FfWrEn
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.595 r  uart_module/fftx/WrAddr[7]_i_2/O
                         net (fo=8, routed)           0.712    17.307    uart_module/fftx/p_0_in
    SLICE_X37Y51         FDRE                                         r  uart_module/fftx/WrAddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.566    17.996    uart_module/fftx/clk
    SLICE_X37Y51         FDRE                                         r  uart_module/fftx/WrAddr_reg[4]/C
                         clock pessimism              0.391    18.387    
                         clock uncertainty           -0.035    18.352    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    18.147    uart_module/fftx/WrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         18.147    
                         arrival time                         -17.307    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            uart_module/fftx/WrAddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        11.898ns  (logic 5.137ns (43.175%)  route 6.761ns (56.825%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 17.996 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[0]
                         net (fo=1, routed)           1.050     8.913    core/reg_module/wR1out[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.037 r  core/reg_module/r1out[0]_INST_0/O
                         net (fo=2, routed)           0.591     9.628    core/wRs1Data_toFlush[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  core/addr[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.539    10.292    core/wForwardAddr[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.818 r  core/addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    core/addr[3]_INST_0_i_1_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  core/addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    core/addr[7]_INST_0_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  core/addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    core/addr[11]_INST_0_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  core/addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    core/addr[15]_INST_0_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  core/addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    core/addr[19]_INST_0_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  core/addr[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.569    12.177    core/addr0[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.480 r  core/addr[21]_INST_0/O
                         net (fo=1, routed)           0.942    13.422    wCoreAddr[21]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  ram_i_7/O
                         net (fo=1, routed)           0.517    14.063    ram_i_7_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.187 f  ram_i_3/O
                         net (fo=5, routed)           0.961    15.148    ram_i_3_n_0
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.116    15.264 r  uart_module_i_12/O
                         net (fo=3, routed)           0.571    15.835    uart_module/wrEn
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.328    16.163 r  uart_module/fftx_i_9/O
                         net (fo=2, routed)           0.308    16.471    uart_module/fftx/FfWrEn
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.595 r  uart_module/fftx/WrAddr[7]_i_2/O
                         net (fo=8, routed)           0.712    17.307    uart_module/fftx/p_0_in
    SLICE_X37Y51         FDRE                                         r  uart_module/fftx/WrAddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.566    17.996    uart_module/fftx/clk
    SLICE_X37Y51         FDRE                                         r  uart_module/fftx/WrAddr_reg[5]/C
                         clock pessimism              0.391    18.387    
                         clock uncertainty           -0.035    18.352    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    18.147    uart_module/fftx/WrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         18.147    
                         arrival time                         -17.307    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            io_port_module/rPVL_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 5.039ns (43.311%)  route 6.595ns (56.689%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 17.919 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[0]
                         net (fo=1, routed)           1.050     8.913    core/reg_module/wR1out[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.037 r  core/reg_module/r1out[0]_INST_0/O
                         net (fo=2, routed)           0.591     9.628    core/wRs1Data_toFlush[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  core/addr[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.539    10.292    core/wForwardAddr[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.818 r  core/addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    core/addr[3]_INST_0_i_1_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  core/addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    core/addr[7]_INST_0_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  core/addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    core/addr[11]_INST_0_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  core/addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    core/addr[15]_INST_0_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  core/addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    core/addr[19]_INST_0_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  core/addr[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.569    12.177    core/addr0[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.480 r  core/addr[21]_INST_0/O
                         net (fo=1, routed)           0.942    13.422    wCoreAddr[21]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  ram_i_7/O
                         net (fo=1, routed)           0.517    14.063    ram_i_7_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.187 f  ram_i_3/O
                         net (fo=5, routed)           0.961    15.148    ram_i_3_n_0
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.116    15.264 r  uart_module_i_12/O
                         net (fo=3, routed)           0.921    16.185    io_port_module/wrEn
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.354    16.539 r  io_port_module/rPVL[7]_i_1/O
                         net (fo=8, routed)           0.504    17.043    io_port_module/rPVL[0]
    SLICE_X34Y58         FDRE                                         r  io_port_module/rPVL_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    17.919    io_port_module/clk
    SLICE_X34Y58         FDRE                                         r  io_port_module/rPVL_reg[3]/C
                         clock pessimism              0.391    18.310    
                         clock uncertainty           -0.035    18.275    
    SLICE_X34Y58         FDRE (Setup_fdre_C_CE)      -0.373    17.902    io_port_module/rPVL_reg[3]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -17.043    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            io_port_module/rPVL_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 5.039ns (43.311%)  route 6.595ns (56.689%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 17.919 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[0]
                         net (fo=1, routed)           1.050     8.913    core/reg_module/wR1out[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.037 r  core/reg_module/r1out[0]_INST_0/O
                         net (fo=2, routed)           0.591     9.628    core/wRs1Data_toFlush[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  core/addr[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.539    10.292    core/wForwardAddr[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.818 r  core/addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    core/addr[3]_INST_0_i_1_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  core/addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    core/addr[7]_INST_0_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  core/addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    core/addr[11]_INST_0_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  core/addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    core/addr[15]_INST_0_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  core/addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    core/addr[19]_INST_0_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  core/addr[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.569    12.177    core/addr0[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.480 r  core/addr[21]_INST_0/O
                         net (fo=1, routed)           0.942    13.422    wCoreAddr[21]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  ram_i_7/O
                         net (fo=1, routed)           0.517    14.063    ram_i_7_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.187 f  ram_i_3/O
                         net (fo=5, routed)           0.961    15.148    ram_i_3_n_0
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.116    15.264 r  uart_module_i_12/O
                         net (fo=3, routed)           0.921    16.185    io_port_module/wrEn
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.354    16.539 r  io_port_module/rPVL[7]_i_1/O
                         net (fo=8, routed)           0.504    17.043    io_port_module/rPVL[0]
    SLICE_X34Y58         FDRE                                         r  io_port_module/rPVL_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    17.919    io_port_module/clk
    SLICE_X34Y58         FDRE                                         r  io_port_module/rPVL_reg[5]/C
                         clock pessimism              0.391    18.310    
                         clock uncertainty           -0.035    18.275    
    SLICE_X34Y58         FDRE (Setup_fdre_C_CE)      -0.373    17.902    io_port_module/rPVL_reg[5]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -17.043    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            io_port_module/rPVL_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 5.039ns (43.319%)  route 6.593ns (56.681%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 17.919 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[0]
                         net (fo=1, routed)           1.050     8.913    core/reg_module/wR1out[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.037 r  core/reg_module/r1out[0]_INST_0/O
                         net (fo=2, routed)           0.591     9.628    core/wRs1Data_toFlush[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  core/addr[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.539    10.292    core/wForwardAddr[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.818 r  core/addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    core/addr[3]_INST_0_i_1_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  core/addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    core/addr[7]_INST_0_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  core/addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    core/addr[11]_INST_0_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  core/addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    core/addr[15]_INST_0_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  core/addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    core/addr[19]_INST_0_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  core/addr[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.569    12.177    core/addr0[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.480 r  core/addr[21]_INST_0/O
                         net (fo=1, routed)           0.942    13.422    wCoreAddr[21]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  ram_i_7/O
                         net (fo=1, routed)           0.517    14.063    ram_i_7_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.187 f  ram_i_3/O
                         net (fo=5, routed)           0.961    15.148    ram_i_3_n_0
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.116    15.264 r  uart_module_i_12/O
                         net (fo=3, routed)           0.921    16.185    io_port_module/wrEn
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.354    16.539 r  io_port_module/rPVL[7]_i_1/O
                         net (fo=8, routed)           0.502    17.041    io_port_module/rPVL[0]
    SLICE_X34Y57         FDRE                                         r  io_port_module/rPVL_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    17.919    io_port_module/clk
    SLICE_X34Y57         FDRE                                         r  io_port_module/rPVL_reg[4]/C
                         clock pessimism              0.391    18.310    
                         clock uncertainty           -0.035    18.275    
    SLICE_X34Y57         FDRE (Setup_fdre_C_CE)      -0.373    17.902    io_port_module/rPVL_reg[4]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -17.041    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            io_port_module/rPVL_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 5.039ns (43.319%)  route 6.593ns (56.681%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 17.919 - 13.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.701     5.409    core/reg_module/sram_reg1/clk0
    RAMB36_X1Y12         RAMB36E1                                     r  core/reg_module/sram_reg1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.863 r  core/reg_module/sram_reg1/mem_reg/DOBDO[0]
                         net (fo=1, routed)           1.050     8.913    core/reg_module/wR1out[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.037 r  core/reg_module/r1out[0]_INST_0/O
                         net (fo=2, routed)           0.591     9.628    core/wRs1Data_toFlush[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  core/addr[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.539    10.292    core/wForwardAddr[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.818 r  core/addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.818    core/addr[3]_INST_0_i_1_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.932 r  core/addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.932    core/addr[7]_INST_0_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.046 r  core/addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.046    core/addr[11]_INST_0_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.160 r  core/addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.160    core/addr[15]_INST_0_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  core/addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.274    core/addr[19]_INST_0_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  core/addr[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.569    12.177    core/addr0[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.480 r  core/addr[21]_INST_0/O
                         net (fo=1, routed)           0.942    13.422    wCoreAddr[21]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  ram_i_7/O
                         net (fo=1, routed)           0.517    14.063    ram_i_7_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.187 f  ram_i_3/O
                         net (fo=5, routed)           0.961    15.148    ram_i_3_n_0
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.116    15.264 r  uart_module_i_12/O
                         net (fo=3, routed)           0.921    16.185    io_port_module/wrEn
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.354    16.539 r  io_port_module/rPVL[7]_i_1/O
                         net (fo=8, routed)           0.502    17.041    io_port_module/rPVL[0]
    SLICE_X34Y57         FDRE                                         r  io_port_module/rPVL_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    U18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    16.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.489    17.919    io_port_module/clk
    SLICE_X34Y57         FDRE                                         r  io_port_module/rPVL_reg[6]/C
                         clock pessimism              0.391    18.310    
                         clock uncertainty           -0.035    18.275    
    SLICE_X34Y57         FDRE (Setup_fdre_C_CE)      -0.373    17.902    io_port_module/rPVL_reg[6]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -17.041    
  -------------------------------------------------------------------
                         slack                                  0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 uart_module/tx_module/rBitInCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            uart_module/tx_module/rBitInCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.991%)  route 0.148ns (50.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.562     1.512    uart_module/tx_module/clk
    SLICE_X34Y50         FDRE                                         r  uart_module/tx_module/rBitInCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  uart_module/tx_module/rBitInCnt_reg[8]/Q
                         net (fo=1, routed)           0.148     1.808    uart_module/tx_module/p_2_in[9]
    SLICE_X34Y49         FDRE                                         r  uart_module/tx_module/rBitInCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.833     2.031    uart_module/tx_module/clk
    SLICE_X34Y49         FDRE                                         r  uart_module/tx_module/rBitInCnt_reg[9]/C
                         clock pessimism             -0.247     1.784    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.006     1.790    uart_module/tx_module/rBitInCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core/dec/reg_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/dec/rReg_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.559     1.509    core/dec/clk
    SLICE_X22Y52         FDRE                                         r  core/dec/reg_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  core/dec/reg_d_reg[3]/Q
                         net (fo=6, routed)           0.238     1.889    core/dec/imm13_b[3]
    SLICE_X18Y51         FDRE                                         r  core/dec/rReg_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.831     2.029    core/dec/clk
    SLICE_X18Y51         FDRE                                         r  core/dec/rReg_d2_reg[3]/C
                         clock pessimism             -0.252     1.777    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.066     1.843    core/dec/rReg_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 core/dec/reg_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/dec/rReg_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.546%)  route 0.256ns (64.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.559     1.509    core/dec/clk
    SLICE_X22Y52         FDRE                                         r  core/dec/reg_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  core/dec/reg_d_reg[2]/Q
                         net (fo=6, routed)           0.256     1.906    core/dec/imm13_b[2]
    SLICE_X18Y51         FDRE                                         r  core/dec/rReg_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.831     2.029    core/dec/clk
    SLICE_X18Y51         FDRE                                         r  core/dec/rReg_d2_reg[2]/C
                         clock pessimism             -0.252     1.777    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.070     1.847    core/dec/rReg_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 core/dec/reg_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/dec/rReg_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.322%)  route 0.258ns (64.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.559     1.509    core/dec/clk
    SLICE_X22Y52         FDRE                                         r  core/dec/reg_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  core/dec/reg_d_reg[1]/Q
                         net (fo=6, routed)           0.258     1.908    core/dec/imm13_b[1]
    SLICE_X17Y51         FDRE                                         r  core/dec/rReg_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.831     2.029    core/dec/clk
    SLICE_X17Y51         FDRE                                         r  core/dec/rReg_d2_reg[1]/C
                         clock pessimism             -0.252     1.777    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.070     1.847    core/dec/rReg_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rx_echo_module/tx_fifo/RdAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            rx_echo_module/tx_fifo/buffer_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.976%)  route 0.173ns (55.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.559     1.509    rx_echo_module/tx_fifo/clk
    SLICE_X26Y36         FDRE                                         r  rx_echo_module/tx_fifo/RdAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rx_echo_module/tx_fifo/RdAddr_reg[3]/Q
                         net (fo=7, routed)           0.173     1.823    rx_echo_module/tx_fifo/RdAddr_reg[3]
    RAMB18_X1Y14         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.868     2.066    rx_echo_module/tx_fifo/clk
    RAMB18_X1Y14         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.567    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.750    rx_echo_module/tx_fifo/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 core/dec/imm32_u_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/brancher/rAdder_jal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.645%)  route 0.250ns (57.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.558     1.508    core/dec/clk
    SLICE_X23Y54         FDRE                                         r  core/dec/imm32_u_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  core/dec/imm32_u_reg[23]/Q
                         net (fo=4, routed)           0.250     1.899    core/wimm32_u[23]
    SLICE_X18Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.944 r  core/brancher_i_12/O
                         net (fo=1, routed)           0.000     1.944    core/brancher/imm21_j[3]
    SLICE_X18Y55         FDRE                                         r  core/brancher/rAdder_jal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.830     2.028    core/brancher/clk
    SLICE_X18Y55         FDRE                                         r  core/brancher/rAdder_jal_reg[4]/C
                         clock pessimism             -0.252     1.776    
    SLICE_X18Y55         FDRE (Hold_fdre_C_D)         0.091     1.867    core/brancher/rAdder_jal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rx_echo_module/tx_fifo/RdAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            rx_echo_module/tx_fifo/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.969%)  route 0.187ns (57.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.559     1.509    rx_echo_module/tx_fifo/clk
    SLICE_X26Y36         FDRE                                         r  rx_echo_module/tx_fifo/RdAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rx_echo_module/tx_fifo/RdAddr_reg[5]/Q
                         net (fo=5, routed)           0.187     1.837    rx_echo_module/tx_fifo/RdAddr_reg[5]
    RAMB18_X1Y14         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.868     2.066    rx_echo_module/tx_fifo/clk
    RAMB18_X1Y14         RAMB18E1                                     r  rx_echo_module/tx_fifo/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.567    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.750    rx_echo_module/tx_fifo/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 core/rpc/rPC_current_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/brancher/rPc_current_reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.466%)  route 0.280ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.556     1.506    core/rpc/clk
    SLICE_X21Y61         FDRE                                         r  core/rpc/rPC_current_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  core/rpc/rPC_current_reg[27]/Q
                         net (fo=5, routed)           0.280     1.928    core/brancher/pc_current[27]
    SLICE_X22Y68         FDRE                                         r  core/brancher/rPc_current_reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.818     2.016    core/brancher/clk
    SLICE_X22Y68         FDRE                                         r  core/brancher/rPc_current_reg1_reg[27]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X22Y68         FDRE (Hold_fdre_C_D)         0.070     1.834    core/brancher/rPc_current_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_module/tx_module/rRdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            uart_module/tx_module/rParData_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.950%)  route 0.268ns (59.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.591     1.541    uart_module/tx_module/clk
    SLICE_X36Y49         FDRE                                         r  uart_module/tx_module/rRdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.682 f  uart_module/tx_module/rRdEn_reg/Q
                         net (fo=14, routed)          0.268     1.950    uart_module/tx_module/rRdEn
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.995 r  uart_module/tx_module/rParData[0]_i_3/O
                         net (fo=1, routed)           0.000     1.995    uart_module/tx_module/rParData[0]_i_3_n_0
    SLICE_X36Y50         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.859     2.057    uart_module/tx_module/clk
    SLICE_X36Y50         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
                         clock pessimism             -0.247     1.810    
    SLICE_X36Y50         FDSE (Hold_fdse_C_D)         0.091     1.901    uart_module/tx_module/rParData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 core/dec/imm32_u_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            core/brancher/rAdder_jal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.903%)  route 0.269ns (59.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.558     1.508    core/dec/clk
    SLICE_X23Y54         FDRE                                         r  core/dec/imm32_u_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  core/dec/imm32_u_reg[21]/Q
                         net (fo=4, routed)           0.269     1.918    core/wimm32_u[21]
    SLICE_X17Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.963 r  core/brancher_i_14/O
                         net (fo=1, routed)           0.000     1.963    core/brancher/imm21_j[1]
    SLICE_X17Y53         FDRE                                         r  core/brancher/rAdder_jal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.830     2.028    core/brancher/clk
    SLICE_X17Y53         FDRE                                         r  core/brancher/rAdder_jal_reg[2]/C
                         clock pessimism             -0.252     1.776    
    SLICE_X17Y53         FDRE (Hold_fdre_C_D)         0.091     1.867    core/brancher/rAdder_jal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         13.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X1Y12  core/reg_module/sram_reg1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X1Y11  core/reg_module/sram_reg2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X0Y11  prog_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X0Y7   prog_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X1Y8   prog_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X0Y6   prog_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X0Y10  prog_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X0Y9   prog_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X1Y9   prog_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.000      10.056     RAMB36_X0Y8   prog_ram/ram_reg_3_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X37Y54  progEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X37Y54  progEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X40Y53  progEn_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X40Y53  progEn_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X19Y52  rCoreClkEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X19Y52  rCoreClkEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X24Y62  core/rCond_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X24Y62  core/rCond_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X22Y53  core/rHazardRs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X22Y53  core/rHazardRs1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X13Y59  core/reg_module/sram_reg1/addr1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X13Y59  core/reg_module/sram_reg1/addr1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X11Y54  core/reg_module/sram_reg1/addr1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X11Y54  core/reg_module/sram_reg1/addr1_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X24Y54  core/reg_module/sram_reg1/addr1_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X24Y54  core/reg_module/sram_reg1/addr1_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X25Y59  core/reg_module/sram_reg1/addr1_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X25Y59  core/reg_module/sram_reg1/addr1_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X27Y60  core/reg_module/sram_reg1/addr1_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X27Y60  core/reg_module/sram_reg1/addr1_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rDDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.311ns (53.593%)  route 3.733ns (46.407%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  io_port_module/rDDR_reg[3]/Q
                         net (fo=3, routed)           0.670     6.518    wPort_ddr[3]
    SLICE_X35Y57         LUT1 (Prop_lut1_I0_O)        0.301     6.819 f  GEN_PIN[3].iobuf_inst_i_1/O
                         net (fo=1, routed)           3.062     9.882    GEN_PIN[3].iobuf_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    13.413 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.413    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 4.385ns (55.534%)  route 3.511ns (44.466%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  io_port_module/rDDR_reg[5]/Q
                         net (fo=3, routed)           1.108     6.956    wPort_ddr[5]
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.296     7.252 f  GEN_PIN[5].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.403     9.655    GEN_PIN[5].iobuf_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611    13.266 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.266    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 4.189ns (54.465%)  route 3.502ns (45.535%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  io_port_module/rDDR_reg[4]/Q
                         net (fo=3, routed)           0.807     6.695    wPort_ddr[4]
    SLICE_X35Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.819 f  GEN_PIN[4].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.696     9.515    GEN_PIN[4].iobuf_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    13.062 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.062    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 4.203ns (55.811%)  route 3.328ns (44.189%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  io_port_module/rDDR_reg[6]/Q
                         net (fo=3, routed)           0.809     6.697    wPort_ddr[6]
    SLICE_X35Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.821 f  GEN_PIN[6].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.519     9.340    GEN_PIN[6].iobuf_inst/T
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561    12.902 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.902    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 4.196ns (57.666%)  route 3.081ns (42.334%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  io_port_module/rDDR_reg[2]/Q
                         net (fo=3, routed)           1.343     7.231    wPort_ddr[2]
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.355 f  GEN_PIN[2].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.738     9.093    GEN_PIN[2].iobuf_inst/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.647 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.647    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 3.990ns (55.935%)  route 3.143ns (44.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.671     5.378    rx_echo_module/tx_module/clk
    SLICE_X26Y40         FDSE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDSE (Prop_fdse_C_Q)         0.456     5.834 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           3.143     8.977    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.511 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000    12.511    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 4.301ns (60.440%)  route 2.815ns (39.560%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  io_port_module/rDDR_reg[1]/Q
                         net (fo=3, routed)           0.808     6.656    wPort_ddr[1]
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.295     6.951 f  GEN_PIN[1].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.008     8.958    GEN_PIN[1].iobuf_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    12.487 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.487    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 4.178ns (59.172%)  route 2.883ns (40.828%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  io_port_module/rDDR_reg[0]/Q
                         net (fo=3, routed)           0.831     6.719    wPort_ddr[0]
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.843 f  GEN_PIN[0].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.052     8.895    GEN_PIN[0].iobuf_inst/T
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536    12.432 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.432    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.310ns (61.211%)  route 2.731ns (38.789%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.663     5.370    io_port_module/clk
    SLICE_X34Y56         FDRE                                         r  io_port_module/rDDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  io_port_module/rDDR_reg[7]/Q
                         net (fo=3, routed)           0.906     6.755    wPort_ddr[7]
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.298     7.053 f  GEN_PIN[7].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.825     8.877    GEN_PIN[7].iobuf_inst/T
    J20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534    12.411 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.411    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.098ns  (logic 3.979ns (65.255%)  route 2.119ns (34.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.742     5.449    uart_module/tx_module/clk
    SLICE_X36Y50         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDSE (Prop_fdse_C_Q)         0.456     5.905 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.119     8.024    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.523    11.547 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.547    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 progEn_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            statusLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.373ns (80.821%)  route 0.326ns (19.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.590     1.540    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  progEn_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  progEn_reg_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.007    progEn_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.239 r  statusLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.239    statusLED
    M14                                                               r  statusLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.378ns (72.201%)  route 0.531ns (27.799%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.561     1.511    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rPVL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  io_port_module/rPVL_reg[1]/Q
                         net (fo=2, routed)           0.531     2.206    GEN_PIN[1].iobuf_inst/I
    K16                  OBUFT (Prop_obuft_I_O)       1.214     3.420 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.420    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.365ns (71.930%)  route 0.533ns (28.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.589     1.539    uart_module/tx_module/clk
    SLICE_X36Y50         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.533     2.213    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.224     3.437 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.437    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.404ns (71.142%)  route 0.569ns (28.858%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.561     1.511    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rPVL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  io_port_module/rPVL_reg[2]/Q
                         net (fo=2, routed)           0.569     2.245    GEN_PIN[2].iobuf_inst/I
    M15                  OBUFT (Prop_obuft_I_O)       1.240     3.485 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.485    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.386ns (69.973%)  route 0.595ns (30.027%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.561     1.511    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rPVL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  io_port_module/rPVL_reg[0]/Q
                         net (fo=2, routed)           0.595     2.270    GEN_PIN[0].iobuf_inst/I
    J16                  OBUFT (Prop_obuft_I_O)       1.222     3.492 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.492    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.384ns (69.198%)  route 0.616ns (30.802%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.560     1.510    io_port_module/clk
    SLICE_X34Y57         FDRE                                         r  io_port_module/rPVL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  io_port_module/rPVL_reg[7]/Q
                         net (fo=2, routed)           0.616     2.290    GEN_PIN[7].iobuf_inst/I
    J20                  OBUFT (Prop_obuft_I_O)       1.220     3.510 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.510    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.411ns (62.751%)  route 0.837ns (37.249%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.560     1.510    io_port_module/clk
    SLICE_X34Y57         FDRE                                         r  io_port_module/rPVL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  io_port_module/rPVL_reg[6]/Q
                         net (fo=2, routed)           0.837     2.512    GEN_PIN[6].iobuf_inst/I
    L16                  OBUFT (Prop_obuft_I_O)       1.247     3.759 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.759    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.397ns (61.661%)  route 0.868ns (38.339%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.560     1.510    io_port_module/clk
    SLICE_X34Y57         FDRE                                         r  io_port_module/rPVL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  io_port_module/rPVL_reg[4]/Q
                         net (fo=2, routed)           0.868     2.543    GEN_PIN[4].iobuf_inst/I
    D19                  OBUFT (Prop_obuft_I_O)       1.233     3.776 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.776    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.460ns (62.547%)  route 0.874ns (37.453%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.560     1.510    io_port_module/clk
    SLICE_X34Y58         FDRE                                         r  io_port_module/rPVL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  io_port_module/rPVL_reg[5]/Q
                         net (fo=2, routed)           0.874     2.549    GEN_PIN[5].iobuf_inst/I
    M17                  OBUFT (Prop_obuft_I_O)       1.296     3.844 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.844    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.381ns (58.570%)  route 0.977ns (41.430%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.560     1.510    io_port_module/clk
    SLICE_X34Y58         FDRE                                         r  io_port_module/rPVL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  io_port_module/rPVL_reg[3]/Q
                         net (fo=2, routed)           0.977     2.651    GEN_PIN[3].iobuf_inst/I
    E18                  OBUFT (Prop_obuft_I_O)       1.217     3.869 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.869    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           476 Endpoints
Min Delay           476 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 2.203ns (22.560%)  route 7.561ns (77.439%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          3.726     5.203    core/dec/rstB
    SLICE_X16Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.353 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.846     6.199    core/dec/wreg_s2[2]
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.328     6.527 r  core/dec/hazardS2_2_INST_0/O
                         net (fo=4, routed)           1.167     7.694    core/wHazard_2_Rs2_toFlush
    SLICE_X23Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.818 r  core/rRs2DataBP[31]_i_4/O
                         net (fo=32, routed)          1.822     9.640    core/rRs2DataBP[31]_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.764 r  core/rRs2DataBP[26]_i_1/O
                         net (fo=1, routed)           0.000     9.764    core/rRs2DataBP[26]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  core/rRs2DataBP_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.482     4.912    core/clk
    SLICE_X30Y66         FDRE                                         r  core/rRs2DataBP_reg[26]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 2.079ns (21.311%)  route 7.676ns (78.689%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          3.726     5.203    core/dec/rstB
    SLICE_X16Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.353 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.846     6.199    core/dec/wreg_s2[2]
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.328     6.527 r  core/dec/hazardS2_2_INST_0/O
                         net (fo=4, routed)           1.345     7.872    core/wHazard_2_Rs2_toFlush
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.996 r  core/rRs2DataBP[31]_i_1/O
                         net (fo=32, routed)          1.758     9.754    core/rRs2DataBP[31]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  core/rRs2DataBP_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.482     4.912    core/clk
    SLICE_X30Y66         FDRE                                         r  core/rRs2DataBP_reg[26]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.730ns  (logic 2.203ns (22.638%)  route 7.528ns (77.361%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          3.726     5.203    core/dec/rstB
    SLICE_X16Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.353 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.846     6.199    core/dec/wreg_s2[2]
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.328     6.527 r  core/dec/hazardS2_2_INST_0/O
                         net (fo=4, routed)           1.167     7.694    core/wHazard_2_Rs2_toFlush
    SLICE_X23Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.818 r  core/rRs2DataBP[31]_i_4/O
                         net (fo=32, routed)          1.788     9.606    core/rRs2DataBP[31]_i_4_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.730 r  core/rRs2DataBP[31]_i_2/O
                         net (fo=1, routed)           0.000     9.730    core/rRs2DataBP[31]_i_2_n_0
    SLICE_X29Y66         FDRE                                         r  core/rRs2DataBP_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.482     4.912    core/clk
    SLICE_X29Y66         FDRE                                         r  core/rRs2DataBP_reg[31]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 2.203ns (22.650%)  route 7.523ns (77.350%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          3.726     5.203    core/dec/rstB
    SLICE_X16Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.353 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.846     6.199    core/dec/wreg_s2[2]
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.328     6.527 r  core/dec/hazardS2_2_INST_0/O
                         net (fo=4, routed)           1.167     7.694    core/wHazard_2_Rs2_toFlush
    SLICE_X23Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.818 r  core/rRs2DataBP[31]_i_4/O
                         net (fo=32, routed)          1.783     9.601    core/rRs2DataBP[31]_i_4_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.725 r  core/rRs2DataBP[21]_i_1/O
                         net (fo=1, routed)           0.000     9.725    core/rRs2DataBP[21]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  core/rRs2DataBP_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.482     4.912    core/clk
    SLICE_X29Y66         FDRE                                         r  core/rRs2DataBP_reg[21]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.711ns  (logic 2.079ns (21.406%)  route 7.633ns (78.594%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          3.726     5.203    core/dec/rstB
    SLICE_X16Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.353 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.846     6.199    core/dec/wreg_s2[2]
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.328     6.527 r  core/dec/hazardS2_2_INST_0/O
                         net (fo=4, routed)           1.345     7.872    core/wHazard_2_Rs2_toFlush
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.996 r  core/rRs2DataBP[31]_i_1/O
                         net (fo=32, routed)          1.715     9.711    core/rRs2DataBP[31]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  core/rRs2DataBP_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.481     4.911    core/clk
    SLICE_X26Y67         FDRE                                         r  core/rRs2DataBP_reg[28]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/dec/imm12_i_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.682ns  (logic 2.311ns (23.867%)  route 7.371ns (76.133%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          4.349     5.826    core/dec/rstB
    SLICE_X7Y48          LUT2 (Prop_lut2_I0_O)        0.150     5.976 r  core/dec/op_intRegReg_i_7/O
                         net (fo=10, routed)          1.406     7.382    core/dec/op_intRegReg_i_7_n_0
    SLICE_X17Y51         LUT5 (Prop_lut5_I3_O)        0.352     7.734 f  core/dec/op_memSt_i_1/O
                         net (fo=7, routed)           0.640     8.373    core/dec/op_memSt0
    SLICE_X17Y52         LUT6 (Prop_lut6_I3_O)        0.332     8.705 r  core/dec/imm12_i_s[11]_i_1/O
                         net (fo=7, routed)           0.976     9.682    core/dec/imm12_i_s[11]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  core/dec/imm12_i_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.484     4.914    core/dec/clk
    SLICE_X23Y58         FDRE                                         r  core/dec/imm12_i_s_reg[5]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/dec/imm12_i_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.682ns  (logic 2.311ns (23.867%)  route 7.371ns (76.133%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          4.349     5.826    core/dec/rstB
    SLICE_X7Y48          LUT2 (Prop_lut2_I0_O)        0.150     5.976 r  core/dec/op_intRegReg_i_7/O
                         net (fo=10, routed)          1.406     7.382    core/dec/op_intRegReg_i_7_n_0
    SLICE_X17Y51         LUT5 (Prop_lut5_I3_O)        0.352     7.734 f  core/dec/op_memSt_i_1/O
                         net (fo=7, routed)           0.640     8.373    core/dec/op_memSt0
    SLICE_X17Y52         LUT6 (Prop_lut6_I3_O)        0.332     8.705 r  core/dec/imm12_i_s[11]_i_1/O
                         net (fo=7, routed)           0.976     9.682    core/dec/imm12_i_s[11]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  core/dec/imm12_i_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.484     4.914    core/dec/clk
    SLICE_X23Y58         FDRE                                         r  core/dec/imm12_i_s_reg[6]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/dec/imm12_i_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.682ns  (logic 2.311ns (23.867%)  route 7.371ns (76.133%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          4.349     5.826    core/dec/rstB
    SLICE_X7Y48          LUT2 (Prop_lut2_I0_O)        0.150     5.976 r  core/dec/op_intRegReg_i_7/O
                         net (fo=10, routed)          1.406     7.382    core/dec/op_intRegReg_i_7_n_0
    SLICE_X17Y51         LUT5 (Prop_lut5_I3_O)        0.352     7.734 f  core/dec/op_memSt_i_1/O
                         net (fo=7, routed)           0.640     8.373    core/dec/op_memSt0
    SLICE_X17Y52         LUT6 (Prop_lut6_I3_O)        0.332     8.705 r  core/dec/imm12_i_s[11]_i_1/O
                         net (fo=7, routed)           0.976     9.682    core/dec/imm12_i_s[11]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  core/dec/imm12_i_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.484     4.914    core/dec/clk
    SLICE_X23Y58         FDRE                                         r  core/dec/imm12_i_s_reg[9]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.605ns  (logic 2.203ns (22.934%)  route 7.402ns (77.066%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          3.726     5.203    core/dec/rstB
    SLICE_X16Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.353 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.846     6.199    core/dec/wreg_s2[2]
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.328     6.527 r  core/dec/hazardS2_2_INST_0/O
                         net (fo=4, routed)           1.167     7.694    core/wHazard_2_Rs2_toFlush
    SLICE_X23Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.818 r  core/rRs2DataBP[31]_i_4/O
                         net (fo=32, routed)          1.663     9.481    core/rRs2DataBP[31]_i_4_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.605 r  core/rRs2DataBP[30]_i_1/O
                         net (fo=1, routed)           0.000     9.605    core/rRs2DataBP[30]_i_1_n_0
    SLICE_X30Y63         FDRE                                         r  core/rRs2DataBP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.484     4.914    core/clk
    SLICE_X30Y63         FDRE                                         r  core/rRs2DataBP_reg[30]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rRs2DataBP_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.586ns  (logic 2.203ns (22.980%)  route 7.383ns (77.020%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          3.726     5.203    core/dec/rstB
    SLICE_X16Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.353 r  core/dec/wReg_s2_out[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.846     6.199    core/dec/wreg_s2[2]
    SLICE_X18Y50         LUT6 (Prop_lut6_I1_O)        0.328     6.527 r  core/dec/hazardS2_2_INST_0/O
                         net (fo=4, routed)           1.167     7.694    core/wHazard_2_Rs2_toFlush
    SLICE_X23Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.818 r  core/rRs2DataBP[31]_i_4/O
                         net (fo=32, routed)          1.644     9.462    core/rRs2DataBP[31]_i_4_n_0
    SLICE_X27Y67         LUT5 (Prop_lut5_I3_O)        0.124     9.586 r  core/rRs2DataBP[24]_i_1/O
                         net (fo=1, routed)           0.000     9.586    core/rRs2DataBP[24]_i_1_n_0
    SLICE_X27Y67         FDRE                                         r  core/rRs2DataBP_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.481     4.911    core/clk
    SLICE_X27Y67         FDRE                                         r  core/rRs2DataBP_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.232ns (35.009%)  route 0.430ns (64.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  pin[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[7].iobuf_inst/IO
    J20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  GEN_PIN[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.430     0.662    io_port_module/pin[7]
    SLICE_X38Y61         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.856     2.054    io_port_module/clk
    SLICE_X38Y61         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C

Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.672%)  route 0.446ns (66.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pin[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[1].iobuf_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GEN_PIN[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.446     0.672    io_port_module/pin[1]
    SLICE_X36Y54         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    io_port_module/clk
    SLICE_X36Y54         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C

Slack:                    inf
  Source:                 pin[2]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.252ns (35.716%)  route 0.454ns (64.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  pin[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[2].iobuf_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN_PIN[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.706    io_port_module/pin[2]
    SLICE_X40Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.860     2.058    io_port_module/clk
    SLICE_X40Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C

Slack:                    inf
  Source:                 pin[0]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.234ns (28.669%)  route 0.583ns (71.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  pin[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[0].iobuf_inst/IO
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  GEN_PIN[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.583     0.817    io_port_module/pin[0]
    SLICE_X36Y54         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    io_port_module/clk
    SLICE_X36Y54         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C

Slack:                    inf
  Source:                 pin[6]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.259ns (29.016%)  route 0.634ns (70.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  pin[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[6].iobuf_inst/IO
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  GEN_PIN[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.634     0.893    io_port_module/pin[6]
    SLICE_X38Y61         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.856     2.054    io_port_module/clk
    SLICE_X38Y61         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_module/rx_module/rRx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.235ns (26.295%)  route 0.660ns (73.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    F19                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.895    uart_module/rx_module/rx
    SLICE_X33Y59         FDRE                                         r  uart_module/rx_module/rRx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.829     2.027    uart_module/rx_module/clk
    SLICE_X33Y59         FDRE                                         r  uart_module/rx_module/rRx_1_reg/C

Slack:                    inf
  Source:                 progEnB
                            (input port)
  Destination:            progEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.287ns (29.255%)  route 0.694ns (70.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  progEnB (IN)
                         net (fo=0)                   0.000     0.000    progEnB
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  progEnB_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.766    progEnB_IBUF
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.811 r  progEn_i_1/O
                         net (fo=2, routed)           0.170     0.981    p_0_in
    SLICE_X37Y54         FDRE                                         r  progEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.858     2.056    clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  progEn_reg/C

Slack:                    inf
  Source:                 progEnB
                            (input port)
  Destination:            progEn_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.287ns (29.069%)  route 0.701ns (70.931%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  progEnB (IN)
                         net (fo=0)                   0.000     0.000    progEnB
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  progEnB_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.766    progEnB_IBUF
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.811 r  progEn_i_1/O
                         net (fo=2, routed)           0.176     0.988    p_0_in
    SLICE_X40Y53         FDRE                                         r  progEn_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.860     2.058    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  progEn_reg_lopt_replica/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/rx_module/FSM_onehot_rState_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.290ns (28.218%)  route 0.737ns (71.782%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=89, routed)          0.737     0.982    uart_module/rx_module/rstB
    SLICE_X30Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.027 r  uart_module/rx_module/FSM_onehot_rState_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.027    uart_module/rx_module/FSM_onehot_rState_current[2]_i_1_n_0
    SLICE_X30Y52         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.831     2.029    uart_module/rx_module/clk
    SLICE_X30Y52         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[2]/C

Slack:                    inf
  Source:                 pin[5]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.308ns (29.488%)  route 0.737ns (70.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  pin[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[5].iobuf_inst/IO
    M17                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  GEN_PIN[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.737     1.045    io_port_module/pin[5]
    SLICE_X38Y61         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.856     2.054    io_port_module/clk
    SLICE_X38Y61         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/C





