{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 19:08:33 2019 " "Info: Processing started: Wed Nov 27 19:08:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lig -c lig --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lig -c lig --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100khz " "Info: Assuming node \"clk100khz\" is an undefined clock" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 2 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk100khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100khz register count\[8\] register count\[4\] 180.18 MHz 5.55 ns Internal " "Info: Clock \"clk100khz\" has Internal fmax of 180.18 MHz between source register \"count\[8\]\" and destination register \"count\[4\]\" (period= 5.55 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.939 ns + Longest register register " "Info: + Longest register to register delay is 4.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[8\] 1 REG LCFF_X21_Y2_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y2_N17; Fanout = 3; REG Node = 'count\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "" { count[8] } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.571 ns) 1.666 ns rtl~346 2 COMB LCCOMB_X21_Y2_N14 1 " "Info: 2: + IC(1.095 ns) + CELL(0.571 ns) = 1.666 ns; Loc. = LCCOMB_X21_Y2_N14; Fanout = 1; COMB Node = 'rtl~346'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "1.666 ns" { count[8] rtl~346 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.370 ns) 3.074 ns rtl~347 3 COMB LCCOMB_X22_Y1_N28 8 " "Info: 3: + IC(1.038 ns) + CELL(0.370 ns) = 3.074 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 8; COMB Node = 'rtl~347'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "1.408 ns" { rtl~346 rtl~347 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.651 ns) 4.831 ns count~182 4 COMB LCCOMB_X22_Y2_N0 1 " "Info: 4: + IC(1.106 ns) + CELL(0.651 ns) = 4.831 ns; Loc. = LCCOMB_X22_Y2_N0; Fanout = 1; COMB Node = 'count~182'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "1.757 ns" { rtl~347 count~182 } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.939 ns count\[4\] 5 REG LCFF_X22_Y2_N1 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.939 ns; Loc. = LCFF_X22_Y2_N1; Fanout = 3; REG Node = 'count\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.108 ns" { count~182 count[4] } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 34.42 % ) " "Info: Total cell delay = 1.700 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.239 ns ( 65.58 % ) " "Info: Total interconnect delay = 3.239 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "4.939 ns" { count[8] rtl~346 rtl~347 count~182 count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.939 ns" { count[8] rtl~346 rtl~347 count~182 count[4] } { 0.000ns 1.095ns 1.038ns 1.106ns 0.000ns } { 0.000ns 0.571ns 0.370ns 0.651ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.347 ns - Smallest " "Info: - Smallest clock skew is -0.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 3.331 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100khz\" to destination register is 3.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 29 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 29; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "" { clk100khz } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.666 ns) 3.331 ns count\[4\] 2 REG LCFF_X22_Y2_N1 3 " "Info: 2: + IC(1.721 ns) + CELL(0.666 ns) = 3.331 ns; Loc. = LCFF_X22_Y2_N1; Fanout = 3; REG Node = 'count\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "2.387 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 48.33 % ) " "Info: Total cell delay = 1.610 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.721 ns ( 51.67 % ) " "Info: Total interconnect delay = 1.721 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "3.331 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.331 ns" { clk100khz clk100khz~combout count[4] } { 0.000ns 0.000ns 1.721ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 3.678 ns - Longest register " "Info: - Longest clock path from clock \"clk100khz\" to source register is 3.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 29 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 29; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "" { clk100khz } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.666 ns) 3.678 ns count\[8\] 2 REG LCFF_X21_Y2_N17 3 " "Info: 2: + IC(2.068 ns) + CELL(0.666 ns) = 3.678 ns; Loc. = LCFF_X21_Y2_N17; Fanout = 3; REG Node = 'count\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "2.734 ns" { clk100khz count[8] } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 43.77 % ) " "Info: Total cell delay = 1.610 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.068 ns ( 56.23 % ) " "Info: Total interconnect delay = 2.068 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "3.678 ns" { clk100khz count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.678 ns" { clk100khz clk100khz~combout count[8] } { 0.000ns 0.000ns 2.068ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "3.331 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.331 ns" { clk100khz clk100khz~combout count[4] } { 0.000ns 0.000ns 1.721ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "3.678 ns" { clk100khz count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.678 ns" { clk100khz clk100khz~combout count[8] } { 0.000ns 0.000ns 2.068ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "4.939 ns" { count[8] rtl~346 rtl~347 count~182 count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.939 ns" { count[8] rtl~346 rtl~347 count~182 count[4] } { 0.000ns 1.095ns 1.038ns 1.106ns 0.000ns } { 0.000ns 0.571ns 0.370ns 0.651ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "3.331 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.331 ns" { clk100khz clk100khz~combout count[4] } { 0.000ns 0.000ns 1.721ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "3.678 ns" { clk100khz count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.678 ns" { clk100khz clk100khz~combout count[8] } { 0.000ns 0.000ns 2.068ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100khz light\[6\] light\[6\]~reg0 13.385 ns register " "Info: tco from clock \"clk100khz\" to destination pin \"light\[6\]\" through register \"light\[6\]~reg0\" is 13.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 7.770 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to source register is 7.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 29 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 29; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "" { clk100khz } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.970 ns) 3.982 ns clk 2 REG LCFF_X21_Y2_N11 1 " "Info: 2: + IC(2.068 ns) + CELL(0.970 ns) = 3.982 ns; Loc. = LCFF_X21_Y2_N11; Fanout = 1; REG Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "3.038 ns" { clk100khz clk } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(0.000 ns) 6.261 ns clk~clkctrl 3 COMB CLKCTRL_G3 15 " "Info: 3: + IC(2.279 ns) + CELL(0.000 ns) = 6.261 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "2.279 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.770 ns light\[6\]~reg0 4 REG LCFF_X19_Y2_N27 5 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.770 ns; Loc. = LCFF_X19_Y2_N27; Fanout = 5; REG Node = 'light\[6\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "1.509 ns" { clk~clkctrl light[6]~reg0 } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.580 ns ( 33.20 % ) " "Info: Total cell delay = 2.580 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.190 ns ( 66.80 % ) " "Info: Total interconnect delay = 5.190 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "7.770 ns" { clk100khz clk clk~clkctrl light[6]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.770 ns" { clk100khz clk100khz~combout clk clk~clkctrl light[6]~reg0 } { 0.000ns 0.000ns 2.068ns 2.279ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.311 ns + Longest register pin " "Info: + Longest register to pin delay is 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns light\[6\]~reg0 1 REG LCFF_X19_Y2_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N27; Fanout = 5; REG Node = 'light\[6\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "" { light[6]~reg0 } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.095 ns) + CELL(3.216 ns) 5.311 ns light\[6\] 2 PIN PIN_52 0 " "Info: 2: + IC(2.095 ns) + CELL(3.216 ns) = 5.311 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'light\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "5.311 ns" { light[6]~reg0 light[6] } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 60.55 % ) " "Info: Total cell delay = 3.216 ns ( 60.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 39.45 % ) " "Info: Total interconnect delay = 2.095 ns ( 39.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "5.311 ns" { light[6]~reg0 light[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.311 ns" { light[6]~reg0 light[6] } { 0.000ns 2.095ns } { 0.000ns 3.216ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "7.770 ns" { clk100khz clk clk~clkctrl light[6]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.770 ns" { clk100khz clk100khz~combout clk clk~clkctrl light[6]~reg0 } { 0.000ns 0.000ns 2.068ns 2.279ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "5.311 ns" { light[6]~reg0 light[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.311 ns" { light[6]~reg0 light[6] } { 0.000ns 2.095ns } { 0.000ns 3.216ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 19:08:33 2019 " "Info: Processing ended: Wed Nov 27 19:08:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
