// Seed: 893744528
`timescale 1ps / 1ps
module module_0 #(
    parameter id_3 = 32'd39
) (
    id_1
);
  input id_1;
  reg id_2;
  always @(1 or ~id_1) id_2 <= id_2;
  logic _id_3;
  always @(1) begin
    id_1[id_3 : 1] <= 1;
  end
endmodule
