INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qyliu/ECE527_MP1_Parta/ECE527_MP1_Parta.sim/sim_1/synth/timing/xsim/mp1a_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp1a
INFO: [VRFC 10-311] analyzing module glbl
