<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/47656B2A-AD76-4F65-AC28-26EA91F155EB"><gtr:id>47656B2A-AD76-4F65-AC28-26EA91F155EB</gtr:id><gtr:name>University of Malaga</gtr:name><gtr:address><gtr:line1>Campus de Teatinos</gtr:line1><gtr:region>Outside UK</gtr:region></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/47656B2A-AD76-4F65-AC28-26EA91F155EB"><gtr:id>47656B2A-AD76-4F65-AC28-26EA91F155EB</gtr:id><gtr:name>University of Malaga</gtr:name><gtr:address><gtr:line1>Campus de Teatinos</gtr:line1><gtr:region>Outside UK</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/FEA99D62-F3F5-4841-A426-458315CA704B"><gtr:id>FEA99D62-F3F5-4841-A426-458315CA704B</gtr:id><gtr:name>Xilinx Corp</gtr:name><gtr:address><gtr:line1>2100 Logic Drive</gtr:line1><gtr:line4>San Jose</gtr:line4><gtr:line5>California 95124-3400</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E9F6A0A-2289-4D51-A2A9-221EC4F964E4"><gtr:id>5E9F6A0A-2289-4D51-A2A9-221EC4F964E4</gtr:id><gtr:name>ST Microelectronics</gtr:name><gtr:address><gtr:line1>39, Chemin du Champ des FillesPlan-Les</gtr:line1><gtr:line2>-Ouates</gtr:line2><gtr:line4>GENEVA</gtr:line4><gtr:line5>CH 1228</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>Italy</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/A9D5E8B7-3D69-470A-A929-6E229C609057"><gtr:id>A9D5E8B7-3D69-470A-A929-6E229C609057</gtr:id><gtr:firstName>Jose</gtr:firstName><gtr:surname>Nunez-Yanez</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FE062164%2F1"><gtr:id>7AC69262-E187-47D2-B011-F85693A829D1</gtr:id><gtr:title>Energy Efficient Networks-on-Chip for Dynamically Reconfigurable Computing Platforms.</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E062164/1</gtr:grantReference><gtr:abstractText>The purpose of this work is to investigate an on-chip network fabric that will enable future reconfigurable computing systems integrating tens or hundreds of processing tiles implementing embedded microprocessors, intellectual property cores, reconfigurable fabrics, dedicated local memories and DSP functionality. The reconfigurable NoC fabric will direct the effective communication and exchange of data among the multiple processing tiles and enable fault-tolerance and very high communication bandwidths with low-latency and low energy consumption. The processing tiles will morph their functionality and operation point based on the application demands.</gtr:abstractText><gtr:fund><gtr:end>2010-12-11</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2007-12-12</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>282919</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>University of Malaga</gtr:collaboratingOrganisation><gtr:country>Spain, Kingdom of</gtr:country><gtr:description>University of Malaga</gtr:description><gtr:id>642E4858-A69F-417E-B81D-B3BD6DFEFDCE</gtr:id><gtr:impact>We are writing publications on the topic that will be available soon</gtr:impact><gtr:outcomeId>56d9979289b285.12838384-1</gtr:outcomeId><gtr:partnerContribution>Algorithms for video analysis and OpenCL implementation</gtr:partnerContribution><gtr:piContribution>low-power FPGA technology</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>ARM</gtr:description><gtr:id>9D0EF3AA-661C-4FB0-8DAC-1A0684C064E0</gtr:id><gtr:impact>publications, PhD students.</gtr:impact><gtr:outcomeId>545cda92c2c016.88010578-1</gtr:outcomeId><gtr:partnerContribution>inter ships, engineering support</gtr:partnerContribution><gtr:piContribution>CASE award to develop power models for ARM big.LITTLE microprocessors</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2012-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>53000</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Royal Society of London</gtr:description><gtr:fundingOrg>The Royal Society</gtr:fundingOrg><gtr:fundingRef>RG2466</gtr:fundingRef><gtr:id>3B4BBB7A-BFEB-4F0D-B2C7-7540DB3DF4EF</gtr:id><gtr:outcomeId>r-229411293.03482482068e3c08</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>50000</gtr:amountPounds><gtr:country>France, French Republic</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>European Space Agency</gtr:description><gtr:fundingOrg>European Space Agency</gtr:fundingOrg><gtr:fundingRef>RQ8681</gtr:fundingRef><gtr:id>C4D9962F-A6CB-4529-89D0-6ADC2E24FE22</gtr:id><gtr:outcomeId>5eca80705eca8084</gtr:outcomeId><gtr:sector>Public</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>50000</gtr:amountPounds><gtr:country>France, French Republic</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>European Space Agency</gtr:description><gtr:fundingOrg>European Space Agency</gtr:fundingOrg><gtr:fundingRef>RQ8681</gtr:fundingRef><gtr:id>BE07D2A7-0F47-4A2D-A8E3-6C07E17EA7EE</gtr:id><gtr:outcomeId>r-3026245686.250036206a53bec</gtr:outcomeId><gtr:sector>Public</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>53000</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Royal Society of London</gtr:description><gtr:fundingOrg>The Royal Society</gtr:fundingOrg><gtr:fundingRef>RG2466</gtr:fundingRef><gtr:id>A6F670CB-299F-4E4D-8AA4-1C6B1C693E48</gtr:id><gtr:outcomeId>5ec3e95e5ec3e972</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>The research shown that using standard FPGA devices with asynchronous technique was not viable. The lessons learnt suggested that a globally asynchronous and locally synchronous approach was preferable and continuous research in this area has generated a number of publications. The findings were also used during a Royal Society fellowship of the PI at ARM to develop power models for multi-core devices interconnected with the ARM AXI network-on-chip.</gtr:description><gtr:firstYearOfImpact>2015</gtr:firstYearOfImpact><gtr:id>BA70C0FB-4252-4ED7-B7CD-E5616E0902A9</gtr:id><gtr:impactTypes><gtr:impactType>Societal</gtr:impactType></gtr:impactTypes><gtr:outcomeId>545ccc0d291466.65685025</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The project demonstrated flexible, adaptive routing and topology focusing on throughput, latency, energy and silicon area capable of changing the functionality in the computing nodes of the reconfigurable platform. This type of logic scaling could then be combined with voltage scaling to generate multiple functional points. ARM is further funding this area of energy efficient computing with a CASE award that looks at how nodes with different computing capabilities can be combined in a an energy efficient configuration.</gtr:description><gtr:exploitationPathways>THe technology is highly relevant to non-academic contexts such as militiary and aerospace. The technology is looking for commercial partners to continue exploitation.</gtr:exploitationPathways><gtr:id>2EFC5A52-1931-48E2-9218-433FFE627190</gtr:id><gtr:outcomeId>r-2101272281.35361557747a98e</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>http://seis.bris.ac.uk/~eejlny/reconf.htm</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>DA01CA1E-E503-49D4-B8F5-324DEC5F2C4E</gtr:id><gtr:title>Task Dispersal Measurement in Dynamic Reconfigurable NoCs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-7321-2</gtr:isbn><gtr:outcomeId>doi_53d05a05a012e818</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B2AC6386-C99A-44DA-8D61-25AE99CFD4D9</gtr:id><gtr:title>Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d05f05ff8d24ad</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9FF5346B-7B3C-4112-A1E9-98004F527660</gtr:id><gtr:title>Run-time resource management in fault-tolerant network on reconfigurable chips</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d057057c781213</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>832877B6-C209-4782-9B4B-B01C7CC7F41F</gtr:id><gtr:title>eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6e04d2cd92f4bfd80b634a900231c111"><gtr:id>6e04d2cd92f4bfd80b634a900231c111</gtr:id><gtr:otherNames>Beldachi A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>545ce50a25b569.62353449</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EC4433E5-4B9C-48E5-AE77-49AAAF7D7305</gtr:id><gtr:title>Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d0310316b254c9</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>ABB54C5F-5C63-4D96-9A6C-68F4F2AEAC29</gtr:id><gtr:title>Multi-standard reconfigurable motion estimation processor for hybrid video codecs</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>5675ed1b3ec67</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8629D4C0-EE0A-4DBB-A000-43EFE81B4602</gtr:id><gtr:title>Biologically compatible neural networks with reconfigurable hardware</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/de5cdcf729f42e0e4b823d3b371756e8"><gtr:id>de5cdcf729f42e0e4b823d3b371756e8</gtr:id><gtr:otherNames>Moctezuma J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56cc87147f5cf9.13716278</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0B55858A-F9EE-4786-8CF5-F4B58E0C84D0</gtr:id><gtr:title>Adaptive routing strategies for fault-tolerant on-chip networks in dynamically reconfigurable systems</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>doi_53d0310316f6bcbc</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>44820D08-2700-4738-9FD5-9F9492E24C8C</gtr:id><gtr:title>SystemC architectural transaction level modelling for large NoCs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978 2 95305 043 1</gtr:isbn><gtr:outcomeId>doi_53d0310315ef2f50</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E062164/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>