
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000efac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800f0c0  0800f0c0  0001f0c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f598  0800f598  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800f598  0800f598  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f598  0800f598  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f598  0800f598  0001f598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800f5a0  0800f5a0  0001f5a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800f5a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a38  20000078  0800f620  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ab0  0800f620  00020ab0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000222e9  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042cf  00000000  00000000  0004238a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001408  00000000  00000000  00046660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012d8  00000000  00000000  00047a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d175  00000000  00000000  00048d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c2b  00000000  00000000  00065eb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096734  00000000  00000000  0007cae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00113214  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063e0  00000000  00000000  00113268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f0a4 	.word	0x0800f0a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800f0a4 	.word	0x0800f0a4

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__gesf2>:
 8000fd4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd8:	e006      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__lesf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	e002      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__cmpsf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff8:	bf18      	it	ne
 8000ffa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffe:	d011      	beq.n	8001024 <__cmpsf2+0x40>
 8001000:	b001      	add	sp, #4
 8001002:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001006:	bf18      	it	ne
 8001008:	ea90 0f01 	teqne	r0, r1
 800100c:	bf58      	it	pl
 800100e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001012:	bf88      	it	hi
 8001014:	17c8      	asrhi	r0, r1, #31
 8001016:	bf38      	it	cc
 8001018:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800101c:	bf18      	it	ne
 800101e:	f040 0001 	orrne.w	r0, r0, #1
 8001022:	4770      	bx	lr
 8001024:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001028:	d102      	bne.n	8001030 <__cmpsf2+0x4c>
 800102a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102e:	d105      	bne.n	800103c <__cmpsf2+0x58>
 8001030:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001034:	d1e4      	bne.n	8001000 <__cmpsf2+0x1c>
 8001036:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103a:	d0e1      	beq.n	8001000 <__cmpsf2+0x1c>
 800103c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_cfrcmple>:
 8001044:	4684      	mov	ip, r0
 8001046:	4608      	mov	r0, r1
 8001048:	4661      	mov	r1, ip
 800104a:	e7ff      	b.n	800104c <__aeabi_cfcmpeq>

0800104c <__aeabi_cfcmpeq>:
 800104c:	b50f      	push	{r0, r1, r2, r3, lr}
 800104e:	f7ff ffc9 	bl	8000fe4 <__cmpsf2>
 8001052:	2800      	cmp	r0, #0
 8001054:	bf48      	it	mi
 8001056:	f110 0f00 	cmnmi.w	r0, #0
 800105a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800105c <__aeabi_fcmpeq>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff fff4 	bl	800104c <__aeabi_cfcmpeq>
 8001064:	bf0c      	ite	eq
 8001066:	2001      	moveq	r0, #1
 8001068:	2000      	movne	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmplt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffea 	bl	800104c <__aeabi_cfcmpeq>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmple>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffe0 	bl	800104c <__aeabi_cfcmpeq>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpge>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffd2 	bl	8001044 <__aeabi_cfrcmple>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpgt>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffc8 	bl	8001044 <__aeabi_cfrcmple>
 80010b4:	bf34      	ite	cc
 80010b6:	2001      	movcc	r0, #1
 80010b8:	2000      	movcs	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpun>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__aeabi_fcmpun+0x14>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d108      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d102      	bne.n	80010e0 <__aeabi_fcmpun+0x20>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d102      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0001 	mov.w	r0, #1
 80010ea:	4770      	bx	lr

080010ec <__aeabi_f2iz>:
 80010ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f4:	d30f      	bcc.n	8001116 <__aeabi_f2iz+0x2a>
 80010f6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010fe:	d90d      	bls.n	800111c <__aeabi_f2iz+0x30>
 8001100:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001108:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800110c:	fa23 f002 	lsr.w	r0, r3, r2
 8001110:	bf18      	it	ne
 8001112:	4240      	negne	r0, r0
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr
 800111c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001120:	d101      	bne.n	8001126 <__aeabi_f2iz+0x3a>
 8001122:	0242      	lsls	r2, r0, #9
 8001124:	d105      	bne.n	8001132 <__aeabi_f2iz+0x46>
 8001126:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800112a:	bf08      	it	eq
 800112c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr

08001138 <__aeabi_f2uiz>:
 8001138:	0042      	lsls	r2, r0, #1
 800113a:	d20e      	bcs.n	800115a <__aeabi_f2uiz+0x22>
 800113c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001140:	d30b      	bcc.n	800115a <__aeabi_f2uiz+0x22>
 8001142:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001146:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114a:	d409      	bmi.n	8001160 <__aeabi_f2uiz+0x28>
 800114c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001150:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001154:	fa23 f002 	lsr.w	r0, r3, r2
 8001158:	4770      	bx	lr
 800115a:	f04f 0000 	mov.w	r0, #0
 800115e:	4770      	bx	lr
 8001160:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001164:	d101      	bne.n	800116a <__aeabi_f2uiz+0x32>
 8001166:	0242      	lsls	r2, r0, #9
 8001168:	d102      	bne.n	8001170 <__aeabi_f2uiz+0x38>
 800116a:	f04f 30ff 	mov.w	r0, #4294967295
 800116e:	4770      	bx	lr
 8001170:	f04f 0000 	mov.w	r0, #0
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop

08001178 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8001182:	2300      	movs	r3, #0
 8001184:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 8001186:	2301      	movs	r3, #1
 8001188:	9302      	str	r3, [sp, #8]
 800118a:	2301      	movs	r3, #1
 800118c:	9301      	str	r3, [sp, #4]
 800118e:	1dbb      	adds	r3, r7, #6
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	2301      	movs	r3, #1
 8001194:	22d0      	movs	r2, #208	; 0xd0
 8001196:	21ef      	movs	r1, #239	; 0xef
 8001198:	4806      	ldr	r0, [pc, #24]	; (80011b4 <read_chip_id+0x3c>)
 800119a:	f005 f955 	bl	8006448 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 800119e:	79bb      	ldrb	r3, [r7, #6]
 80011a0:	2b55      	cmp	r3, #85	; 0x55
 80011a2:	d001      	beq.n	80011a8 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 80011a8:	79fb      	ldrb	r3, [r7, #7]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	2000009c 	.word	0x2000009c

080011b8 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af04      	add	r7, sp, #16
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 80011c4:	2300      	movs	r3, #0
 80011c6:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	2b03      	cmp	r3, #3
 80011cc:	d81a      	bhi.n	8001204 <set_oss+0x4c>
 80011ce:	a201      	add	r2, pc, #4	; (adr r2, 80011d4 <set_oss+0x1c>)
 80011d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d4:	080011e5 	.word	0x080011e5
 80011d8:	080011ed 	.word	0x080011ed
 80011dc:	080011f5 	.word	0x080011f5
 80011e0:	080011fd 	.word	0x080011fd
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2205      	movs	r2, #5
 80011e8:	705a      	strb	r2, [r3, #1]
			break;
 80011ea:	e00f      	b.n	800120c <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2208      	movs	r2, #8
 80011f0:	705a      	strb	r2, [r3, #1]
			break;
 80011f2:	e00b      	b.n	800120c <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	220e      	movs	r2, #14
 80011f8:	705a      	strb	r2, [r3, #1]
			break;
 80011fa:	e007      	b.n	800120c <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	221a      	movs	r2, #26
 8001200:	705a      	strb	r2, [r3, #1]
			break;
 8001202:	e003      	b.n	800120c <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2208      	movs	r2, #8
 8001208:	705a      	strb	r2, [r3, #1]
			break;
 800120a:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	78fa      	ldrb	r2, [r7, #3]
 8001210:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 8001212:	78fb      	ldrb	r3, [r7, #3]
 8001214:	019b      	lsls	r3, r3, #6
 8001216:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 8001218:	78fb      	ldrb	r3, [r7, #3]
 800121a:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 800121c:	2301      	movs	r3, #1
 800121e:	9302      	str	r3, [sp, #8]
 8001220:	2302      	movs	r3, #2
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2301      	movs	r3, #1
 800122c:	22f4      	movs	r2, #244	; 0xf4
 800122e:	21ee      	movs	r1, #238	; 0xee
 8001230:	4803      	ldr	r0, [pc, #12]	; (8001240 <set_oss+0x88>)
 8001232:	f005 f80f 	bl	8006254 <HAL_I2C_Mem_Write>
}
 8001236:	bf00      	nop
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	2000009c 	.word	0x2000009c

08001244 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b08e      	sub	sp, #56	; 0x38
 8001248:	af04      	add	r7, sp, #16
 800124a:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 800124c:	2300      	movs	r3, #0
 800124e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 800126c:	2301      	movs	r3, #1
 800126e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001272:	2301      	movs	r3, #1
 8001274:	9302      	str	r3, [sp, #8]
 8001276:	2316      	movs	r3, #22
 8001278:	9301      	str	r3, [sp, #4]
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	2301      	movs	r3, #1
 8001282:	22aa      	movs	r2, #170	; 0xaa
 8001284:	21ef      	movs	r1, #239	; 0xef
 8001286:	4828      	ldr	r0, [pc, #160]	; (8001328 <read_calib_data+0xe4>)
 8001288:	f005 f8de 	bl	8006448 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 800128c:	2300      	movs	r3, #0
 800128e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001292:	e03e      	b.n	8001312 <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001294:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800129e:	4413      	add	r3, r2
 80012a0:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b219      	sxth	r1, r3
 80012a8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80012ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012b0:	4413      	add	r3, r2
 80012b2:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	4403      	add	r3, r0
 80012c2:	430a      	orrs	r2, r1
 80012c4:	b212      	sxth	r2, r2
 80012c6:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 80012c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	4413      	add	r3, r2
 80012d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	bf0c      	ite	eq
 80012da:	2301      	moveq	r3, #1
 80012dc:	2300      	movne	r3, #0
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	6879      	ldr	r1, [r7, #4]
 80012e8:	440b      	add	r3, r1
 80012ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f2:	bf0c      	ite	eq
 80012f4:	2301      	moveq	r3, #1
 80012f6:	2300      	movne	r3, #0
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	4313      	orrs	r3, r2
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d002      	beq.n	8001308 <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 8001302:	2302      	movs	r3, #2
 8001304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001308:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800130c:	3301      	adds	r3, #1
 800130e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001312:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001316:	2b0b      	cmp	r3, #11
 8001318:	d9bc      	bls.n	8001294 <read_calib_data+0x50>
		}
	}

	return ret_val;
 800131a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800131e:	4618      	mov	r0, r3
 8001320:	3728      	adds	r7, #40	; 0x28
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2000009c 	.word	0x2000009c

0800132c <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2204      	movs	r2, #4
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f00d fda2 	bl	800ee84 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 8001340:	687c      	ldr	r4, [r7, #4]
 8001342:	f7ff ff19 	bl	8001178 <read_chip_id>
 8001346:	4603      	mov	r3, r0
 8001348:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	687c      	ldr	r4, [r7, #4]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff77 	bl	8001244 <read_calib_data>
 8001356:	4603      	mov	r3, r0
 8001358:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3338      	adds	r3, #56	; 0x38
 8001360:	2101      	movs	r1, #1
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff ff28 	bl	80011b8 <set_oss>
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	bd90      	pop	{r4, r7, pc}

08001370 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 8001376:	232e      	movs	r3, #46	; 0x2e
 8001378:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800137a:	2301      	movs	r3, #1
 800137c:	9302      	str	r3, [sp, #8]
 800137e:	2301      	movs	r3, #1
 8001380:	9301      	str	r3, [sp, #4]
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	2301      	movs	r3, #1
 8001388:	22f4      	movs	r2, #244	; 0xf4
 800138a:	21ee      	movs	r1, #238	; 0xee
 800138c:	4803      	ldr	r0, [pc, #12]	; (800139c <write_ut+0x2c>)
 800138e:	f004 ff61 	bl	8006254 <HAL_I2C_Mem_Write>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000009c 	.word	0x2000009c

080013a0 <read_ut>:

int32_t read_ut (void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 80013a6:	2301      	movs	r3, #1
 80013a8:	9302      	str	r3, [sp, #8]
 80013aa:	2302      	movs	r3, #2
 80013ac:	9301      	str	r3, [sp, #4]
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	2301      	movs	r3, #1
 80013b4:	22f6      	movs	r2, #246	; 0xf6
 80013b6:	21ef      	movs	r1, #239	; 0xef
 80013b8:	4805      	ldr	r0, [pc, #20]	; (80013d0 <read_ut+0x30>)
 80013ba:	f005 f845 	bl	8006448 <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 80013be:	793b      	ldrb	r3, [r7, #4]
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	797a      	ldrb	r2, [r7, #5]
 80013c4:	4313      	orrs	r3, r2
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000009c 	.word	0x2000009c

080013d4 <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
	float temp = 0;
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	699b      	ldr	r3, [r3, #24]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fe7c 	bl	80010ec <__aeabi_f2iz>
 80013f4:	4602      	mov	r2, r0
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	895b      	ldrh	r3, [r3, #10]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	8912      	ldrh	r2, [r2, #8]
 8001400:	fb02 f303 	mul.w	r3, r2, r3
 8001404:	13db      	asrs	r3, r3, #15
 8001406:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800140e:	02da      	lsls	r2, r3, #11
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001416:	4619      	mov	r1, r3
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	440b      	add	r3, r1
 800141c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001420:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 8001422:	697a      	ldr	r2, [r7, #20]
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	441a      	add	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001430:	3308      	adds	r3, #8
 8001432:	111b      	asrs	r3, r3, #4
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fc29 	bl	8000c8c <__aeabi_i2f>
 800143a:	4603      	mov	r3, r0
 800143c:	490e      	ldr	r1, [pc, #56]	; (8001478 <get_temp+0xa4>)
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fc78 	bl	8000d34 <__aeabi_fmul>
 8001444:	4603      	mov	r3, r0
 8001446:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 8001448:	490c      	ldr	r1, [pc, #48]	; (800147c <get_temp+0xa8>)
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f7ff fe1a 	bl	8001084 <__aeabi_fcmple>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d106      	bne.n	8001464 <get_temp+0x90>
 8001456:	490a      	ldr	r1, [pc, #40]	; (8001480 <get_temp+0xac>)
 8001458:	68f8      	ldr	r0, [r7, #12]
 800145a:	f7ff fe1d 	bl	8001098 <__aeabi_fcmpge>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2203      	movs	r2, #3
 8001468:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 800146c:	68fb      	ldr	r3, [r7, #12]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	3dcccccd 	.word	0x3dcccccd
 800147c:	c2200000 	.word	0xc2200000
 8001480:	42aa0000 	.word	0x42aa0000

08001484 <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <write_up+0x38>)
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	803b      	strh	r3, [r7, #0]
 8001490:	2300      	movs	r3, #0
 8001492:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 8001498:	2334      	movs	r3, #52	; 0x34
 800149a:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800149c:	2301      	movs	r3, #1
 800149e:	9302      	str	r3, [sp, #8]
 80014a0:	2301      	movs	r3, #1
 80014a2:	9301      	str	r3, [sp, #4]
 80014a4:	463b      	mov	r3, r7
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	2301      	movs	r3, #1
 80014aa:	22f4      	movs	r2, #244	; 0xf4
 80014ac:	21ee      	movs	r1, #238	; 0xee
 80014ae:	4804      	ldr	r0, [pc, #16]	; (80014c0 <write_up+0x3c>)
 80014b0:	f004 fed0 	bl	8006254 <HAL_I2C_Mem_Write>
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	0800f0c0 	.word	0x0800f0c0
 80014c0:	2000009c 	.word	0x2000009c

080014c4 <read_up>:

int32_t read_up (oss_t oss)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af04      	add	r7, sp, #16
 80014ca:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <read_up+0x54>)
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	813b      	strh	r3, [r7, #8]
 80014d2:	2300      	movs	r3, #0
 80014d4:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 80014da:	2301      	movs	r3, #1
 80014dc:	9302      	str	r3, [sp, #8]
 80014de:	2303      	movs	r3, #3
 80014e0:	9301      	str	r3, [sp, #4]
 80014e2:	f107 0308 	add.w	r3, r7, #8
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	2301      	movs	r3, #1
 80014ea:	22f6      	movs	r2, #246	; 0xf6
 80014ec:	21ef      	movs	r1, #239	; 0xef
 80014ee:	480b      	ldr	r0, [pc, #44]	; (800151c <read_up+0x58>)
 80014f0:	f004 ffaa 	bl	8006448 <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80014f4:	7a3b      	ldrb	r3, [r7, #8]
 80014f6:	041a      	lsls	r2, r3, #16
 80014f8:	7a7b      	ldrb	r3, [r7, #9]
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	4413      	add	r3, r2
 80014fe:	7aba      	ldrb	r2, [r7, #10]
 8001500:	441a      	add	r2, r3
 8001502:	793b      	ldrb	r3, [r7, #4]
 8001504:	f1c3 0308 	rsb	r3, r3, #8
 8001508:	fa42 f303 	asr.w	r3, r2, r3
 800150c:	60fb      	str	r3, [r7, #12]
	return up;
 800150e:	68fb      	ldr	r3, [r7, #12]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	0800f0c0 	.word	0x0800f0c0
 800151c:	2000009c 	.word	0x2000009c

08001520 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 8001520:	b084      	sub	sp, #16
 8001522:	b480      	push	{r7}
 8001524:	b089      	sub	sp, #36	; 0x24
 8001526:	af00      	add	r7, sp, #0
 8001528:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 800152c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 8001538:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800153a:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 800153e:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 8001540:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001544:	461a      	mov	r2, r3
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	fb03 f303 	mul.w	r3, r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	da01      	bge.n	8001554 <get_pressure+0x34>
 8001550:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001554:	131b      	asrs	r3, r3, #12
 8001556:	fb03 f302 	mul.w	r3, r3, r2
 800155a:	2b00      	cmp	r3, #0
 800155c:	da01      	bge.n	8001562 <get_pressure+0x42>
 800155e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001562:	12db      	asrs	r3, r3, #11
 8001564:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 8001566:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800156a:	461a      	mov	r2, r3
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	fb03 f302 	mul.w	r3, r3, r2
 8001572:	2b00      	cmp	r3, #0
 8001574:	da01      	bge.n	800157a <get_pressure+0x5a>
 8001576:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800157a:	12db      	asrs	r3, r3, #11
 800157c:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4413      	add	r3, r2
 8001584:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 8001586:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800158a:	009a      	lsls	r2, r3, #2
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4413      	add	r3, r2
 8001590:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8001594:	4093      	lsls	r3, r2
 8001596:	3302      	adds	r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	da00      	bge.n	800159e <get_pressure+0x7e>
 800159c:	3303      	adds	r3, #3
 800159e:	109b      	asrs	r3, r3, #2
 80015a0:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 80015a2:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80015a6:	461a      	mov	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	fb03 f302 	mul.w	r3, r3, r2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	da02      	bge.n	80015b8 <get_pressure+0x98>
 80015b2:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 80015b6:	331f      	adds	r3, #31
 80015b8:	135b      	asrs	r3, r3, #13
 80015ba:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 80015bc:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80015c0:	461a      	mov	r2, r3
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	fb03 f303 	mul.w	r3, r3, r3
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	da01      	bge.n	80015d0 <get_pressure+0xb0>
 80015cc:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80015d0:	131b      	asrs	r3, r3, #12
 80015d2:	fb03 f302 	mul.w	r3, r3, r2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	da02      	bge.n	80015e0 <get_pressure+0xc0>
 80015da:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80015de:	33ff      	adds	r3, #255	; 0xff
 80015e0:	141b      	asrs	r3, r3, #16
 80015e2:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	4413      	add	r3, r2
 80015ea:	3302      	adds	r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	da00      	bge.n	80015f2 <get_pressure+0xd2>
 80015f0:	3303      	adds	r3, #3
 80015f2:	109b      	asrs	r3, r3, #2
 80015f4:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80015f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80015f8:	461a      	mov	r2, r3
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001600:	fb03 f302 	mul.w	r3, r3, r2
 8001604:	0bdb      	lsrs	r3, r3, #15
 8001606:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 8001608:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800160a:	461a      	mov	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8001614:	4611      	mov	r1, r2
 8001616:	f24c 3250 	movw	r2, #50000	; 0xc350
 800161a:	410a      	asrs	r2, r1
 800161c:	fb02 f303 	mul.w	r3, r2, r3
 8001620:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b00      	cmp	r3, #0
 8001626:	db06      	blt.n	8001636 <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	005a      	lsls	r2, r3, #1
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001632:	61fb      	str	r3, [r7, #28]
 8001634:	e005      	b.n	8001642 <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	fbb2 f3f3 	udiv	r3, r2, r3
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	2b00      	cmp	r3, #0
 8001646:	da00      	bge.n	800164a <get_pressure+0x12a>
 8001648:	33ff      	adds	r3, #255	; 0xff
 800164a:	121b      	asrs	r3, r3, #8
 800164c:	461a      	mov	r2, r3
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	2b00      	cmp	r3, #0
 8001652:	da00      	bge.n	8001656 <get_pressure+0x136>
 8001654:	33ff      	adds	r3, #255	; 0xff
 8001656:	121b      	asrs	r3, r3, #8
 8001658:	fb03 f302 	mul.w	r3, r3, r2
 800165c:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	f640 32de 	movw	r2, #3038	; 0xbde
 8001664:	fb02 f303 	mul.w	r3, r2, r3
 8001668:	2b00      	cmp	r3, #0
 800166a:	da02      	bge.n	8001672 <get_pressure+0x152>
 800166c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001670:	33ff      	adds	r3, #255	; 0xff
 8001672:	141b      	asrs	r3, r3, #16
 8001674:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	4a0e      	ldr	r2, [pc, #56]	; (80016b4 <get_pressure+0x194>)
 800167a:	fb02 f303 	mul.w	r3, r2, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	da02      	bge.n	8001688 <get_pressure+0x168>
 8001682:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001686:	33ff      	adds	r3, #255	; 0xff
 8001688:	141b      	asrs	r3, r3, #16
 800168a:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4413      	add	r3, r2
 8001692:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001696:	2b00      	cmp	r3, #0
 8001698:	da00      	bge.n	800169c <get_pressure+0x17c>
 800169a:	330f      	adds	r3, #15
 800169c:	111b      	asrs	r3, r3, #4
 800169e:	461a      	mov	r2, r3
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	4413      	add	r3, r2
 80016a4:	61fb      	str	r3, [r7, #28]

	return p;
 80016a6:	69fb      	ldr	r3, [r7, #28]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3724      	adds	r7, #36	; 0x24
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	b004      	add	sp, #16
 80016b2:	4770      	bx	lr
 80016b4:	ffffe343 	.word	0xffffe343

080016b8 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fade 	bl	8000c8c <__aeabi_i2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4923      	ldr	r1, [pc, #140]	; (8001760 <get_altitude+0xa8>)
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fbe1 	bl	8000e9c <__aeabi_fdiv>
 80016da:	4603      	mov	r3, r0
 80016dc:	4618      	mov	r0, r3
 80016de:	f7fe fe9b 	bl	8000418 <__aeabi_f2d>
 80016e2:	a31b      	add	r3, pc, #108	; (adr r3, 8001750 <get_altitude+0x98>)
 80016e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e8:	f00b fc28 	bl	800cf3c <pow>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	f04f 0000 	mov.w	r0, #0
 80016f4:	491b      	ldr	r1, [pc, #108]	; (8001764 <get_altitude+0xac>)
 80016f6:	f7fe fd2f 	bl	8000158 <__aeabi_dsub>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4610      	mov	r0, r2
 8001700:	4619      	mov	r1, r3
 8001702:	a315      	add	r3, pc, #84	; (adr r3, 8001758 <get_altitude+0xa0>)
 8001704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001708:	f7fe fede 	bl	80004c8 <__aeabi_dmul>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4610      	mov	r0, r2
 8001712:	4619      	mov	r1, r3
 8001714:	f7ff f9b0 	bl	8000a78 <__aeabi_d2f>
 8001718:	4603      	mov	r3, r0
 800171a:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 800171c:	4912      	ldr	r1, [pc, #72]	; (8001768 <get_altitude+0xb0>)
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f7ff fcb0 	bl	8001084 <__aeabi_fcmple>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d106      	bne.n	8001738 <get_altitude+0x80>
 800172a:	4910      	ldr	r1, [pc, #64]	; (800176c <get_altitude+0xb4>)
 800172c:	68f8      	ldr	r0, [r7, #12]
 800172e:	f7ff fcb3 	bl	8001098 <__aeabi_fcmpge>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d003      	beq.n	8001740 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2205      	movs	r2, #5
 800173c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 8001740:	68fb      	ldr	r3, [r7, #12]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	f3af 8000 	nop.w
 8001750:	ccd9456c 	.word	0xccd9456c
 8001754:	3fc85b95 	.word	0x3fc85b95
 8001758:	00000000 	.word	0x00000000
 800175c:	40e5a540 	.word	0x40e5a540
 8001760:	47c5e680 	.word	0x47c5e680
 8001764:	3ff00000 	.word	0x3ff00000
 8001768:	c3fa0000 	.word	0xc3fa0000
 800176c:	460ca000 	.word	0x460ca000

08001770 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
	return b_counter;
 8001774:	4b02      	ldr	r3, [pc, #8]	; (8001780 <get_b_counter+0x10>)
 8001776:	681b      	ldr	r3, [r3, #0]
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	20000094 	.word	0x20000094

08001784 <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]

	b_counter++;
 800178c:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <set_b_counter+0x30>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	4a08      	ldr	r2, [pc, #32]	; (80017b4 <set_b_counter+0x30>)
 8001794:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 8001796:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <set_b_counter+0x30>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4293      	cmp	r3, r2
 80017a0:	d202      	bcs.n	80017a8 <set_b_counter+0x24>
		b_counter = 0;
 80017a2:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <set_b_counter+0x30>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
	}
}
 80017a8:	bf00      	nop
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000094 	.word	0x20000094

080017b8 <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 80017be:	2351      	movs	r3, #81	; 0x51
 80017c0:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 80017c2:	1dba      	adds	r2, r7, #6
 80017c4:	2364      	movs	r3, #100	; 0x64
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2301      	movs	r3, #1
 80017ca:	21e0      	movs	r1, #224	; 0xe0
 80017cc:	4805      	ldr	r0, [pc, #20]	; (80017e4 <request_range+0x2c>)
 80017ce:	f004 f9e3 	bl	8005b98 <HAL_I2C_Master_Transmit>
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 80017d6:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <request_range+0x30>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]

}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000009c 	.word	0x2000009c
 80017e8:	20000000 	.word	0x20000000

080017ec <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <getRange+0x34>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]
			write = 1;
 80017f8:	4b0a      	ldr	r3, [pc, #40]	; (8001824 <getRange+0x38>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 80017fe:	1d3a      	adds	r2, r7, #4
 8001800:	2364      	movs	r3, #100	; 0x64
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	2302      	movs	r3, #2
 8001806:	21e1      	movs	r1, #225	; 0xe1
 8001808:	4807      	ldr	r0, [pc, #28]	; (8001828 <getRange+0x3c>)
 800180a:	f004 fac3 	bl	8005d94 <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 800180e:	793b      	ldrb	r3, [r7, #4]
 8001810:	021b      	lsls	r3, r3, #8
 8001812:	797a      	ldrb	r2, [r7, #5]
 8001814:	4313      	orrs	r3, r2



	//return -1;

}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000a98 	.word	0x20000a98
 8001824:	20000000 	.word	0x20000000
 8001828:	2000009c 	.word	0x2000009c

0800182c <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]

	u_counter++;
 8001834:	4b09      	ldr	r3, [pc, #36]	; (800185c <set_ucounter+0x30>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	3301      	adds	r3, #1
 800183a:	4a08      	ldr	r2, [pc, #32]	; (800185c <set_ucounter+0x30>)
 800183c:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 800183e:	4b07      	ldr	r3, [pc, #28]	; (800185c <set_ucounter+0x30>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	461a      	mov	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4293      	cmp	r3, r2
 8001848:	d202      	bcs.n	8001850 <set_ucounter+0x24>
		u_counter = 0;
 800184a:	4b04      	ldr	r3, [pc, #16]	; (800185c <set_ucounter+0x30>)
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
	}
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20000098 	.word	0x20000098

08001860 <get_ucounter>:

int get_ucounter(void) {
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
	return u_counter;
 8001864:	4b02      	ldr	r3, [pc, #8]	; (8001870 <get_ucounter+0x10>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	20000098 	.word	0x20000098

08001874 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001882:	4618      	mov	r0, r3
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr

0800188c <_ZSt4asinf>:
  using ::asin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  asin(float __x)
  { return __builtin_asinf(__x); }
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f00b fc29 	bl	800d0ec <asinf>
 800189a:	4603      	mov	r3, r0
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f00b fb11 	bl	800ced4 <cosf>
 80018b2:	4603      	mov	r3, r0
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f00b fc37 	bl	800d138 <sqrtf>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4618      	mov	r0, r3
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f003 f858 	bl	8004992 <_ZNSaIdED1Ev>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4618      	mov	r0, r3
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <_ZNSt12_Vector_baseIdSaIdEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f003 f83b 	bl	8004972 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1Ev>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <_ZNSt6vectorIdSaIdEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ffeb 	bl	80018ec <_ZNSt12_Vector_baseIdSaIdEEC1Ev>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4618      	mov	r0, r3
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001924:	f003 fcaa 	bl	800527c <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8001928:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800192c:	f003 fd08 	bl	8005340 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001930:	f000 f884 	bl	8001a3c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001934:	f000 fb44 	bl	8001fc0 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 8001938:	f000 f8d0 	bl	8001adc <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 800193c:	f000 f9cc 	bl	8001cd8 <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 8001940:	f000 f900 	bl	8001b44 <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 8001944:	f000 fb0c 	bl	8001f60 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8001948:	f000 fa22 	bl	8001d90 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 800194c:	f000 faaa 	bl	8001ea4 <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */

  MPU6050_Baslat();
 8001950:	f000 fbba 	bl	80020c8 <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 8001954:	482e      	ldr	r0, [pc, #184]	; (8001a10 <main+0xf0>)
 8001956:	f7ff fce9 	bl	800132c <bmp_init>
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 800195a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800195e:	f003 fcef 	bl	8005340 <HAL_Delay>
  GyroXh=GyroErr(GYRO_X_ADDR)/65.5; GyroYh=GyroErr(GYRO_Y_ADDR)/65.5; GyroZh=GyroErr(GYRO_Z_ADDR)/65.5;
 8001962:	2043      	movs	r0, #67	; 0x43
 8001964:	f000 fe10 	bl	8002588 <_Z7GyroErrh>
 8001968:	4603      	mov	r3, r0
 800196a:	492a      	ldr	r1, [pc, #168]	; (8001a14 <main+0xf4>)
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fa95 	bl	8000e9c <__aeabi_fdiv>
 8001972:	4603      	mov	r3, r0
 8001974:	461a      	mov	r2, r3
 8001976:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <main+0xf8>)
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	2045      	movs	r0, #69	; 0x45
 800197c:	f000 fe04 	bl	8002588 <_Z7GyroErrh>
 8001980:	4603      	mov	r3, r0
 8001982:	4924      	ldr	r1, [pc, #144]	; (8001a14 <main+0xf4>)
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff fa89 	bl	8000e9c <__aeabi_fdiv>
 800198a:	4603      	mov	r3, r0
 800198c:	461a      	mov	r2, r3
 800198e:	4b23      	ldr	r3, [pc, #140]	; (8001a1c <main+0xfc>)
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	2047      	movs	r0, #71	; 0x47
 8001994:	f000 fdf8 	bl	8002588 <_Z7GyroErrh>
 8001998:	4603      	mov	r3, r0
 800199a:	491e      	ldr	r1, [pc, #120]	; (8001a14 <main+0xf4>)
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fa7d 	bl	8000e9c <__aeabi_fdiv>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b1e      	ldr	r3, [pc, #120]	; (8001a20 <main+0x100>)
 80019a8:	601a      	str	r2, [r3, #0]
  AccXh = GyroErr(ACC_X_ADDR); AccYh = GyroErr(ACC_Y_ADDR); AccZh = GyroErr(ACC_Z_ADDR);
 80019aa:	203b      	movs	r0, #59	; 0x3b
 80019ac:	f000 fdec 	bl	8002588 <_Z7GyroErrh>
 80019b0:	4603      	mov	r3, r0
 80019b2:	4a1c      	ldr	r2, [pc, #112]	; (8001a24 <main+0x104>)
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	203d      	movs	r0, #61	; 0x3d
 80019b8:	f000 fde6 	bl	8002588 <_Z7GyroErrh>
 80019bc:	4603      	mov	r3, r0
 80019be:	4a1a      	ldr	r2, [pc, #104]	; (8001a28 <main+0x108>)
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	203f      	movs	r0, #63	; 0x3f
 80019c4:	f000 fde0 	bl	8002588 <_Z7GyroErrh>
 80019c8:	4603      	mov	r3, r0
 80019ca:	4a18      	ldr	r2, [pc, #96]	; (8001a2c <main+0x10c>)
 80019cc:	6013      	str	r3, [r2, #0]
  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 80019ce:	4818      	ldr	r0, [pc, #96]	; (8001a30 <main+0x110>)
 80019d0:	f006 f900 	bl	8007bd4 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 80019d4:	4817      	ldr	r0, [pc, #92]	; (8001a34 <main+0x114>)
 80019d6:	f006 f8b3 	bl	8007b40 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80019da:	2100      	movs	r1, #0
 80019dc:	4816      	ldr	r0, [pc, #88]	; (8001a38 <main+0x118>)
 80019de:	f006 f99b 	bl	8007d18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80019e2:	2104      	movs	r1, #4
 80019e4:	4814      	ldr	r0, [pc, #80]	; (8001a38 <main+0x118>)
 80019e6:	f006 f997 	bl	8007d18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80019ea:	2108      	movs	r1, #8
 80019ec:	4812      	ldr	r0, [pc, #72]	; (8001a38 <main+0x118>)
 80019ee:	f006 f993 	bl	8007d18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80019f2:	210c      	movs	r1, #12
 80019f4:	4810      	ldr	r0, [pc, #64]	; (8001a38 <main+0x118>)
 80019f6:	f006 f98f 	bl	8007d18 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 80019fa:	2108      	movs	r1, #8
 80019fc:	480d      	ldr	r0, [pc, #52]	; (8001a34 <main+0x114>)
 80019fe:	f006 fa85 	bl	8007f0c <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SendTelem();
 8001a02:	f000 fd1d 	bl	8002440 <_Z9SendTelemv>
	  Check_Arm();
 8001a06:	f000 fb93 	bl	8002130 <_Z9Check_Armv>
	  Check_Disarm();
 8001a0a:	f000 fbef 	bl	80021ec <_Z12Check_Disarmv>
	  SendTelem();
 8001a0e:	e7f8      	b.n	8001a02 <main+0xe2>
 8001a10:	20000a28 	.word	0x20000a28
 8001a14:	42830000 	.word	0x42830000
 8001a18:	20000268 	.word	0x20000268
 8001a1c:	2000026c 	.word	0x2000026c
 8001a20:	20000270 	.word	0x20000270
 8001a24:	20000274 	.word	0x20000274
 8001a28:	20000278 	.word	0x20000278
 8001a2c:	2000027c 	.word	0x2000027c
 8001a30:	20000138 	.word	0x20000138
 8001a34:	20000180 	.word	0x20000180
 8001a38:	200000f0 	.word	0x200000f0

08001a3c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b090      	sub	sp, #64	; 0x40
 8001a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a42:	f107 0318 	add.w	r3, r7, #24
 8001a46:	2228      	movs	r2, #40	; 0x28
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f00d fa1a 	bl	800ee84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
 8001a5c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a70:	2302      	movs	r3, #2
 8001a72:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a7a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a80:	f107 0318 	add.w	r3, r7, #24
 8001a84:	4618      	mov	r0, r3
 8001a86:	f005 fbf1 	bl	800726c <HAL_RCC_OscConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bf14      	ite	ne
 8001a90:	2301      	movne	r3, #1
 8001a92:	2300      	moveq	r3, #0
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001a9a:	f002 ff65 	bl	8004968 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a9e:	230f      	movs	r3, #15
 8001aa0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	2102      	movs	r1, #2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f005 fe57 	bl	800776c <HAL_RCC_ClockConfig>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	bf14      	ite	ne
 8001ac4:	2301      	movne	r3, #1
 8001ac6:	2300      	moveq	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001ace:	f002 ff4b 	bl	8004968 <Error_Handler>
  }
}
 8001ad2:	bf00      	nop
 8001ad4:	3740      	adds	r7, #64	; 0x40
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ae0:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ae2:	4a16      	ldr	r2, [pc, #88]	; (8001b3c <_ZL12MX_I2C1_Initv+0x60>)
 8001ae4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001ae6:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ae8:	4a15      	ldr	r2, [pc, #84]	; (8001b40 <_ZL12MX_I2C1_Initv+0x64>)
 8001aea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001aec:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001af2:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001afa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001afe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b00:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b06:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b18:	4807      	ldr	r0, [pc, #28]	; (8001b38 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b1a:	f003 fef9 	bl	8005910 <HAL_I2C_Init>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	bf14      	ite	ne
 8001b24:	2301      	movne	r3, #1
 8001b26:	2300      	moveq	r3, #0
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001b2e:	f002 ff1b 	bl	8004968 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	2000009c 	.word	0x2000009c
 8001b3c:	40005400 	.word	0x40005400
 8001b40:	00061a80 	.word	0x00061a80

08001b44 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b092      	sub	sp, #72	; 0x48
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
 8001b64:	615a      	str	r2, [r3, #20]
 8001b66:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b68:	1d3b      	adds	r3, r7, #4
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f00d f988 	bl	800ee84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b74:	4b56      	ldr	r3, [pc, #344]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001b76:	4a57      	ldr	r2, [pc, #348]	; (8001cd4 <_ZL12MX_TIM1_Initv+0x190>)
 8001b78:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001b7a:	4b55      	ldr	r3, [pc, #340]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001b7c:	2247      	movs	r2, #71	; 0x47
 8001b7e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b80:	4b53      	ldr	r3, [pc, #332]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8001b86:	4b52      	ldr	r3, [pc, #328]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001b88:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001b8c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8e:	4b50      	ldr	r3, [pc, #320]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b94:	4b4e      	ldr	r3, [pc, #312]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9a:	4b4d      	ldr	r3, [pc, #308]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ba0:	484b      	ldr	r0, [pc, #300]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001ba2:	f006 f869 	bl	8007c78 <HAL_TIM_PWM_Init>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	bf14      	ite	ne
 8001bac:	2301      	movne	r3, #1
 8001bae:	2300      	moveq	r3, #0
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8001bb6:	f002 fed7 	bl	8004968 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4841      	ldr	r0, [pc, #260]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bca:	f007 f9d5 	bl	8008f78 <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	bf14      	ite	ne
 8001bd4:	2301      	movne	r3, #1
 8001bd6:	2300      	moveq	r3, #0
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001bde:	f002 fec3 	bl	8004968 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001be2:	2360      	movs	r3, #96	; 0x60
 8001be4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bea:	2300      	movs	r3, #0
 8001bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c02:	2200      	movs	r2, #0
 8001c04:	4619      	mov	r1, r3
 8001c06:	4832      	ldr	r0, [pc, #200]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c08:	f006 fc22 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	bf14      	ite	ne
 8001c12:	2301      	movne	r3, #1
 8001c14:	2300      	moveq	r3, #0
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8001c1c:	f002 fea4 	bl	8004968 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c24:	2204      	movs	r2, #4
 8001c26:	4619      	mov	r1, r3
 8001c28:	4829      	ldr	r0, [pc, #164]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c2a:	f006 fc11 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	bf14      	ite	ne
 8001c34:	2301      	movne	r3, #1
 8001c36:	2300      	moveq	r3, #0
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8001c3e:	f002 fe93 	bl	8004968 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c46:	2208      	movs	r2, #8
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4821      	ldr	r0, [pc, #132]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c4c:	f006 fc00 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	bf14      	ite	ne
 8001c56:	2301      	movne	r3, #1
 8001c58:	2300      	moveq	r3, #0
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8001c60:	f002 fe82 	bl	8004968 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c68:	220c      	movs	r2, #12
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4818      	ldr	r0, [pc, #96]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c6e:	f006 fbef 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	bf14      	ite	ne
 8001c78:	2301      	movne	r3, #1
 8001c7a:	2300      	moveq	r3, #0
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8001c82:	f002 fe71 	bl	8004968 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c9e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ca4:	1d3b      	adds	r3, r7, #4
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4809      	ldr	r0, [pc, #36]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001caa:	f007 f9c3 	bl	8009034 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	bf14      	ite	ne
 8001cb4:	2301      	movne	r3, #1
 8001cb6:	2300      	moveq	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8001cbe:	f002 fe53 	bl	8004968 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cc2:	4803      	ldr	r0, [pc, #12]	; (8001cd0 <_ZL12MX_TIM1_Initv+0x18c>)
 8001cc4:	f003 f99c 	bl	8005000 <HAL_TIM_MspPostInit>

}
 8001cc8:	bf00      	nop
 8001cca:	3748      	adds	r7, #72	; 0x48
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	200000f0 	.word	0x200000f0
 8001cd4:	40012c00 	.word	0x40012c00

08001cd8 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cde:	f107 0308 	add.w	r3, r7, #8
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	609a      	str	r2, [r3, #8]
 8001cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cec:	463b      	mov	r3, r7
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cf4:	4b25      	ldr	r3, [pc, #148]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001cf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001cfc:	4b23      	ldr	r3, [pc, #140]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001cfe:	2247      	movs	r2, #71	; 0x47
 8001d00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d02:	4b22      	ldr	r3, [pc, #136]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1250;
 8001d08:	4b20      	ldr	r3, [pc, #128]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001d0a:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8001d0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d10:	4b1e      	ldr	r3, [pc, #120]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d16:	4b1d      	ldr	r3, [pc, #116]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d1c:	481b      	ldr	r0, [pc, #108]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001d1e:	f005 febf 	bl	8007aa0 <HAL_TIM_Base_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	bf14      	ite	ne
 8001d28:	2301      	movne	r3, #1
 8001d2a:	2300      	moveq	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001d32:	f002 fe19 	bl	8004968 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d3c:	f107 0308 	add.w	r3, r7, #8
 8001d40:	4619      	mov	r1, r3
 8001d42:	4812      	ldr	r0, [pc, #72]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001d44:	f006 fc42 	bl	80085cc <HAL_TIM_ConfigClockSource>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	bf14      	ite	ne
 8001d4e:	2301      	movne	r3, #1
 8001d50:	2300      	moveq	r3, #0
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001d58:	f002 fe06 	bl	8004968 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d64:	463b      	mov	r3, r7
 8001d66:	4619      	mov	r1, r3
 8001d68:	4808      	ldr	r0, [pc, #32]	; (8001d8c <_ZL12MX_TIM2_Initv+0xb4>)
 8001d6a:	f007 f905 	bl	8008f78 <HAL_TIMEx_MasterConfigSynchronization>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf14      	ite	ne
 8001d74:	2301      	movne	r3, #1
 8001d76:	2300      	moveq	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001d7e:	f002 fdf3 	bl	8004968 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d82:	bf00      	nop
 8001d84:	3718      	adds	r7, #24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000138 	.word	0x20000138

08001d90 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b08a      	sub	sp, #40	; 0x28
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d96:	f107 0318 	add.w	r3, r7, #24
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	609a      	str	r2, [r3, #8]
 8001da2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da4:	f107 0310 	add.w	r3, r7, #16
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001dae:	463b      	mov	r3, r7
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dba:	4b38      	ldr	r3, [pc, #224]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001dbc:	4a38      	ldr	r2, [pc, #224]	; (8001ea0 <_ZL12MX_TIM3_Initv+0x110>)
 8001dbe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001dc0:	4b36      	ldr	r3, [pc, #216]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001dc2:	2247      	movs	r2, #71	; 0x47
 8001dc4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc6:	4b35      	ldr	r3, [pc, #212]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001dcc:	4b33      	ldr	r3, [pc, #204]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001dce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dd2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd4:	4b31      	ldr	r3, [pc, #196]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dda:	4b30      	ldr	r3, [pc, #192]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001de0:	482e      	ldr	r0, [pc, #184]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001de2:	f005 fe5d 	bl	8007aa0 <HAL_TIM_Base_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	bf14      	ite	ne
 8001dec:	2301      	movne	r3, #1
 8001dee:	2300      	moveq	r3, #0
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 8001df6:	f002 fdb7 	bl	8004968 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dfe:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e00:	f107 0318 	add.w	r3, r7, #24
 8001e04:	4619      	mov	r1, r3
 8001e06:	4825      	ldr	r0, [pc, #148]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001e08:	f006 fbe0 	bl	80085cc <HAL_TIM_ConfigClockSource>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	bf14      	ite	ne
 8001e12:	2301      	movne	r3, #1
 8001e14:	2300      	moveq	r3, #0
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 8001e1c:	f002 fda4 	bl	8004968 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001e20:	481e      	ldr	r0, [pc, #120]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001e22:	f006 f81b 	bl	8007e5c <HAL_TIM_IC_Init>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	bf14      	ite	ne
 8001e2c:	2301      	movne	r3, #1
 8001e2e:	2300      	moveq	r3, #0
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8001e36:	f002 fd97 	bl	8004968 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e42:	f107 0310 	add.w	r3, r7, #16
 8001e46:	4619      	mov	r1, r3
 8001e48:	4814      	ldr	r0, [pc, #80]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001e4a:	f007 f895 	bl	8008f78 <HAL_TIMEx_MasterConfigSynchronization>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	bf14      	ite	ne
 8001e54:	2301      	movne	r3, #1
 8001e56:	2300      	moveq	r3, #0
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 8001e5e:	f002 fd83 	bl	8004968 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e62:	2300      	movs	r3, #0
 8001e64:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e66:	2301      	movs	r3, #1
 8001e68:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001e72:	463b      	mov	r3, r7
 8001e74:	2208      	movs	r2, #8
 8001e76:	4619      	mov	r1, r3
 8001e78:	4808      	ldr	r0, [pc, #32]	; (8001e9c <_ZL12MX_TIM3_Initv+0x10c>)
 8001e7a:	f006 fa55 	bl	8008328 <HAL_TIM_IC_ConfigChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	bf14      	ite	ne
 8001e84:	2301      	movne	r3, #1
 8001e86:	2300      	moveq	r3, #0
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 8001e8e:	f002 fd6b 	bl	8004968 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e92:	bf00      	nop
 8001e94:	3728      	adds	r7, #40	; 0x28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000180 	.word	0x20000180
 8001ea0:	40000400 	.word	0x40000400

08001ea4 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eaa:	f107 0308 	add.w	r3, r7, #8
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb8:	463b      	mov	r3, r7
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ec0:	4b25      	ldr	r3, [pc, #148]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001ec2:	4a26      	ldr	r2, [pc, #152]	; (8001f5c <_ZL12MX_TIM4_Initv+0xb8>)
 8001ec4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 8001ec6:	4b24      	ldr	r3, [pc, #144]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001ec8:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001ecc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ece:	4b22      	ldr	r3, [pc, #136]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001ed4:	4b20      	ldr	r3, [pc, #128]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001ed6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001eda:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001edc:	4b1e      	ldr	r3, [pc, #120]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ee8:	481b      	ldr	r0, [pc, #108]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001eea:	f005 fdd9 	bl	8007aa0 <HAL_TIM_Base_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	bf14      	ite	ne
 8001ef4:	2301      	movne	r3, #1
 8001ef6:	2300      	moveq	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 8001efe:	f002 fd33 	bl	8004968 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f08:	f107 0308 	add.w	r3, r7, #8
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4812      	ldr	r0, [pc, #72]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f10:	f006 fb5c 	bl	80085cc <HAL_TIM_ConfigClockSource>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	bf14      	ite	ne
 8001f1a:	2301      	movne	r3, #1
 8001f1c:	2300      	moveq	r3, #0
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 8001f24:	f002 fd20 	bl	8004968 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f30:	463b      	mov	r3, r7
 8001f32:	4619      	mov	r1, r3
 8001f34:	4808      	ldr	r0, [pc, #32]	; (8001f58 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f36:	f007 f81f 	bl	8008f78 <HAL_TIMEx_MasterConfigSynchronization>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	bf14      	ite	ne
 8001f40:	2301      	movne	r3, #1
 8001f42:	2300      	moveq	r3, #0
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 8001f4a:	f002 fd0d 	bl	8004968 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f4e:	bf00      	nop
 8001f50:	3718      	adds	r7, #24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200001c8 	.word	0x200001c8
 8001f5c:	40000800 	.word	0x40000800

08001f60 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f64:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f66:	4a14      	ldr	r2, [pc, #80]	; (8001fb8 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001f68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8001f6a:	4b12      	ldr	r3, [pc, #72]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f6c:	4a13      	ldr	r2, [pc, #76]	; (8001fbc <_ZL19MX_USART2_UART_Initv+0x5c>)
 8001f6e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f70:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f76:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f82:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f84:	220c      	movs	r2, #12
 8001f86:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f88:	4b0a      	ldr	r3, [pc, #40]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f8e:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f94:	4807      	ldr	r0, [pc, #28]	; (8001fb4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f96:	f007 f8b0 	bl	80090fa <HAL_UART_Init>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	bf14      	ite	ne
 8001fa0:	2301      	movne	r3, #1
 8001fa2:	2300      	moveq	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <_ZL19MX_USART2_UART_Initv+0x4e>
  {
    Error_Handler();
 8001faa:	f002 fcdd 	bl	8004968 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000210 	.word	0x20000210
 8001fb8:	40004400 	.word	0x40004400
 8001fbc:	000f4240 	.word	0x000f4240

08001fc0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b088      	sub	sp, #32
 8001fc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc6:	f107 0310 	add.w	r3, r7, #16
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd4:	4b38      	ldr	r3, [pc, #224]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4a37      	ldr	r2, [pc, #220]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001fda:	f043 0310 	orr.w	r3, r3, #16
 8001fde:	6193      	str	r3, [r2, #24]
 8001fe0:	4b35      	ldr	r3, [pc, #212]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f003 0310 	and.w	r3, r3, #16
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fec:	4b32      	ldr	r3, [pc, #200]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	4a31      	ldr	r2, [pc, #196]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001ff2:	f043 0320 	orr.w	r3, r3, #32
 8001ff6:	6193      	str	r3, [r2, #24]
 8001ff8:	4b2f      	ldr	r3, [pc, #188]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	f003 0320 	and.w	r3, r3, #32
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002004:	4b2c      	ldr	r3, [pc, #176]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	4a2b      	ldr	r2, [pc, #172]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 800200a:	f043 0304 	orr.w	r3, r3, #4
 800200e:	6193      	str	r3, [r2, #24]
 8002010:	4b29      	ldr	r3, [pc, #164]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800201c:	4b26      	ldr	r3, [pc, #152]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	4a25      	ldr	r2, [pc, #148]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 8002022:	f043 0308 	orr.w	r3, r3, #8
 8002026:	6193      	str	r3, [r2, #24]
 8002028:	4b23      	ldr	r3, [pc, #140]	; (80020b8 <_ZL12MX_GPIO_Initv+0xf8>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	603b      	str	r3, [r7, #0]
 8002032:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002034:	2200      	movs	r2, #0
 8002036:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800203a:	4820      	ldr	r0, [pc, #128]	; (80020bc <_ZL12MX_GPIO_Initv+0xfc>)
 800203c:	f003 fc36 	bl	80058ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002040:	2200      	movs	r2, #0
 8002042:	2102      	movs	r1, #2
 8002044:	481e      	ldr	r0, [pc, #120]	; (80020c0 <_ZL12MX_GPIO_Initv+0x100>)
 8002046:	f003 fc31 	bl	80058ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002050:	481c      	ldr	r0, [pc, #112]	; (80020c4 <_ZL12MX_GPIO_Initv+0x104>)
 8002052:	f003 fc2b 	bl	80058ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002056:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800205a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800205c:	2301      	movs	r3, #1
 800205e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	2302      	movs	r3, #2
 8002066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002068:	f107 0310 	add.w	r3, r7, #16
 800206c:	4619      	mov	r1, r3
 800206e:	4813      	ldr	r0, [pc, #76]	; (80020bc <_ZL12MX_GPIO_Initv+0xfc>)
 8002070:	f003 fa98 	bl	80055a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002074:	2302      	movs	r3, #2
 8002076:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002078:	2301      	movs	r3, #1
 800207a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002080:	2302      	movs	r3, #2
 8002082:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002084:	f107 0310 	add.w	r3, r7, #16
 8002088:	4619      	mov	r1, r3
 800208a:	480d      	ldr	r0, [pc, #52]	; (80020c0 <_ZL12MX_GPIO_Initv+0x100>)
 800208c:	f003 fa8a 	bl	80055a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002090:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002096:	2301      	movs	r3, #1
 8002098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209e:	2302      	movs	r3, #2
 80020a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 0310 	add.w	r3, r7, #16
 80020a6:	4619      	mov	r1, r3
 80020a8:	4806      	ldr	r0, [pc, #24]	; (80020c4 <_ZL12MX_GPIO_Initv+0x104>)
 80020aa:	f003 fa7b 	bl	80055a4 <HAL_GPIO_Init>

}
 80020ae:	bf00      	nop
 80020b0:	3720      	adds	r7, #32
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40021000 	.word	0x40021000
 80020bc:	40011000 	.word	0x40011000
 80020c0:	40010c00 	.word	0x40010c00
 80020c4:	40010800 	.word	0x40010800

080020c8 <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 80020ce:	2300      	movs	r3, #0
 80020d0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 80020d2:	2305      	movs	r3, #5
 80020d4:	9302      	str	r3, [sp, #8]
 80020d6:	2301      	movs	r3, #1
 80020d8:	9301      	str	r3, [sp, #4]
 80020da:	1dfb      	adds	r3, r7, #7
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	2301      	movs	r3, #1
 80020e0:	226b      	movs	r2, #107	; 0x6b
 80020e2:	21d0      	movs	r1, #208	; 0xd0
 80020e4:	4811      	ldr	r0, [pc, #68]	; (800212c <_Z14MPU6050_Baslatv+0x64>)
 80020e6:	f004 f8b5 	bl	8006254 <HAL_I2C_Mem_Write>
	config = 0x08;
 80020ea:	2308      	movs	r3, #8
 80020ec:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 80020ee:	2305      	movs	r3, #5
 80020f0:	9302      	str	r3, [sp, #8]
 80020f2:	2301      	movs	r3, #1
 80020f4:	9301      	str	r3, [sp, #4]
 80020f6:	1dfb      	adds	r3, r7, #7
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	2301      	movs	r3, #1
 80020fc:	221b      	movs	r2, #27
 80020fe:	21d0      	movs	r1, #208	; 0xd0
 8002100:	480a      	ldr	r0, [pc, #40]	; (800212c <_Z14MPU6050_Baslatv+0x64>)
 8002102:	f004 f8a7 	bl	8006254 <HAL_I2C_Mem_Write>
	config = 0x10;
 8002106:	2310      	movs	r3, #16
 8002108:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, ACC_CONF_REG, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800210a:	2305      	movs	r3, #5
 800210c:	9302      	str	r3, [sp, #8]
 800210e:	2301      	movs	r3, #1
 8002110:	9301      	str	r3, [sp, #4]
 8002112:	1dfb      	adds	r3, r7, #7
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	2301      	movs	r3, #1
 8002118:	221c      	movs	r2, #28
 800211a:	21d0      	movs	r1, #208	; 0xd0
 800211c:	4803      	ldr	r0, [pc, #12]	; (800212c <_Z14MPU6050_Baslatv+0x64>)
 800211e:	f004 f899 	bl	8006254 <HAL_I2C_Mem_Write>
	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland


}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	2000009c 	.word	0x2000009c

08002130 <_Z9Check_Armv>:


void Check_Arm() {
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	if(!armed) {
 8002134:	4b25      	ldr	r3, [pc, #148]	; (80021cc <_Z9Check_Armv+0x9c>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	f083 0301 	eor.w	r3, r3, #1
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d041      	beq.n	80021c6 <_Z9Check_Armv+0x96>
		if((ch[2] < 1100) && (ch[3] > 1700)) {
 8002142:	4b23      	ldr	r3, [pc, #140]	; (80021d0 <_Z9Check_Armv+0xa0>)
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f240 424b 	movw	r2, #1099	; 0x44b
 800214a:	4293      	cmp	r3, r2
 800214c:	dc37      	bgt.n	80021be <_Z9Check_Armv+0x8e>
 800214e:	4b20      	ldr	r3, [pc, #128]	; (80021d0 <_Z9Check_Armv+0xa0>)
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8002156:	4293      	cmp	r3, r2
 8002158:	dd31      	ble.n	80021be <_Z9Check_Armv+0x8e>
				if(!arm_start){
 800215a:	4b1e      	ldr	r3, [pc, #120]	; (80021d4 <_Z9Check_Armv+0xa4>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	f083 0301 	eor.w	r3, r3, #1
 8002162:	b2db      	uxtb	r3, r3
 8002164:	2b00      	cmp	r3, #0
 8002166:	d008      	beq.n	800217a <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8002168:	f003 f8e0 	bl	800532c <HAL_GetTick>
 800216c:	4603      	mov	r3, r0
 800216e:	461a      	mov	r2, r3
 8002170:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <_Z9Check_Armv+0xa8>)
 8002172:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8002174:	4b17      	ldr	r3, [pc, #92]	; (80021d4 <_Z9Check_Armv+0xa4>)
 8002176:	2201      	movs	r2, #1
 8002178:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 800217a:	f003 f8d7 	bl	800532c <HAL_GetTick>
 800217e:	4603      	mov	r3, r0
 8002180:	4a15      	ldr	r2, [pc, #84]	; (80021d8 <_Z9Check_Armv+0xa8>)
 8002182:	6812      	ldr	r2, [r2, #0]
 8002184:	1a9b      	subs	r3, r3, r2
 8002186:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800218a:	4293      	cmp	r3, r2
 800218c:	bf8c      	ite	hi
 800218e:	2301      	movhi	r3, #1
 8002190:	2300      	movls	r3, #0
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b00      	cmp	r3, #0
 8002196:	d016      	beq.n	80021c6 <_Z9Check_Armv+0x96>
					controller.pid_roll.reset();
 8002198:	4810      	ldr	r0, [pc, #64]	; (80021dc <_Z9Check_Armv+0xac>)
 800219a:	f00a fc39 	bl	800ca10 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 800219e:	4810      	ldr	r0, [pc, #64]	; (80021e0 <_Z9Check_Armv+0xb0>)
 80021a0:	f00a fc36 	bl	800ca10 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 80021a4:	480f      	ldr	r0, [pc, #60]	; (80021e4 <_Z9Check_Armv+0xb4>)
 80021a6:	f00a fc33 	bl	800ca10 <_ZN3PID5resetEv>
					armed = true;
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <_Z9Check_Armv+0x9c>)
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80021b0:	2201      	movs	r2, #1
 80021b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021b6:	480c      	ldr	r0, [pc, #48]	; (80021e8 <_Z9Check_Armv+0xb8>)
 80021b8:	f003 fb78 	bl	80058ac <HAL_GPIO_WritePin>
				if(HAL_GetTick() - arm_timer > 3000) {
 80021bc:	e003      	b.n	80021c6 <_Z9Check_Armv+0x96>
				}

		}

		else {
			arm_start = false;
 80021be:	4b05      	ldr	r3, [pc, #20]	; (80021d4 <_Z9Check_Armv+0xa4>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80021c4:	e7ff      	b.n	80021c6 <_Z9Check_Armv+0x96>
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200009e9 	.word	0x200009e9
 80021d0:	200009b4 	.word	0x200009b4
 80021d4:	200009e8 	.word	0x200009e8
 80021d8:	200009dc 	.word	0x200009dc
 80021dc:	20000778 	.word	0x20000778
 80021e0:	200007f8 	.word	0x200007f8
 80021e4:	20000878 	.word	0x20000878
 80021e8:	40010800 	.word	0x40010800

080021ec <_Z12Check_Disarmv>:

void Check_Disarm() {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	if(armed) {
 80021f0:	4b1f      	ldr	r3, [pc, #124]	; (8002270 <_Z12Check_Disarmv+0x84>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d038      	beq.n	800226a <_Z12Check_Disarmv+0x7e>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 80021f8:	4b1e      	ldr	r3, [pc, #120]	; (8002274 <_Z12Check_Disarmv+0x88>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f240 424b 	movw	r2, #1099	; 0x44b
 8002200:	4293      	cmp	r3, r2
 8002202:	dc2e      	bgt.n	8002262 <_Z12Check_Disarmv+0x76>
 8002204:	4b1b      	ldr	r3, [pc, #108]	; (8002274 <_Z12Check_Disarmv+0x88>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f240 424b 	movw	r2, #1099	; 0x44b
 800220c:	4293      	cmp	r3, r2
 800220e:	dc28      	bgt.n	8002262 <_Z12Check_Disarmv+0x76>
				if(!disarm_start){
 8002210:	4b19      	ldr	r3, [pc, #100]	; (8002278 <_Z12Check_Disarmv+0x8c>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	f083 0301 	eor.w	r3, r3, #1
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d008      	beq.n	8002230 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 800221e:	f003 f885 	bl	800532c <HAL_GetTick>
 8002222:	4603      	mov	r3, r0
 8002224:	461a      	mov	r2, r3
 8002226:	4b15      	ldr	r3, [pc, #84]	; (800227c <_Z12Check_Disarmv+0x90>)
 8002228:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 800222a:	4b13      	ldr	r3, [pc, #76]	; (8002278 <_Z12Check_Disarmv+0x8c>)
 800222c:	2201      	movs	r2, #1
 800222e:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8002230:	f003 f87c 	bl	800532c <HAL_GetTick>
 8002234:	4603      	mov	r3, r0
 8002236:	4a11      	ldr	r2, [pc, #68]	; (800227c <_Z12Check_Disarmv+0x90>)
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	1a9b      	subs	r3, r3, r2
 800223c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002240:	4293      	cmp	r3, r2
 8002242:	bf8c      	ite	hi
 8002244:	2301      	movhi	r3, #1
 8002246:	2300      	movls	r3, #0
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00d      	beq.n	800226a <_Z12Check_Disarmv+0x7e>
					armed = false;
 800224e:	4b08      	ldr	r3, [pc, #32]	; (8002270 <_Z12Check_Disarmv+0x84>)
 8002250:	2200      	movs	r2, #0
 8002252:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002254:	2200      	movs	r2, #0
 8002256:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800225a:	4809      	ldr	r0, [pc, #36]	; (8002280 <_Z12Check_Disarmv+0x94>)
 800225c:	f003 fb26 	bl	80058ac <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8002260:	e003      	b.n	800226a <_Z12Check_Disarmv+0x7e>
				}

		}

		else {
			disarm_start = false;
 8002262:	4b05      	ldr	r3, [pc, #20]	; (8002278 <_Z12Check_Disarmv+0x8c>)
 8002264:	2200      	movs	r2, #0
 8002266:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002268:	e7ff      	b.n	800226a <_Z12Check_Disarmv+0x7e>
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200009e9 	.word	0x200009e9
 8002274:	200009b4 	.word	0x200009b4
 8002278:	200009eb 	.word	0x200009eb
 800227c:	200009e0 	.word	0x200009e0
 8002280:	40010800 	.word	0x40010800

08002284 <_Z9TelemPackv>:

void TelemPack() {
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 8002288:	4b63      	ldr	r3, [pc, #396]	; (8002418 <_Z9TelemPackv+0x194>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a63      	ldr	r2, [pc, #396]	; (800241c <_Z9TelemPackv+0x198>)
 800228e:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8002290:	4b61      	ldr	r3, [pc, #388]	; (8002418 <_Z9TelemPackv+0x194>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4a61      	ldr	r2, [pc, #388]	; (800241c <_Z9TelemPackv+0x198>)
 8002296:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 8002298:	4b5f      	ldr	r3, [pc, #380]	; (8002418 <_Z9TelemPackv+0x194>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	4a5f      	ldr	r2, [pc, #380]	; (800241c <_Z9TelemPackv+0x198>)
 800229e:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 80022a0:	4b5f      	ldr	r3, [pc, #380]	; (8002420 <_Z9TelemPackv+0x19c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	4b5d      	ldr	r3, [pc, #372]	; (800241c <_Z9TelemPackv+0x198>)
 80022a8:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 80022aa:	4b5d      	ldr	r3, [pc, #372]	; (8002420 <_Z9TelemPackv+0x19c>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	4b5a      	ldr	r3, [pc, #360]	; (800241c <_Z9TelemPackv+0x198>)
 80022b2:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 80022b4:	4b5a      	ldr	r3, [pc, #360]	; (8002420 <_Z9TelemPackv+0x19c>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	4b58      	ldr	r3, [pc, #352]	; (800241c <_Z9TelemPackv+0x198>)
 80022bc:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 80022be:	4b58      	ldr	r3, [pc, #352]	; (8002420 <_Z9TelemPackv+0x19c>)
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	4b55      	ldr	r3, [pc, #340]	; (800241c <_Z9TelemPackv+0x198>)
 80022c6:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = state_des.angles[0];
 80022c8:	4b56      	ldr	r3, [pc, #344]	; (8002424 <_Z9TelemPackv+0x1a0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a53      	ldr	r2, [pc, #332]	; (800241c <_Z9TelemPackv+0x198>)
 80022ce:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = state_des.angles[1];
 80022d0:	4b54      	ldr	r3, [pc, #336]	; (8002424 <_Z9TelemPackv+0x1a0>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	4a51      	ldr	r2, [pc, #324]	; (800241c <_Z9TelemPackv+0x198>)
 80022d6:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = state_des.angles[2];
 80022d8:	4b52      	ldr	r3, [pc, #328]	; (8002424 <_Z9TelemPackv+0x1a0>)
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	4a4f      	ldr	r2, [pc, #316]	; (800241c <_Z9TelemPackv+0x198>)
 80022de:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 80022e0:	4b4d      	ldr	r3, [pc, #308]	; (8002418 <_Z9TelemPackv+0x194>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	4a4d      	ldr	r2, [pc, #308]	; (800241c <_Z9TelemPackv+0x198>)
 80022e6:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 80022e8:	4b4b      	ldr	r3, [pc, #300]	; (8002418 <_Z9TelemPackv+0x194>)
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	4a4b      	ldr	r2, [pc, #300]	; (800241c <_Z9TelemPackv+0x198>)
 80022ee:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 80022f0:	4b49      	ldr	r3, [pc, #292]	; (8002418 <_Z9TelemPackv+0x194>)
 80022f2:	695b      	ldr	r3, [r3, #20]
 80022f4:	4a49      	ldr	r2, [pc, #292]	; (800241c <_Z9TelemPackv+0x198>)
 80022f6:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 80022f8:	4b4a      	ldr	r3, [pc, #296]	; (8002424 <_Z9TelemPackv+0x1a0>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	4a47      	ldr	r2, [pc, #284]	; (800241c <_Z9TelemPackv+0x198>)
 80022fe:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 8002300:	4b48      	ldr	r3, [pc, #288]	; (8002424 <_Z9TelemPackv+0x1a0>)
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	4a45      	ldr	r2, [pc, #276]	; (800241c <_Z9TelemPackv+0x198>)
 8002306:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 8002308:	4b47      	ldr	r3, [pc, #284]	; (8002428 <_Z9TelemPackv+0x1a4>)
 800230a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800230e:	4a43      	ldr	r2, [pc, #268]	; (800241c <_Z9TelemPackv+0x198>)
 8002310:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 8002312:	4b45      	ldr	r3, [pc, #276]	; (8002428 <_Z9TelemPackv+0x1a4>)
 8002314:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002318:	4a40      	ldr	r2, [pc, #256]	; (800241c <_Z9TelemPackv+0x198>)
 800231a:	63d3      	str	r3, [r2, #60]	; 0x3c


	  telem_pack.ekf.roll_comp =  EKF.roll_comp;
 800231c:	4b42      	ldr	r3, [pc, #264]	; (8002428 <_Z9TelemPackv+0x1a4>)
 800231e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002322:	4a3e      	ldr	r2, [pc, #248]	; (800241c <_Z9TelemPackv+0x198>)
 8002324:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_comp;
 8002326:	4b40      	ldr	r3, [pc, #256]	; (8002428 <_Z9TelemPackv+0x1a4>)
 8002328:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800232c:	4a3b      	ldr	r2, [pc, #236]	; (800241c <_Z9TelemPackv+0x198>)
 800232e:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8002330:	4b3d      	ldr	r3, [pc, #244]	; (8002428 <_Z9TelemPackv+0x1a4>)
 8002332:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002336:	4a39      	ldr	r2, [pc, #228]	; (800241c <_Z9TelemPackv+0x198>)
 8002338:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 800233a:	4b3b      	ldr	r3, [pc, #236]	; (8002428 <_Z9TelemPackv+0x1a4>)
 800233c:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8002340:	4a36      	ldr	r2, [pc, #216]	; (800241c <_Z9TelemPackv+0x198>)
 8002342:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8002344:	4b39      	ldr	r3, [pc, #228]	; (800242c <_Z9TelemPackv+0x1a8>)
 8002346:	e9d3 2372 	ldrd	r2, r3, [r3, #456]	; 0x1c8
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	f7fe fb93 	bl	8000a78 <__aeabi_d2f>
 8002352:	4603      	mov	r3, r0
 8002354:	4a31      	ldr	r2, [pc, #196]	; (800241c <_Z9TelemPackv+0x198>)
 8002356:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8002358:	4b34      	ldr	r3, [pc, #208]	; (800242c <_Z9TelemPackv+0x1a8>)
 800235a:	e9d3 2374 	ldrd	r2, r3, [r3, #464]	; 0x1d0
 800235e:	4610      	mov	r0, r2
 8002360:	4619      	mov	r1, r3
 8002362:	f7fe fb89 	bl	8000a78 <__aeabi_d2f>
 8002366:	4603      	mov	r3, r0
 8002368:	4a2c      	ldr	r2, [pc, #176]	; (800241c <_Z9TelemPackv+0x198>)
 800236a:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 800236c:	4b2f      	ldr	r3, [pc, #188]	; (800242c <_Z9TelemPackv+0x1a8>)
 800236e:	e9d3 2376 	ldrd	r2, r3, [r3, #472]	; 0x1d8
 8002372:	4610      	mov	r0, r2
 8002374:	4619      	mov	r1, r3
 8002376:	f7fe fb7f 	bl	8000a78 <__aeabi_d2f>
 800237a:	4603      	mov	r3, r0
 800237c:	4a27      	ldr	r2, [pc, #156]	; (800241c <_Z9TelemPackv+0x198>)
 800237e:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8002380:	4b2a      	ldr	r3, [pc, #168]	; (800242c <_Z9TelemPackv+0x1a8>)
 8002382:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8002386:	4a25      	ldr	r2, [pc, #148]	; (800241c <_Z9TelemPackv+0x198>)
 8002388:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 800238a:	4b28      	ldr	r3, [pc, #160]	; (800242c <_Z9TelemPackv+0x1a8>)
 800238c:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	; 0x248
 8002390:	4610      	mov	r0, r2
 8002392:	4619      	mov	r1, r3
 8002394:	f7fe fb70 	bl	8000a78 <__aeabi_d2f>
 8002398:	4603      	mov	r3, r0
 800239a:	4a20      	ldr	r2, [pc, #128]	; (800241c <_Z9TelemPackv+0x198>)
 800239c:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 800239e:	4b23      	ldr	r3, [pc, #140]	; (800242c <_Z9TelemPackv+0x1a8>)
 80023a0:	e9d3 2394 	ldrd	r2, r3, [r3, #592]	; 0x250
 80023a4:	4610      	mov	r0, r2
 80023a6:	4619      	mov	r1, r3
 80023a8:	f7fe fb66 	bl	8000a78 <__aeabi_d2f>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4a1b      	ldr	r2, [pc, #108]	; (800241c <_Z9TelemPackv+0x198>)
 80023b0:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 80023b2:	4b1e      	ldr	r3, [pc, #120]	; (800242c <_Z9TelemPackv+0x1a8>)
 80023b4:	e9d3 2396 	ldrd	r2, r3, [r3, #600]	; 0x258
 80023b8:	4610      	mov	r0, r2
 80023ba:	4619      	mov	r1, r3
 80023bc:	f7fe fb5c 	bl	8000a78 <__aeabi_d2f>
 80023c0:	4603      	mov	r3, r0
 80023c2:	4a16      	ldr	r2, [pc, #88]	; (800241c <_Z9TelemPackv+0x198>)
 80023c4:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 80023c6:	4b19      	ldr	r3, [pc, #100]	; (800242c <_Z9TelemPackv+0x1a8>)
 80023c8:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 80023cc:	4a13      	ldr	r2, [pc, #76]	; (800241c <_Z9TelemPackv+0x198>)
 80023ce:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = vz;
 80023d0:	4b17      	ldr	r3, [pc, #92]	; (8002430 <_Z9TelemPackv+0x1ac>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a11      	ldr	r2, [pc, #68]	; (800241c <_Z9TelemPackv+0x198>)
 80023d6:	67d3      	str	r3, [r2, #124]	; 0x7c
	  telem_pack.sonar_vel = sonar_vel;
 80023d8:	4b16      	ldr	r3, [pc, #88]	; (8002434 <_Z9TelemPackv+0x1b0>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0f      	ldr	r2, [pc, #60]	; (800241c <_Z9TelemPackv+0x198>)
 80023de:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.baro_alt = alt_gnd;
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <_Z9TelemPackv+0x1b4>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a0d      	ldr	r2, [pc, #52]	; (800241c <_Z9TelemPackv+0x198>)
 80023e8:	6793      	str	r3, [r2, #120]	; 0x78

	  telem_pack.alt_thr = controller.alt_thr;
 80023ea:	4b10      	ldr	r3, [pc, #64]	; (800242c <_Z9TelemPackv+0x1a8>)
 80023ec:	f8d3 3370 	ldr.w	r3, [r3, #880]	; 0x370
 80023f0:	4a0a      	ldr	r2, [pc, #40]	; (800241c <_Z9TelemPackv+0x198>)
 80023f2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	  telem_pack.time_millis = HAL_GetTick();
 80023f6:	f002 ff99 	bl	800532c <HAL_GetTick>
 80023fa:	4603      	mov	r3, r0
 80023fc:	4a07      	ldr	r2, [pc, #28]	; (800241c <_Z9TelemPackv+0x198>)
 80023fe:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8002402:	4a0e      	ldr	r2, [pc, #56]	; (800243c <_Z9TelemPackv+0x1b8>)
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <_Z9TelemPackv+0x198>)
 8002406:	4610      	mov	r0, r2
 8002408:	4619      	mov	r1, r3
 800240a:	238c      	movs	r3, #140	; 0x8c
 800240c:	461a      	mov	r2, r3
 800240e:	f00c fd11 	bl	800ee34 <memcpy>
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200002ac 	.word	0x200002ac
 800241c:	200002d0 	.word	0x200002d0
 8002420:	20000980 	.word	0x20000980
 8002424:	20000288 	.word	0x20000288
 8002428:	200003e8 	.word	0x200003e8
 800242c:	20000608 	.word	0x20000608
 8002430:	20000a10 	.word	0x20000a10
 8002434:	20000a04 	.word	0x20000a04
 8002438:	20000a0c 	.word	0x20000a0c
 800243c:	2000035c 	.word	0x2000035c

08002440 <_Z9SendTelemv>:

void SendTelem() {
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
	  TelemPack();
 8002446:	f7ff ff1d 	bl	8002284 <_Z9TelemPackv>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 100);
 800244a:	2364      	movs	r3, #100	; 0x64
 800244c:	228c      	movs	r2, #140	; 0x8c
 800244e:	490e      	ldr	r1, [pc, #56]	; (8002488 <_Z9SendTelemv+0x48>)
 8002450:	480e      	ldr	r0, [pc, #56]	; (800248c <_Z9SendTelemv+0x4c>)
 8002452:	f006 fe9f 	bl	8009194 <HAL_UART_Transmit>
	  char end_char = '@';
 8002456:	2340      	movs	r3, #64	; 0x40
 8002458:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 800245a:	1df9      	adds	r1, r7, #7
 800245c:	2364      	movs	r3, #100	; 0x64
 800245e:	2201      	movs	r2, #1
 8002460:	480a      	ldr	r0, [pc, #40]	; (800248c <_Z9SendTelemv+0x4c>)
 8002462:	f006 fe97 	bl	8009194 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8002466:	1df9      	adds	r1, r7, #7
 8002468:	2364      	movs	r3, #100	; 0x64
 800246a:	2201      	movs	r2, #1
 800246c:	4807      	ldr	r0, [pc, #28]	; (800248c <_Z9SendTelemv+0x4c>)
 800246e:	f006 fe91 	bl	8009194 <HAL_UART_Transmit>
	  sent_time = HAL_GetTick();
 8002472:	f002 ff5b 	bl	800532c <HAL_GetTick>
 8002476:	4603      	mov	r3, r0
 8002478:	461a      	mov	r2, r3
 800247a:	4b05      	ldr	r3, [pc, #20]	; (8002490 <_Z9SendTelemv+0x50>)
 800247c:	601a      	str	r2, [r3, #0]


}
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	2000035c 	.word	0x2000035c
 800248c:	20000210 	.word	0x20000210
 8002490:	200009e4 	.word	0x200009e4

08002494 <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af04      	add	r7, sp, #16
 800249a:	4603      	mov	r3, r0
 800249c:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	2301      	movs	r3, #1
 80024a4:	9302      	str	r3, [sp, #8]
 80024a6:	2302      	movs	r3, #2
 80024a8:	9301      	str	r3, [sp, #4]
 80024aa:	f107 030c 	add.w	r3, r7, #12
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	2301      	movs	r3, #1
 80024b2:	21d1      	movs	r1, #209	; 0xd1
 80024b4:	4807      	ldr	r0, [pc, #28]	; (80024d4 <_Z7GyroOkuh+0x40>)
 80024b6:	f003 ffc7 	bl	8006448 <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 80024ba:	7b3b      	ldrb	r3, [r7, #12]
 80024bc:	021b      	lsls	r3, r3, #8
 80024be:	b21a      	sxth	r2, r3
 80024c0:	7b7b      	ldrb	r3, [r7, #13]
 80024c2:	b21b      	sxth	r3, r3
 80024c4:	4313      	orrs	r3, r2
 80024c6:	81fb      	strh	r3, [r7, #14]
	return gyro;
 80024c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	2000009c 	.word	0x2000009c

080024d8 <_Z6PWMYazv>:




void PWMYaz() {
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
	  if(armed) {
 80024dc:	4b25      	ldr	r3, [pc, #148]	; (8002574 <_Z6PWMYazv+0x9c>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d045      	beq.n	8002570 <_Z6PWMYazv+0x98>

		  if(!motor_start) {
 80024e4:	4b24      	ldr	r3, [pc, #144]	; (8002578 <_Z6PWMYazv+0xa0>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	f083 0301 	eor.w	r3, r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d004      	beq.n	80024fc <_Z6PWMYazv+0x24>
		  	  MotorBaslat();
 80024f2:	f000 f877 	bl	80025e4 <_Z11MotorBaslatv>
		  	  motor_start = true;
 80024f6:	4b20      	ldr	r3, [pc, #128]	; (8002578 <_Z6PWMYazv+0xa0>)
 80024f8:	2201      	movs	r2, #1
 80024fa:	701a      	strb	r2, [r3, #0]
		  }

		  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > 1050) {
 80024fc:	4b1f      	ldr	r3, [pc, #124]	; (800257c <_Z6PWMYazv+0xa4>)
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	f240 52db 	movw	r2, #1499	; 0x5db
 8002504:	4293      	cmp	r3, r2
 8002506:	dc1b      	bgt.n	8002540 <_Z6PWMYazv+0x68>
 8002508:	4b1c      	ldr	r3, [pc, #112]	; (800257c <_Z6PWMYazv+0xa4>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f240 421a 	movw	r2, #1050	; 0x41a
 8002510:	4293      	cmp	r3, r2
 8002512:	dd15      	ble.n	8002540 <_Z6PWMYazv+0x68>


			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8002514:	4b1a      	ldr	r3, [pc, #104]	; (8002580 <_Z6PWMYazv+0xa8>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b1a      	ldr	r3, [pc, #104]	; (8002584 <_Z6PWMYazv+0xac>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 800251e:	4b18      	ldr	r3, [pc, #96]	; (8002580 <_Z6PWMYazv+0xa8>)
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	4b18      	ldr	r3, [pc, #96]	; (8002584 <_Z6PWMYazv+0xac>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 8002528:	4b15      	ldr	r3, [pc, #84]	; (8002580 <_Z6PWMYazv+0xa8>)
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	4b15      	ldr	r3, [pc, #84]	; (8002584 <_Z6PWMYazv+0xac>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 8002532:	4b13      	ldr	r3, [pc, #76]	; (8002580 <_Z6PWMYazv+0xa8>)
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	4b13      	ldr	r3, [pc, #76]	; (8002584 <_Z6PWMYazv+0xac>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	641a      	str	r2, [r3, #64]	; 0x40
 800253c:	bf00      	nop
		  }
	  }



}
 800253e:	e017      	b.n	8002570 <_Z6PWMYazv+0x98>
		  else if(motor_start) {
 8002540:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <_Z6PWMYazv+0xa0>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d013      	beq.n	8002570 <_Z6PWMYazv+0x98>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8002548:	4b0e      	ldr	r3, [pc, #56]	; (8002584 <_Z6PWMYazv+0xac>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002550:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8002552:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <_Z6PWMYazv+0xac>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800255a:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 800255c:	4b09      	ldr	r3, [pc, #36]	; (8002584 <_Z6PWMYazv+0xac>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002564:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8002566:	4b07      	ldr	r3, [pc, #28]	; (8002584 <_Z6PWMYazv+0xac>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800256e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002570:	bf00      	nop
 8002572:	bd80      	pop	{r7, pc}
 8002574:	200009e9 	.word	0x200009e9
 8002578:	200009ea 	.word	0x200009ea
 800257c:	200009b4 	.word	0x200009b4
 8002580:	20000980 	.word	0x20000980
 8002584:	200000f0 	.word	0x200000f0

08002588 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8002598:	2300      	movs	r3, #0
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80025a2:	da12      	bge.n	80025ca <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff ff74 	bl	8002494 <_Z7GyroOkuh>
 80025ac:	4603      	mov	r3, r0
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe fb6c 	bl	8000c8c <__aeabi_i2f>
 80025b4:	4603      	mov	r3, r0
 80025b6:	4619      	mov	r1, r3
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f7fe fab3 	bl	8000b24 <__addsf3>
 80025be:	4603      	mov	r3, r0
 80025c0:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	3301      	adds	r3, #1
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	e7e8      	b.n	800259c <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 80025ca:	4905      	ldr	r1, [pc, #20]	; (80025e0 <_Z7GyroErrh+0x58>)
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f7fe fc65 	bl	8000e9c <__aeabi_fdiv>
 80025d2:	4603      	mov	r3, r0
 80025d4:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 80025d6:	68fb      	ldr	r3, [r7, #12]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	44fa0000 	.word	0x44fa0000

080025e4 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80025e8:	4b0c      	ldr	r3, [pc, #48]	; (800261c <_Z11MotorBaslatv+0x38>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025f0:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80025f2:	4b0a      	ldr	r3, [pc, #40]	; (800261c <_Z11MotorBaslatv+0x38>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025fa:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80025fc:	4b07      	ldr	r3, [pc, #28]	; (800261c <_Z11MotorBaslatv+0x38>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002604:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8002606:	4b05      	ldr	r3, [pc, #20]	; (800261c <_Z11MotorBaslatv+0x38>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800260e:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 8002610:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002614:	f002 fe94 	bl	8005340 <HAL_Delay>
}
 8002618:	bf00      	nop
 800261a:	bd80      	pop	{r7, pc}
 800261c:	200000f0 	.word	0x200000f0

08002620 <HAL_TIM_PeriodElapsedCallback>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8002620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002624:	b0ae      	sub	sp, #184	; 0xb8
 8002626:	af14      	add	r7, sp, #80	; 0x50
 8002628:	6078      	str	r0, [r7, #4]

	if(htim == &htim2) {
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a6e      	ldr	r2, [pc, #440]	; (80027e8 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800262e:	4293      	cmp	r3, r2
 8002630:	f042 80d4 	bne.w	80047dc <HAL_TIM_PeriodElapsedCallback+0x21bc>
		//1.25 ms || 800 Hz
		set_ucounter(SONAR_CLOCK_RATE);
 8002634:	2050      	movs	r0, #80	; 0x50
 8002636:	f7ff f8f9 	bl	800182c <set_ucounter>
		set_b_counter(12);
 800263a:	200c      	movs	r0, #12
 800263c:	f7ff f8a2 	bl	8001784 <set_b_counter>

		controller_counter++;
 8002640:	4b6a      	ldr	r3, [pc, #424]	; (80027ec <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	3301      	adds	r3, #1
 8002646:	b29a      	uxth	r2, r3
 8002648:	4b68      	ldr	r3, [pc, #416]	; (80027ec <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 800264a:	801a      	strh	r2, [r3, #0]

		//if(sonar_counter == 40) { // || 20 Hz
		 // sonar_counter = 0;
		  //sonar_send_time = HAL_GetTick();
		if(get_ucounter() == 1) {
 800264c:	f7ff f908 	bl	8001860 <get_ucounter>
 8002650:	4603      	mov	r3, r0
 8002652:	2b01      	cmp	r3, #1
 8002654:	bf0c      	ite	eq
 8002656:	2301      	moveq	r3, #1
 8002658:	2300      	movne	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d002      	beq.n	8002666 <HAL_TIM_PeriodElapsedCallback+0x46>
			request_range();
 8002660:	f7ff f8aa 	bl	80017b8 <request_range>
 8002664:	e097      	b.n	8002796 <HAL_TIM_PeriodElapsedCallback+0x176>
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 8002666:	f7ff f8fb 	bl	8001860 <get_ucounter>
 800266a:	4603      	mov	r3, r0
 800266c:	2b50      	cmp	r3, #80	; 0x50
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	f000 808d 	beq.w	8002796 <HAL_TIM_PeriodElapsedCallback+0x176>
		  sonar_range = getRange();
 800267c:	f7ff f8b6 	bl	80017ec <getRange>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	4b5a      	ldr	r3, [pc, #360]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002686:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 8002688:	4b5a      	ldr	r3, [pc, #360]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a5a      	ldr	r2, [pc, #360]	; (80027f8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800268e:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 8002690:	4b5a      	ldr	r3, [pc, #360]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a5a      	ldr	r2, [pc, #360]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002696:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 8002698:	4b5a      	ldr	r3, [pc, #360]	; (8002804 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	495a      	ldr	r1, [pc, #360]	; (8002808 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fe fb48 	bl	8000d34 <__aeabi_fmul>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff f8e4 	bl	8001874 <_ZSt3absf>
 80026ac:	6678      	str	r0, [r7, #100]	; 0x64
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 80026ae:	4b55      	ldr	r3, [pc, #340]	; (8002804 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	4955      	ldr	r1, [pc, #340]	; (8002808 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7fe fb3d 	bl	8000d34 <__aeabi_fmul>
 80026ba:	4603      	mov	r3, r0
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff f8d9 	bl	8001874 <_ZSt3absf>
 80026c2:	6638      	str	r0, [r7, #96]	; 0x60
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 80026c4:	4b4a      	ldr	r3, [pc, #296]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fe fadb 	bl	8000c84 <__aeabi_ui2f>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7fd fea1 	bl	8000418 <__aeabi_f2d>
 80026d6:	f04f 0200 	mov.w	r2, #0
 80026da:	4b4c      	ldr	r3, [pc, #304]	; (800280c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80026dc:	f7fe f81e 	bl	800071c <__aeabi_ddiv>
 80026e0:	4602      	mov	r2, r0
 80026e2:	460b      	mov	r3, r1
 80026e4:	4614      	mov	r4, r2
 80026e6:	461d      	mov	r5, r3
 80026e8:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80026ea:	f7ff f8db 	bl	80018a4 <_ZSt3cosf>
 80026ee:	4603      	mov	r3, r0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7fd fe91 	bl	8000418 <__aeabi_f2d>
 80026f6:	4602      	mov	r2, r0
 80026f8:	460b      	mov	r3, r1
 80026fa:	4620      	mov	r0, r4
 80026fc:	4629      	mov	r1, r5
 80026fe:	f7fd fee3 	bl	80004c8 <__aeabi_dmul>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4614      	mov	r4, r2
 8002708:	461d      	mov	r5, r3
 800270a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800270c:	f7ff f8ca 	bl	80018a4 <_ZSt3cosf>
 8002710:	4603      	mov	r3, r0
 8002712:	4618      	mov	r0, r3
 8002714:	f7fd fe80 	bl	8000418 <__aeabi_f2d>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4620      	mov	r0, r4
 800271e:	4629      	mov	r1, r5
 8002720:	f7fd fed2 	bl	80004c8 <__aeabi_dmul>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4610      	mov	r0, r2
 800272a:	4619      	mov	r1, r3
 800272c:	f7fe f9a4 	bl	8000a78 <__aeabi_d2f>
 8002730:	4603      	mov	r3, r0
 8002732:	4a30      	ldr	r2, [pc, #192]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002734:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 8002736:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 800273a:	65fb      	str	r3, [r7, #92]	; 0x5c
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 800273c:	4b2d      	ldr	r3, [pc, #180]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a2d      	ldr	r2, [pc, #180]	; (80027f8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	4611      	mov	r1, r2
 8002746:	4618      	mov	r0, r3
 8002748:	f7fe f9ea 	bl	8000b20 <__aeabi_fsub>
 800274c:	4603      	mov	r3, r0
 800274e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002750:	4618      	mov	r0, r3
 8002752:	f7fe fba3 	bl	8000e9c <__aeabi_fdiv>
 8002756:	4603      	mov	r3, r0
 8002758:	461a      	mov	r2, r3
 800275a:	4b28      	ldr	r3, [pc, #160]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800275c:	601a      	str	r2, [r3, #0]
		  /*
		  if(sonar_alt > 5 || sonar_alt < 0.3) {
			  sonar_alt = sonar_alt_;
		  } */

		  if (abs(sonar_vel) > 7) {
 800275e:	4b27      	ldr	r3, [pc, #156]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff f886 	bl	8001874 <_ZSt3absf>
 8002768:	4603      	mov	r3, r0
 800276a:	2201      	movs	r2, #1
 800276c:	4614      	mov	r4, r2
 800276e:	4928      	ldr	r1, [pc, #160]	; (8002810 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002770:	4618      	mov	r0, r3
 8002772:	f7fe fc9b 	bl	80010ac <__aeabi_fcmpgt>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_TIM_PeriodElapsedCallback+0x160>
 800277c:	2300      	movs	r3, #0
 800277e:	461c      	mov	r4, r3
 8002780:	b2e3      	uxtb	r3, r4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <HAL_TIM_PeriodElapsedCallback+0x176>
			  sonar_alt = sonar_alt_;
 8002786:	4b1c      	ldr	r3, [pc, #112]	; (80027f8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a1a      	ldr	r2, [pc, #104]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800278c:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 800278e:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a1a      	ldr	r2, [pc, #104]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002794:	6013      	str	r3, [r2, #0]

			}
*/
		}

		if(get_b_counter() == 1) {
 8002796:	f7fe ffeb 	bl	8001770 <get_b_counter>
 800279a:	4603      	mov	r3, r0
 800279c:	2b01      	cmp	r3, #1
 800279e:	bf0c      	ite	eq
 80027a0:	2301      	moveq	r3, #1
 80027a2:	2300      	movne	r3, #0
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <HAL_TIM_PeriodElapsedCallback+0x190>
			write_ut();
 80027aa:	f7fe fde1 	bl	8001370 <write_ut>
 80027ae:	e061      	b.n	8002874 <HAL_TIM_PeriodElapsedCallback+0x254>
		}

		else if(get_b_counter() == 5) { //5 ms
 80027b0:	f7fe ffde 	bl	8001770 <get_b_counter>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b05      	cmp	r3, #5
 80027b8:	bf0c      	ite	eq
 80027ba:	2301      	moveq	r3, #1
 80027bc:	2300      	movne	r3, #0
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d029      	beq.n	8002818 <HAL_TIM_PeriodElapsedCallback+0x1f8>
			bmp.uncomp.temp = read_ut ();
 80027c4:	f7fe fdec 	bl	80013a0 <read_ut>
 80027c8:	4603      	mov	r3, r0
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fe fa5e 	bl	8000c8c <__aeabi_i2f>
 80027d0:	4603      	mov	r3, r0
 80027d2:	4a10      	ldr	r2, [pc, #64]	; (8002814 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80027d4:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 80027d6:	480f      	ldr	r0, [pc, #60]	; (8002814 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80027d8:	f7fe fdfc 	bl	80013d4 <get_temp>
 80027dc:	4603      	mov	r3, r0
 80027de:	4a0d      	ldr	r2, [pc, #52]	; (8002814 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80027e0:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 80027e2:	f7fe fe4f 	bl	8001484 <write_up>
 80027e6:	e045      	b.n	8002874 <HAL_TIM_PeriodElapsedCallback+0x254>
 80027e8:	20000138 	.word	0x20000138
 80027ec:	20000a24 	.word	0x20000a24
 80027f0:	20000a18 	.word	0x20000a18
 80027f4:	200009fc 	.word	0x200009fc
 80027f8:	20000a00 	.word	0x20000a00
 80027fc:	20000a04 	.word	0x20000a04
 8002800:	20000a08 	.word	0x20000a08
 8002804:	200002ac 	.word	0x200002ac
 8002808:	3c8e8a72 	.word	0x3c8e8a72
 800280c:	40590000 	.word	0x40590000
 8002810:	40e00000 	.word	0x40e00000
 8002814:	20000a28 	.word	0x20000a28
		}

		else if(get_b_counter() == 12) { //
 8002818:	f7fe ffaa 	bl	8001770 <get_b_counter>
 800281c:	4603      	mov	r3, r0
 800281e:	2b0c      	cmp	r3, #12
 8002820:	bf0c      	ite	eq
 8002822:	2301      	moveq	r3, #1
 8002824:	2300      	movne	r3, #0
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d023      	beq.n	8002874 <HAL_TIM_PeriodElapsedCallback+0x254>
			bmp.uncomp.press = read_up (bmp.oss);
 800282c:	4bb4      	ldr	r3, [pc, #720]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 800282e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002830:	f7fe fe48 	bl	80014c4 <read_up>
 8002834:	4603      	mov	r3, r0
 8002836:	4ab2      	ldr	r2, [pc, #712]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8002838:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 800283a:	4eb1      	ldr	r6, [pc, #708]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 800283c:	466d      	mov	r5, sp
 800283e:	f106 0410 	add.w	r4, r6, #16
 8002842:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002844:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002846:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002848:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800284a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800284e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002852:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002856:	f7fe fe63 	bl	8001520 <get_pressure>
 800285a:	4603      	mov	r3, r0
 800285c:	4aa8      	ldr	r2, [pc, #672]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 800285e:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8002860:	48a7      	ldr	r0, [pc, #668]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8002862:	f7fe ff29 	bl	80016b8 <get_altitude>
 8002866:	4603      	mov	r3, r0
 8002868:	4aa5      	ldr	r2, [pc, #660]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 800286a:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 800286c:	4ba4      	ldr	r3, [pc, #656]	; (8002b00 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 800286e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002870:	4aa4      	ldr	r2, [pc, #656]	; (8002b04 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 8002872:	6013      	str	r3, [r2, #0]
*/
		}

		//}

		if(controller_counter == 2) { //2.5 ms || 400 Hz
 8002874:	4ba4      	ldr	r3, [pc, #656]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	2b02      	cmp	r3, #2
 800287a:	f041 87af 	bne.w	80047dc <HAL_TIM_PeriodElapsedCallback+0x21bc>

		  controller_counter = 0;
 800287e:	4ba2      	ldr	r3, [pc, #648]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8002880:	2200      	movs	r2, #0
 8002882:	801a      	strh	r2, [r3, #0]
		  controller_time_pass = HAL_GetTick() - controller_time;
 8002884:	f002 fd52 	bl	800532c <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	4ba0      	ldr	r3, [pc, #640]	; (8002b0c <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	4a9f      	ldr	r2, [pc, #636]	; (8002b10 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8002892:	6013      	str	r3, [r2, #0]
		  controller_time = HAL_GetTick();
 8002894:	f002 fd4a 	bl	800532c <HAL_GetTick>
 8002898:	4603      	mov	r3, r0
 800289a:	4a9c      	ldr	r2, [pc, #624]	; (8002b0c <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 800289c:	6013      	str	r3, [r2, #0]
		  gyroX = (GyroOku(GYRO_X_ADDR))/65.5 - GyroXh;
 800289e:	2043      	movs	r0, #67	; 0x43
 80028a0:	f7ff fdf8 	bl	8002494 <_Z7GyroOkuh>
 80028a4:	4603      	mov	r3, r0
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fd fda4 	bl	80003f4 <__aeabi_i2d>
 80028ac:	a38e      	add	r3, pc, #568	; (adr r3, 8002ae8 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 80028ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b2:	f7fd ff33 	bl	800071c <__aeabi_ddiv>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4614      	mov	r4, r2
 80028bc:	461d      	mov	r5, r3
 80028be:	4b95      	ldr	r3, [pc, #596]	; (8002b14 <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7fd fda8 	bl	8000418 <__aeabi_f2d>
 80028c8:	4602      	mov	r2, r0
 80028ca:	460b      	mov	r3, r1
 80028cc:	4620      	mov	r0, r4
 80028ce:	4629      	mov	r1, r5
 80028d0:	f7fd fc42 	bl	8000158 <__aeabi_dsub>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4610      	mov	r0, r2
 80028da:	4619      	mov	r1, r3
 80028dc:	f7fe f8cc 	bl	8000a78 <__aeabi_d2f>
 80028e0:	4603      	mov	r3, r0
 80028e2:	4a8d      	ldr	r2, [pc, #564]	; (8002b18 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 80028e4:	6013      	str	r3, [r2, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR))/65.5 - GyroYh;
 80028e6:	2045      	movs	r0, #69	; 0x45
 80028e8:	f7ff fdd4 	bl	8002494 <_Z7GyroOkuh>
 80028ec:	4603      	mov	r3, r0
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fd80 	bl	80003f4 <__aeabi_i2d>
 80028f4:	a37c      	add	r3, pc, #496	; (adr r3, 8002ae8 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd ff0f 	bl	800071c <__aeabi_ddiv>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4614      	mov	r4, r2
 8002904:	461d      	mov	r5, r3
 8002906:	4b85      	ldr	r3, [pc, #532]	; (8002b1c <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7fd fd84 	bl	8000418 <__aeabi_f2d>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	4620      	mov	r0, r4
 8002916:	4629      	mov	r1, r5
 8002918:	f7fd fc1e 	bl	8000158 <__aeabi_dsub>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	4610      	mov	r0, r2
 8002922:	4619      	mov	r1, r3
 8002924:	f7fe f8a8 	bl	8000a78 <__aeabi_d2f>
 8002928:	4603      	mov	r3, r0
 800292a:	4a7d      	ldr	r2, [pc, #500]	; (8002b20 <HAL_TIM_PeriodElapsedCallback+0x500>)
 800292c:	6013      	str	r3, [r2, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR))/65.5 - GyroZh;
 800292e:	2047      	movs	r0, #71	; 0x47
 8002930:	f7ff fdb0 	bl	8002494 <_Z7GyroOkuh>
 8002934:	4603      	mov	r3, r0
 8002936:	4618      	mov	r0, r3
 8002938:	f7fd fd5c 	bl	80003f4 <__aeabi_i2d>
 800293c:	a36a      	add	r3, pc, #424	; (adr r3, 8002ae8 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 800293e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002942:	f7fd feeb 	bl	800071c <__aeabi_ddiv>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	4614      	mov	r4, r2
 800294c:	461d      	mov	r5, r3
 800294e:	4b75      	ldr	r3, [pc, #468]	; (8002b24 <HAL_TIM_PeriodElapsedCallback+0x504>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4618      	mov	r0, r3
 8002954:	f7fd fd60 	bl	8000418 <__aeabi_f2d>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4620      	mov	r0, r4
 800295e:	4629      	mov	r1, r5
 8002960:	f7fd fbfa 	bl	8000158 <__aeabi_dsub>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4610      	mov	r0, r2
 800296a:	4619      	mov	r1, r3
 800296c:	f7fe f884 	bl	8000a78 <__aeabi_d2f>
 8002970:	4603      	mov	r3, r0
 8002972:	4a6d      	ldr	r2, [pc, #436]	; (8002b28 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8002974:	6013      	str	r3, [r2, #0]
		  //gyroX_a_x = (GyroOku(GYRO_X_ADDR)-gyro_e_x)/65.5;
		  //gyroX_a += gyroX_a_x * st;

		  float gyro[3];
		  gyro[0] = gyroX;
 8002976:	4b68      	ldr	r3, [pc, #416]	; (8002b18 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	61bb      	str	r3, [r7, #24]
		  gyro[1] = -1*gyroY;
 800297c:	4b68      	ldr	r3, [pc, #416]	; (8002b20 <HAL_TIM_PeriodElapsedCallback+0x500>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002984:	61fb      	str	r3, [r7, #28]
		  gyro[2] = gyroZ;
 8002986:	4b68      	ldr	r3, [pc, #416]	; (8002b28 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	623b      	str	r3, [r7, #32]

		  //vmeler degerlerini oku
		  accX = GyroOku(ACC_X_ADDR);
 800298c:	203b      	movs	r0, #59	; 0x3b
 800298e:	f7ff fd81 	bl	8002494 <_Z7GyroOkuh>
 8002992:	4603      	mov	r3, r0
 8002994:	4618      	mov	r0, r3
 8002996:	f7fe f979 	bl	8000c8c <__aeabi_i2f>
 800299a:	4603      	mov	r3, r0
 800299c:	4a63      	ldr	r2, [pc, #396]	; (8002b2c <HAL_TIM_PeriodElapsedCallback+0x50c>)
 800299e:	6013      	str	r3, [r2, #0]
		  accY = GyroOku(ACC_Y_ADDR);
 80029a0:	203d      	movs	r0, #61	; 0x3d
 80029a2:	f7ff fd77 	bl	8002494 <_Z7GyroOkuh>
 80029a6:	4603      	mov	r3, r0
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7fe f96f 	bl	8000c8c <__aeabi_i2f>
 80029ae:	4603      	mov	r3, r0
 80029b0:	4a5f      	ldr	r2, [pc, #380]	; (8002b30 <HAL_TIM_PeriodElapsedCallback+0x510>)
 80029b2:	6013      	str	r3, [r2, #0]
		  accZ = GyroOku(ACC_Z_ADDR);
 80029b4:	203f      	movs	r0, #63	; 0x3f
 80029b6:	f7ff fd6d 	bl	8002494 <_Z7GyroOkuh>
 80029ba:	4603      	mov	r3, r0
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fe f965 	bl	8000c8c <__aeabi_i2f>
 80029c2:	4603      	mov	r3, r0
 80029c4:	4a5b      	ldr	r2, [pc, #364]	; (8002b34 <HAL_TIM_PeriodElapsedCallback+0x514>)
 80029c6:	6013      	str	r3, [r2, #0]

		  float acc[3];
		  acc[0] = accX;// - AccXh;
 80029c8:	4b58      	ldr	r3, [pc, #352]	; (8002b2c <HAL_TIM_PeriodElapsedCallback+0x50c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	60fb      	str	r3, [r7, #12]
		  acc[1] = accY;// - AccYh;
 80029ce:	4b58      	ldr	r3, [pc, #352]	; (8002b30 <HAL_TIM_PeriodElapsedCallback+0x510>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	613b      	str	r3, [r7, #16]
		  acc[2] = accZ;// - AccZh;
 80029d4:	4b57      	ldr	r3, [pc, #348]	; (8002b34 <HAL_TIM_PeriodElapsedCallback+0x514>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	617b      	str	r3, [r7, #20]

		  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
 80029da:	4b54      	ldr	r3, [pc, #336]	; (8002b2c <HAL_TIM_PeriodElapsedCallback+0x50c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a53      	ldr	r2, [pc, #332]	; (8002b2c <HAL_TIM_PeriodElapsedCallback+0x50c>)
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	4611      	mov	r1, r2
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fe f9a5 	bl	8000d34 <__aeabi_fmul>
 80029ea:	4603      	mov	r3, r0
 80029ec:	461c      	mov	r4, r3
 80029ee:	4b50      	ldr	r3, [pc, #320]	; (8002b30 <HAL_TIM_PeriodElapsedCallback+0x510>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a4f      	ldr	r2, [pc, #316]	; (8002b30 <HAL_TIM_PeriodElapsedCallback+0x510>)
 80029f4:	6812      	ldr	r2, [r2, #0]
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fe f99b 	bl	8000d34 <__aeabi_fmul>
 80029fe:	4603      	mov	r3, r0
 8002a00:	4619      	mov	r1, r3
 8002a02:	4620      	mov	r0, r4
 8002a04:	f7fe f88e 	bl	8000b24 <__addsf3>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	461c      	mov	r4, r3
 8002a0c:	4b49      	ldr	r3, [pc, #292]	; (8002b34 <HAL_TIM_PeriodElapsedCallback+0x514>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a48      	ldr	r2, [pc, #288]	; (8002b34 <HAL_TIM_PeriodElapsedCallback+0x514>)
 8002a12:	6812      	ldr	r2, [r2, #0]
 8002a14:	4611      	mov	r1, r2
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fe f98c 	bl	8000d34 <__aeabi_fmul>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4620      	mov	r0, r4
 8002a22:	f7fe f87f 	bl	8000b24 <__addsf3>
 8002a26:	4603      	mov	r3, r0
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7fe ff47 	bl	80018bc <_ZSt4sqrtf>
 8002a2e:	65b8      	str	r0, [r7, #88]	; 0x58
		  pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as
 8002a30:	4b3f      	ldr	r3, [pc, #252]	; (8002b30 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe fa30 	bl	8000e9c <__aeabi_fdiv>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fe ff24 	bl	800188c <_ZSt4asinf>
 8002a44:	4603      	mov	r3, r0
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fd fce6 	bl	8000418 <__aeabi_f2d>
 8002a4c:	a328      	add	r3, pc, #160	; (adr r3, 8002af0 <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8002a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a52:	f7fd fd39 	bl	80004c8 <__aeabi_dmul>
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	f7fe f80b 	bl	8000a78 <__aeabi_d2f>
 8002a62:	4603      	mov	r3, r0
 8002a64:	4a34      	ldr	r2, [pc, #208]	; (8002b38 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8002a66:	6013      	str	r3, [r2, #0]

		  EKF.Run(gyro,acc);
 8002a68:	f107 020c 	add.w	r2, r7, #12
 8002a6c:	f107 0318 	add.w	r3, r7, #24
 8002a70:	4619      	mov	r1, r3
 8002a72:	4832      	ldr	r0, [pc, #200]	; (8002b3c <HAL_TIM_PeriodElapsedCallback+0x51c>)
 8002a74:	f008 f840 	bl	800aaf8 <_ZN15Kalman_Filtresi3RunEPfS0_>

		  float Qb = 2;
 8002a78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a7c:	657b      	str	r3, [r7, #84]	; 0x54
		  float Qs = 0.25;
 8002a7e:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8002a82:	653b      	str	r3, [r7, #80]	; 0x50
		  float sa = 1;
 8002a84:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002a88:	64fb      	str	r3, [r7, #76]	; 0x4c
		  float sv = 2;
 8002a8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a8e:	64bb      	str	r3, [r7, #72]	; 0x48
		  float sb = 5;
 8002a90:	4b2b      	ldr	r3, [pc, #172]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x520>)
 8002a92:	647b      	str	r3, [r7, #68]	; 0x44
		  float dt = st;
 8002a94:	4b2b      	ldr	r3, [pc, #172]	; (8002b44 <HAL_TIM_PeriodElapsedCallback+0x524>)
 8002a96:	643b      	str	r3, [r7, #64]	; 0x40

		  float u = (accZ - AccZh) / 4096 * 9.81;
 8002a98:	4b26      	ldr	r3, [pc, #152]	; (8002b34 <HAL_TIM_PeriodElapsedCallback+0x514>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a2a      	ldr	r2, [pc, #168]	; (8002b48 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8002a9e:	6812      	ldr	r2, [r2, #0]
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fe f83c 	bl	8000b20 <__aeabi_fsub>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fe f9f4 	bl	8000e9c <__aeabi_fdiv>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fd fcae 	bl	8000418 <__aeabi_f2d>
 8002abc:	a30e      	add	r3, pc, #56	; (adr r3, 8002af8 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 8002abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac2:	f7fd fd01 	bl	80004c8 <__aeabi_dmul>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4610      	mov	r0, r2
 8002acc:	4619      	mov	r1, r3
 8002ace:	f7fd ffd3 	bl	8000a78 <__aeabi_d2f>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
/*
		  if(sonar_alt > 5 || sonar_alt < 0.3) {
			  Qs = 1e4;
		  }
*/
		  alt_gnd = (alt_gnd) + dt*(vz) + (u*(dt)*dt)/2;
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe f929 	bl	8000d34 <__aeabi_fmul>
 8002ae2:	e035      	b.n	8002b50 <HAL_TIM_PeriodElapsedCallback+0x530>
 8002ae4:	f3af 8000 	nop.w
 8002ae8:	00000000 	.word	0x00000000
 8002aec:	40506000 	.word	0x40506000
 8002af0:	d4fdf3b6 	.word	0xd4fdf3b6
 8002af4:	404ca978 	.word	0x404ca978
 8002af8:	51eb851f 	.word	0x51eb851f
 8002afc:	40239eb8 	.word	0x40239eb8
 8002b00:	20000a28 	.word	0x20000a28
 8002b04:	200009f8 	.word	0x200009f8
 8002b08:	20000a24 	.word	0x20000a24
 8002b0c:	20000a1c 	.word	0x20000a1c
 8002b10:	20000a20 	.word	0x20000a20
 8002b14:	20000268 	.word	0x20000268
 8002b18:	20000250 	.word	0x20000250
 8002b1c:	2000026c 	.word	0x2000026c
 8002b20:	20000254 	.word	0x20000254
 8002b24:	20000270 	.word	0x20000270
 8002b28:	20000258 	.word	0x20000258
 8002b2c:	2000025c 	.word	0x2000025c
 8002b30:	20000260 	.word	0x20000260
 8002b34:	20000264 	.word	0x20000264
 8002b38:	20000280 	.word	0x20000280
 8002b3c:	200003e8 	.word	0x200003e8
 8002b40:	40a00000 	.word	0x40a00000
 8002b44:	3b23d70a 	.word	0x3b23d70a
 8002b48:	2000027c 	.word	0x2000027c
 8002b4c:	20000a10 	.word	0x20000a10
 8002b50:	4603      	mov	r3, r0
 8002b52:	461a      	mov	r2, r3
 8002b54:	4b92      	ldr	r3, [pc, #584]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	f7fd ffe2 	bl	8000b24 <__addsf3>
 8002b60:	4603      	mov	r3, r0
 8002b62:	461c      	mov	r4, r3
 8002b64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b66:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002b68:	f7fe f8e4 	bl	8000d34 <__aeabi_fmul>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7fe f8df 	bl	8000d34 <__aeabi_fmul>
 8002b76:	4603      	mov	r3, r0
 8002b78:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe f98d 	bl	8000e9c <__aeabi_fdiv>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4619      	mov	r1, r3
 8002b86:	4620      	mov	r0, r4
 8002b88:	f7fd ffcc 	bl	8000b24 <__addsf3>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461a      	mov	r2, r3
 8002b90:	4b83      	ldr	r3, [pc, #524]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002b92:	601a      	str	r2, [r3, #0]
		  vz = (vz) + u*(dt);
 8002b94:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b96:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002b98:	f7fe f8cc 	bl	8000d34 <__aeabi_fmul>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	4b80      	ldr	r3, [pc, #512]	; (8002da4 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	f7fd ffbc 	bl	8000b24 <__addsf3>
 8002bac:	4603      	mov	r3, r0
 8002bae:	461a      	mov	r2, r3
 8002bb0:	4b7c      	ldr	r3, [pc, #496]	; (8002da4 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002bb2:	601a      	str	r2, [r3, #0]
		  //baro_gnd = (baro_gnd);

		  S11 = S11 + sa + S21*dt + (dt)*(S12 + S22*dt);
 8002bb4:	4b7c      	ldr	r3, [pc, #496]	; (8002da8 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fd ffb2 	bl	8000b24 <__addsf3>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	461c      	mov	r4, r3
 8002bc4:	4b79      	ldr	r3, [pc, #484]	; (8002dac <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fe f8b2 	bl	8000d34 <__aeabi_fmul>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7fd ffa5 	bl	8000b24 <__addsf3>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	461c      	mov	r4, r3
 8002bde:	4b74      	ldr	r3, [pc, #464]	; (8002db0 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fe f8a5 	bl	8000d34 <__aeabi_fmul>
 8002bea:	4603      	mov	r3, r0
 8002bec:	461a      	mov	r2, r3
 8002bee:	4b71      	ldr	r3, [pc, #452]	; (8002db4 <HAL_TIM_PeriodElapsedCallback+0x794>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	f7fd ff95 	bl	8000b24 <__addsf3>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fe f898 	bl	8000d34 <__aeabi_fmul>
 8002c04:	4603      	mov	r3, r0
 8002c06:	4619      	mov	r1, r3
 8002c08:	4620      	mov	r0, r4
 8002c0a:	f7fd ff8b 	bl	8000b24 <__addsf3>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	461a      	mov	r2, r3
 8002c12:	4b65      	ldr	r3, [pc, #404]	; (8002da8 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002c14:	601a      	str	r2, [r3, #0]
		  S12 = S12 + S22*dt;
 8002c16:	4b66      	ldr	r3, [pc, #408]	; (8002db0 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fe f889 	bl	8000d34 <__aeabi_fmul>
 8002c22:	4603      	mov	r3, r0
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b63      	ldr	r3, [pc, #396]	; (8002db4 <HAL_TIM_PeriodElapsedCallback+0x794>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4610      	mov	r0, r2
 8002c2e:	f7fd ff79 	bl	8000b24 <__addsf3>
 8002c32:	4603      	mov	r3, r0
 8002c34:	461a      	mov	r2, r3
 8002c36:	4b5f      	ldr	r3, [pc, #380]	; (8002db4 <HAL_TIM_PeriodElapsedCallback+0x794>)
 8002c38:	601a      	str	r2, [r3, #0]
		  S13 = S13 + S23*dt;
 8002c3a:	4b5f      	ldr	r3, [pc, #380]	; (8002db8 <HAL_TIM_PeriodElapsedCallback+0x798>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fe f877 	bl	8000d34 <__aeabi_fmul>
 8002c46:	4603      	mov	r3, r0
 8002c48:	461a      	mov	r2, r3
 8002c4a:	4b5c      	ldr	r3, [pc, #368]	; (8002dbc <HAL_TIM_PeriodElapsedCallback+0x79c>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4610      	mov	r0, r2
 8002c52:	f7fd ff67 	bl	8000b24 <__addsf3>
 8002c56:	4603      	mov	r3, r0
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4b58      	ldr	r3, [pc, #352]	; (8002dbc <HAL_TIM_PeriodElapsedCallback+0x79c>)
 8002c5c:	601a      	str	r2, [r3, #0]

		  S21 = S21 + S22*(dt);
 8002c5e:	4b54      	ldr	r3, [pc, #336]	; (8002db0 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fe f865 	bl	8000d34 <__aeabi_fmul>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4b4f      	ldr	r3, [pc, #316]	; (8002dac <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4619      	mov	r1, r3
 8002c74:	4610      	mov	r0, r2
 8002c76:	f7fd ff55 	bl	8000b24 <__addsf3>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4b4b      	ldr	r3, [pc, #300]	; (8002dac <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002c80:	601a      	str	r2, [r3, #0]
		  S22 =  S22 + sv;
 8002c82:	4b4b      	ldr	r3, [pc, #300]	; (8002db0 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7fd ff4b 	bl	8000b24 <__addsf3>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	461a      	mov	r2, r3
 8002c92:	4b47      	ldr	r3, [pc, #284]	; (8002db0 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002c94:	601a      	str	r2, [r3, #0]
		  //S23 = S23;

		  S31 = S31 + S32*(dt);
 8002c96:	4b4a      	ldr	r3, [pc, #296]	; (8002dc0 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7fe f849 	bl	8000d34 <__aeabi_fmul>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4b47      	ldr	r3, [pc, #284]	; (8002dc4 <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4619      	mov	r1, r3
 8002cac:	4610      	mov	r0, r2
 8002cae:	f7fd ff39 	bl	8000b24 <__addsf3>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b43      	ldr	r3, [pc, #268]	; (8002dc4 <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8002cb8:	601a      	str	r2, [r3, #0]
		  //S32 = S32;
		  S33 = S33 + sb;
 8002cba:	4b43      	ldr	r3, [pc, #268]	; (8002dc8 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fd ff2f 	bl	8000b24 <__addsf3>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4b3f      	ldr	r3, [pc, #252]	; (8002dc8 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8002ccc:	601a      	str	r2, [r3, #0]

		  alt_gnd = (Qb*Qs*(alt_gnd) + Qs*S31*(alt_gnd) + Qs*S33*(alt_gnd) + Qs*S11*(baro_alt) + Qs*S13*(baro_alt) - Qs*S11*(baro_gnd) - Qs*S13*(baro_gnd) + Qb*S11*(sonar_alt) + S11*S33*(sonar_alt) - S13*S31*(sonar_alt))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8002cce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002cd0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002cd2:	f7fe f82f 	bl	8000d34 <__aeabi_fmul>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4b31      	ldr	r3, [pc, #196]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4619      	mov	r1, r3
 8002ce0:	4610      	mov	r0, r2
 8002ce2:	f7fe f827 	bl	8000d34 <__aeabi_fmul>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	461c      	mov	r4, r3
 8002cea:	4b36      	ldr	r3, [pc, #216]	; (8002dc4 <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fe f81f 	bl	8000d34 <__aeabi_fmul>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b29      	ldr	r3, [pc, #164]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4619      	mov	r1, r3
 8002d00:	4610      	mov	r0, r2
 8002d02:	f7fe f817 	bl	8000d34 <__aeabi_fmul>
 8002d06:	4603      	mov	r3, r0
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4620      	mov	r0, r4
 8002d0c:	f7fd ff0a 	bl	8000b24 <__addsf3>
 8002d10:	4603      	mov	r3, r0
 8002d12:	461c      	mov	r4, r3
 8002d14:	4b2c      	ldr	r3, [pc, #176]	; (8002dc8 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe f80a 	bl	8000d34 <__aeabi_fmul>
 8002d20:	4603      	mov	r3, r0
 8002d22:	461a      	mov	r2, r3
 8002d24:	4b1e      	ldr	r3, [pc, #120]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	f7fe f802 	bl	8000d34 <__aeabi_fmul>
 8002d30:	4603      	mov	r3, r0
 8002d32:	4619      	mov	r1, r3
 8002d34:	4620      	mov	r0, r4
 8002d36:	f7fd fef5 	bl	8000b24 <__addsf3>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	461c      	mov	r4, r3
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7fd fff5 	bl	8000d34 <__aeabi_fmul>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	4b1f      	ldr	r3, [pc, #124]	; (8002dcc <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4619      	mov	r1, r3
 8002d54:	4610      	mov	r0, r2
 8002d56:	f7fd ffed 	bl	8000d34 <__aeabi_fmul>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f7fd fee0 	bl	8000b24 <__addsf3>
 8002d64:	4603      	mov	r3, r0
 8002d66:	461c      	mov	r4, r3
 8002d68:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <HAL_TIM_PeriodElapsedCallback+0x79c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fd ffe0 	bl	8000d34 <__aeabi_fmul>
 8002d74:	4603      	mov	r3, r0
 8002d76:	461a      	mov	r2, r3
 8002d78:	4b14      	ldr	r3, [pc, #80]	; (8002dcc <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	f7fd ffd8 	bl	8000d34 <__aeabi_fmul>
 8002d84:	4603      	mov	r3, r0
 8002d86:	4619      	mov	r1, r3
 8002d88:	4620      	mov	r0, r4
 8002d8a:	f7fd fecb 	bl	8000b24 <__addsf3>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	461c      	mov	r4, r3
 8002d92:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7fd ffcb 	bl	8000d34 <__aeabi_fmul>
 8002d9e:	e017      	b.n	8002dd0 <HAL_TIM_PeriodElapsedCallback+0x7b0>
 8002da0:	20000a0c 	.word	0x20000a0c
 8002da4:	20000a10 	.word	0x20000a10
 8002da8:	20000a64 	.word	0x20000a64
 8002dac:	20000a6c 	.word	0x20000a6c
 8002db0:	20000a70 	.word	0x20000a70
 8002db4:	20000a68 	.word	0x20000a68
 8002db8:	20000a78 	.word	0x20000a78
 8002dbc:	20000a74 	.word	0x20000a74
 8002dc0:	20000a80 	.word	0x20000a80
 8002dc4:	20000a7c 	.word	0x20000a7c
 8002dc8:	20000004 	.word	0x20000004
 8002dcc:	200009f8 	.word	0x200009f8
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	4b93      	ldr	r3, [pc, #588]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0xa04>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4610      	mov	r0, r2
 8002ddc:	f7fd ffaa 	bl	8000d34 <__aeabi_fmul>
 8002de0:	4603      	mov	r3, r0
 8002de2:	4619      	mov	r1, r3
 8002de4:	4620      	mov	r0, r4
 8002de6:	f7fd fe9b 	bl	8000b20 <__aeabi_fsub>
 8002dea:	4603      	mov	r3, r0
 8002dec:	461c      	mov	r4, r3
 8002dee:	4b8e      	ldr	r3, [pc, #568]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fd ff9d 	bl	8000d34 <__aeabi_fmul>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4b89      	ldr	r3, [pc, #548]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0xa04>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4619      	mov	r1, r3
 8002e04:	4610      	mov	r0, r2
 8002e06:	f7fd ff95 	bl	8000d34 <__aeabi_fmul>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4620      	mov	r0, r4
 8002e10:	f7fd fe86 	bl	8000b20 <__aeabi_fsub>
 8002e14:	4603      	mov	r3, r0
 8002e16:	461c      	mov	r4, r3
 8002e18:	4b84      	ldr	r3, [pc, #528]	; (800302c <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fd ff88 	bl	8000d34 <__aeabi_fmul>
 8002e24:	4603      	mov	r3, r0
 8002e26:	461a      	mov	r2, r3
 8002e28:	4b81      	ldr	r3, [pc, #516]	; (8003030 <HAL_TIM_PeriodElapsedCallback+0xa10>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4610      	mov	r0, r2
 8002e30:	f7fd ff80 	bl	8000d34 <__aeabi_fmul>
 8002e34:	4603      	mov	r3, r0
 8002e36:	4619      	mov	r1, r3
 8002e38:	4620      	mov	r0, r4
 8002e3a:	f7fd fe73 	bl	8000b24 <__addsf3>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	461c      	mov	r4, r3
 8002e42:	4b7a      	ldr	r3, [pc, #488]	; (800302c <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a7b      	ldr	r2, [pc, #492]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0xa14>)
 8002e48:	6812      	ldr	r2, [r2, #0]
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fd ff71 	bl	8000d34 <__aeabi_fmul>
 8002e52:	4603      	mov	r3, r0
 8002e54:	461a      	mov	r2, r3
 8002e56:	4b76      	ldr	r3, [pc, #472]	; (8003030 <HAL_TIM_PeriodElapsedCallback+0xa10>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	f7fd ff69 	bl	8000d34 <__aeabi_fmul>
 8002e62:	4603      	mov	r3, r0
 8002e64:	4619      	mov	r1, r3
 8002e66:	4620      	mov	r0, r4
 8002e68:	f7fd fe5c 	bl	8000b24 <__addsf3>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	461c      	mov	r4, r3
 8002e70:	4b6d      	ldr	r3, [pc, #436]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a70      	ldr	r2, [pc, #448]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0xa18>)
 8002e76:	6812      	ldr	r2, [r2, #0]
 8002e78:	4611      	mov	r1, r2
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fd ff5a 	bl	8000d34 <__aeabi_fmul>
 8002e80:	4603      	mov	r3, r0
 8002e82:	461a      	mov	r2, r3
 8002e84:	4b6a      	ldr	r3, [pc, #424]	; (8003030 <HAL_TIM_PeriodElapsedCallback+0xa10>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	f7fd ff52 	bl	8000d34 <__aeabi_fmul>
 8002e90:	4603      	mov	r3, r0
 8002e92:	4619      	mov	r1, r3
 8002e94:	4620      	mov	r0, r4
 8002e96:	f7fd fe43 	bl	8000b20 <__aeabi_fsub>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	461c      	mov	r4, r3
 8002e9e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002ea0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002ea2:	f7fd ff47 	bl	8000d34 <__aeabi_fmul>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	461d      	mov	r5, r3
 8002eaa:	4b60      	ldr	r3, [pc, #384]	; (800302c <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fd ff3f 	bl	8000d34 <__aeabi_fmul>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4628      	mov	r0, r5
 8002ebc:	f7fd fe32 	bl	8000b24 <__addsf3>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	461d      	mov	r5, r3
 8002ec4:	4b59      	ldr	r3, [pc, #356]	; (800302c <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fd ff32 	bl	8000d34 <__aeabi_fmul>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4628      	mov	r0, r5
 8002ed6:	f7fd fe25 	bl	8000b24 <__addsf3>
 8002eda:	4603      	mov	r3, r0
 8002edc:	461d      	mov	r5, r3
 8002ede:	4b52      	ldr	r3, [pc, #328]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7fd ff25 	bl	8000d34 <__aeabi_fmul>
 8002eea:	4603      	mov	r3, r0
 8002eec:	4619      	mov	r1, r3
 8002eee:	4628      	mov	r0, r5
 8002ef0:	f7fd fe18 	bl	8000b24 <__addsf3>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	461d      	mov	r5, r3
 8002ef8:	4b4f      	ldr	r3, [pc, #316]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0xa18>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd ff18 	bl	8000d34 <__aeabi_fmul>
 8002f04:	4603      	mov	r3, r0
 8002f06:	4619      	mov	r1, r3
 8002f08:	4628      	mov	r0, r5
 8002f0a:	f7fd fe0b 	bl	8000b24 <__addsf3>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	461d      	mov	r5, r3
 8002f12:	4b48      	ldr	r3, [pc, #288]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0xa14>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fd ff0b 	bl	8000d34 <__aeabi_fmul>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	4619      	mov	r1, r3
 8002f22:	4628      	mov	r0, r5
 8002f24:	f7fd fdfe 	bl	8000b24 <__addsf3>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	461d      	mov	r5, r3
 8002f2c:	4b3f      	ldr	r3, [pc, #252]	; (800302c <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a40      	ldr	r2, [pc, #256]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0xa14>)
 8002f32:	6812      	ldr	r2, [r2, #0]
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fd fefc 	bl	8000d34 <__aeabi_fmul>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4628      	mov	r0, r5
 8002f42:	f7fd fdef 	bl	8000b24 <__addsf3>
 8002f46:	4603      	mov	r3, r0
 8002f48:	461d      	mov	r5, r3
 8002f4a:	4b37      	ldr	r3, [pc, #220]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a3a      	ldr	r2, [pc, #232]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0xa18>)
 8002f50:	6812      	ldr	r2, [r2, #0]
 8002f52:	4611      	mov	r1, r2
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fd feed 	bl	8000d34 <__aeabi_fmul>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4628      	mov	r0, r5
 8002f60:	f7fd fdde 	bl	8000b20 <__aeabi_fsub>
 8002f64:	4603      	mov	r3, r0
 8002f66:	4619      	mov	r1, r3
 8002f68:	4620      	mov	r0, r4
 8002f6a:	f7fd ff97 	bl	8000e9c <__aeabi_fdiv>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	461a      	mov	r2, r3
 8002f72:	4b32      	ldr	r3, [pc, #200]	; (800303c <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8002f74:	601a      	str	r2, [r3, #0]

		  vz =

		  (vz) - (((alt_gnd) - (sonar_alt))*(Qb*S21 - S11*S23 + S13*S21 + S21*S33 - S23*S31))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31) - (((alt_gnd) - (baro_alt) + (baro_gnd))*(Qs*S21 + Qs*S23 + S11*S23 - S13*S21))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8002f76:	4b32      	ldr	r3, [pc, #200]	; (8003040 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 8002f78:	681c      	ldr	r4, [r3, #0]
 8002f7a:	4b30      	ldr	r3, [pc, #192]	; (800303c <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a2c      	ldr	r2, [pc, #176]	; (8003030 <HAL_TIM_PeriodElapsedCallback+0xa10>)
 8002f80:	6812      	ldr	r2, [r2, #0]
 8002f82:	4611      	mov	r1, r2
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7fd fdcb 	bl	8000b20 <__aeabi_fsub>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	461d      	mov	r5, r3
 8002f8e:	4b2d      	ldr	r3, [pc, #180]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0xa24>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7fd fecd 	bl	8000d34 <__aeabi_fmul>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	461e      	mov	r6, r3
 8002f9e:	4b23      	ldr	r3, [pc, #140]	; (800302c <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a29      	ldr	r2, [pc, #164]	; (8003048 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	4611      	mov	r1, r2
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7fd fec3 	bl	8000d34 <__aeabi_fmul>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4630      	mov	r0, r6
 8002fb4:	f7fd fdb4 	bl	8000b20 <__aeabi_fsub>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461e      	mov	r6, r3
 8002fbc:	4b1a      	ldr	r3, [pc, #104]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a20      	ldr	r2, [pc, #128]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0xa24>)
 8002fc2:	6812      	ldr	r2, [r2, #0]
 8002fc4:	4611      	mov	r1, r2
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fd feb4 	bl	8000d34 <__aeabi_fmul>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4630      	mov	r0, r6
 8002fd2:	f7fd fda7 	bl	8000b24 <__addsf3>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	461e      	mov	r6, r3
 8002fda:	4b1a      	ldr	r3, [pc, #104]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0xa24>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a15      	ldr	r2, [pc, #84]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0xa14>)
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	4611      	mov	r1, r2
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fd fea5 	bl	8000d34 <__aeabi_fmul>
 8002fea:	4603      	mov	r3, r0
 8002fec:	4619      	mov	r1, r3
 8002fee:	4630      	mov	r0, r6
 8002ff0:	f7fd fd98 	bl	8000b24 <__addsf3>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	461e      	mov	r6, r3
 8002ff8:	4b13      	ldr	r3, [pc, #76]	; (8003048 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a0e      	ldr	r2, [pc, #56]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0xa18>)
 8002ffe:	6812      	ldr	r2, [r2, #0]
 8003000:	4611      	mov	r1, r2
 8003002:	4618      	mov	r0, r3
 8003004:	f7fd fe96 	bl	8000d34 <__aeabi_fmul>
 8003008:	4603      	mov	r3, r0
 800300a:	4619      	mov	r1, r3
 800300c:	4630      	mov	r0, r6
 800300e:	f7fd fd87 	bl	8000b20 <__aeabi_fsub>
 8003012:	4603      	mov	r3, r0
 8003014:	4619      	mov	r1, r3
 8003016:	4628      	mov	r0, r5
 8003018:	f7fd fe8c 	bl	8000d34 <__aeabi_fmul>
 800301c:	4603      	mov	r3, r0
 800301e:	461d      	mov	r5, r3
 8003020:	e014      	b.n	800304c <HAL_TIM_PeriodElapsedCallback+0xa2c>
 8003022:	bf00      	nop
 8003024:	20000a14 	.word	0x20000a14
 8003028:	20000a74 	.word	0x20000a74
 800302c:	20000a64 	.word	0x20000a64
 8003030:	200009fc 	.word	0x200009fc
 8003034:	20000004 	.word	0x20000004
 8003038:	20000a7c 	.word	0x20000a7c
 800303c:	20000a0c 	.word	0x20000a0c
 8003040:	20000a10 	.word	0x20000a10
 8003044:	20000a6c 	.word	0x20000a6c
 8003048:	20000a78 	.word	0x20000a78
 800304c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800304e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003050:	f7fd fe70 	bl	8000d34 <__aeabi_fmul>
 8003054:	4603      	mov	r3, r0
 8003056:	461e      	mov	r6, r3
 8003058:	4b94      	ldr	r3, [pc, #592]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800305e:	4618      	mov	r0, r3
 8003060:	f7fd fe68 	bl	8000d34 <__aeabi_fmul>
 8003064:	4603      	mov	r3, r0
 8003066:	4619      	mov	r1, r3
 8003068:	4630      	mov	r0, r6
 800306a:	f7fd fd5b 	bl	8000b24 <__addsf3>
 800306e:	4603      	mov	r3, r0
 8003070:	461e      	mov	r6, r3
 8003072:	4b8e      	ldr	r3, [pc, #568]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd fe5b 	bl	8000d34 <__aeabi_fmul>
 800307e:	4603      	mov	r3, r0
 8003080:	4619      	mov	r1, r3
 8003082:	4630      	mov	r0, r6
 8003084:	f7fd fd4e 	bl	8000b24 <__addsf3>
 8003088:	4603      	mov	r3, r0
 800308a:	461e      	mov	r6, r3
 800308c:	4b88      	ldr	r3, [pc, #544]	; (80032b0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003092:	4618      	mov	r0, r3
 8003094:	f7fd fe4e 	bl	8000d34 <__aeabi_fmul>
 8003098:	4603      	mov	r3, r0
 800309a:	4619      	mov	r1, r3
 800309c:	4630      	mov	r0, r6
 800309e:	f7fd fd41 	bl	8000b24 <__addsf3>
 80030a2:	4603      	mov	r3, r0
 80030a4:	461e      	mov	r6, r3
 80030a6:	4b83      	ldr	r3, [pc, #524]	; (80032b4 <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fd fe41 	bl	8000d34 <__aeabi_fmul>
 80030b2:	4603      	mov	r3, r0
 80030b4:	4619      	mov	r1, r3
 80030b6:	4630      	mov	r0, r6
 80030b8:	f7fd fd34 	bl	8000b24 <__addsf3>
 80030bc:	4603      	mov	r3, r0
 80030be:	461e      	mov	r6, r3
 80030c0:	4b7d      	ldr	r3, [pc, #500]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd fe34 	bl	8000d34 <__aeabi_fmul>
 80030cc:	4603      	mov	r3, r0
 80030ce:	4619      	mov	r1, r3
 80030d0:	4630      	mov	r0, r6
 80030d2:	f7fd fd27 	bl	8000b24 <__addsf3>
 80030d6:	4603      	mov	r3, r0
 80030d8:	461e      	mov	r6, r3
 80030da:	4b74      	ldr	r3, [pc, #464]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a76      	ldr	r2, [pc, #472]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80030e0:	6812      	ldr	r2, [r2, #0]
 80030e2:	4611      	mov	r1, r2
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fd fe25 	bl	8000d34 <__aeabi_fmul>
 80030ea:	4603      	mov	r3, r0
 80030ec:	4619      	mov	r1, r3
 80030ee:	4630      	mov	r0, r6
 80030f0:	f7fd fd18 	bl	8000b24 <__addsf3>
 80030f4:	4603      	mov	r3, r0
 80030f6:	461e      	mov	r6, r3
 80030f8:	4b6d      	ldr	r3, [pc, #436]	; (80032b0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a6d      	ldr	r2, [pc, #436]	; (80032b4 <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80030fe:	6812      	ldr	r2, [r2, #0]
 8003100:	4611      	mov	r1, r2
 8003102:	4618      	mov	r0, r3
 8003104:	f7fd fe16 	bl	8000d34 <__aeabi_fmul>
 8003108:	4603      	mov	r3, r0
 800310a:	4619      	mov	r1, r3
 800310c:	4630      	mov	r0, r6
 800310e:	f7fd fd07 	bl	8000b20 <__aeabi_fsub>
 8003112:	4603      	mov	r3, r0
 8003114:	4619      	mov	r1, r3
 8003116:	4628      	mov	r0, r5
 8003118:	f7fd fec0 	bl	8000e9c <__aeabi_fdiv>
 800311c:	4603      	mov	r3, r0
 800311e:	4619      	mov	r1, r3
 8003120:	4620      	mov	r0, r4
 8003122:	f7fd fcfd 	bl	8000b20 <__aeabi_fsub>
 8003126:	4603      	mov	r3, r0
 8003128:	461c      	mov	r4, r3
 800312a:	4b64      	ldr	r3, [pc, #400]	; (80032bc <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a64      	ldr	r2, [pc, #400]	; (80032c0 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8003130:	6812      	ldr	r2, [r2, #0]
 8003132:	4611      	mov	r1, r2
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd fcf3 	bl	8000b20 <__aeabi_fsub>
 800313a:	4603      	mov	r3, r0
 800313c:	461a      	mov	r2, r3
 800313e:	4b61      	ldr	r3, [pc, #388]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0xca4>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4619      	mov	r1, r3
 8003144:	4610      	mov	r0, r2
 8003146:	f7fd fced 	bl	8000b24 <__addsf3>
 800314a:	4603      	mov	r3, r0
 800314c:	461d      	mov	r5, r3
 800314e:	4b5e      	ldr	r3, [pc, #376]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd fded 	bl	8000d34 <__aeabi_fmul>
 800315a:	4603      	mov	r3, r0
 800315c:	461e      	mov	r6, r3
 800315e:	4b5b      	ldr	r3, [pc, #364]	; (80032cc <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003164:	4618      	mov	r0, r3
 8003166:	f7fd fde5 	bl	8000d34 <__aeabi_fmul>
 800316a:	4603      	mov	r3, r0
 800316c:	4619      	mov	r1, r3
 800316e:	4630      	mov	r0, r6
 8003170:	f7fd fcd8 	bl	8000b24 <__addsf3>
 8003174:	4603      	mov	r3, r0
 8003176:	461e      	mov	r6, r3
 8003178:	4b4c      	ldr	r3, [pc, #304]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a53      	ldr	r2, [pc, #332]	; (80032cc <HAL_TIM_PeriodElapsedCallback+0xcac>)
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	4611      	mov	r1, r2
 8003182:	4618      	mov	r0, r3
 8003184:	f7fd fdd6 	bl	8000d34 <__aeabi_fmul>
 8003188:	4603      	mov	r3, r0
 800318a:	4619      	mov	r1, r3
 800318c:	4630      	mov	r0, r6
 800318e:	f7fd fcc9 	bl	8000b24 <__addsf3>
 8003192:	4603      	mov	r3, r0
 8003194:	461e      	mov	r6, r3
 8003196:	4b46      	ldr	r3, [pc, #280]	; (80032b0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a4b      	ldr	r2, [pc, #300]	; (80032c8 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 800319c:	6812      	ldr	r2, [r2, #0]
 800319e:	4611      	mov	r1, r2
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7fd fdc7 	bl	8000d34 <__aeabi_fmul>
 80031a6:	4603      	mov	r3, r0
 80031a8:	4619      	mov	r1, r3
 80031aa:	4630      	mov	r0, r6
 80031ac:	f7fd fcb8 	bl	8000b20 <__aeabi_fsub>
 80031b0:	4603      	mov	r3, r0
 80031b2:	4619      	mov	r1, r3
 80031b4:	4628      	mov	r0, r5
 80031b6:	f7fd fdbd 	bl	8000d34 <__aeabi_fmul>
 80031ba:	4603      	mov	r3, r0
 80031bc:	461d      	mov	r5, r3
 80031be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80031c0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80031c2:	f7fd fdb7 	bl	8000d34 <__aeabi_fmul>
 80031c6:	4603      	mov	r3, r0
 80031c8:	461e      	mov	r6, r3
 80031ca:	4b38      	ldr	r3, [pc, #224]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fd fdaf 	bl	8000d34 <__aeabi_fmul>
 80031d6:	4603      	mov	r3, r0
 80031d8:	4619      	mov	r1, r3
 80031da:	4630      	mov	r0, r6
 80031dc:	f7fd fca2 	bl	8000b24 <__addsf3>
 80031e0:	4603      	mov	r3, r0
 80031e2:	461e      	mov	r6, r3
 80031e4:	4b31      	ldr	r3, [pc, #196]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fd fda2 	bl	8000d34 <__aeabi_fmul>
 80031f0:	4603      	mov	r3, r0
 80031f2:	4619      	mov	r1, r3
 80031f4:	4630      	mov	r0, r6
 80031f6:	f7fd fc95 	bl	8000b24 <__addsf3>
 80031fa:	4603      	mov	r3, r0
 80031fc:	461e      	mov	r6, r3
 80031fe:	4b2c      	ldr	r3, [pc, #176]	; (80032b0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003204:	4618      	mov	r0, r3
 8003206:	f7fd fd95 	bl	8000d34 <__aeabi_fmul>
 800320a:	4603      	mov	r3, r0
 800320c:	4619      	mov	r1, r3
 800320e:	4630      	mov	r0, r6
 8003210:	f7fd fc88 	bl	8000b24 <__addsf3>
 8003214:	4603      	mov	r3, r0
 8003216:	461e      	mov	r6, r3
 8003218:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <HAL_TIM_PeriodElapsedCallback+0xc94>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800321e:	4618      	mov	r0, r3
 8003220:	f7fd fd88 	bl	8000d34 <__aeabi_fmul>
 8003224:	4603      	mov	r3, r0
 8003226:	4619      	mov	r1, r3
 8003228:	4630      	mov	r0, r6
 800322a:	f7fd fc7b 	bl	8000b24 <__addsf3>
 800322e:	4603      	mov	r3, r0
 8003230:	461e      	mov	r6, r3
 8003232:	4b21      	ldr	r3, [pc, #132]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003238:	4618      	mov	r0, r3
 800323a:	f7fd fd7b 	bl	8000d34 <__aeabi_fmul>
 800323e:	4603      	mov	r3, r0
 8003240:	4619      	mov	r1, r3
 8003242:	4630      	mov	r0, r6
 8003244:	f7fd fc6e 	bl	8000b24 <__addsf3>
 8003248:	4603      	mov	r3, r0
 800324a:	461e      	mov	r6, r3
 800324c:	4b17      	ldr	r3, [pc, #92]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a19      	ldr	r2, [pc, #100]	; (80032b8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	4611      	mov	r1, r2
 8003256:	4618      	mov	r0, r3
 8003258:	f7fd fd6c 	bl	8000d34 <__aeabi_fmul>
 800325c:	4603      	mov	r3, r0
 800325e:	4619      	mov	r1, r3
 8003260:	4630      	mov	r0, r6
 8003262:	f7fd fc5f 	bl	8000b24 <__addsf3>
 8003266:	4603      	mov	r3, r0
 8003268:	461e      	mov	r6, r3
 800326a:	4b11      	ldr	r3, [pc, #68]	; (80032b0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a11      	ldr	r2, [pc, #68]	; (80032b4 <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8003270:	6812      	ldr	r2, [r2, #0]
 8003272:	4611      	mov	r1, r2
 8003274:	4618      	mov	r0, r3
 8003276:	f7fd fd5d 	bl	8000d34 <__aeabi_fmul>
 800327a:	4603      	mov	r3, r0
 800327c:	4619      	mov	r1, r3
 800327e:	4630      	mov	r0, r6
 8003280:	f7fd fc4e 	bl	8000b20 <__aeabi_fsub>
 8003284:	4603      	mov	r3, r0
 8003286:	4619      	mov	r1, r3
 8003288:	4628      	mov	r0, r5
 800328a:	f7fd fe07 	bl	8000e9c <__aeabi_fdiv>
 800328e:	4603      	mov	r3, r0
 8003290:	4619      	mov	r1, r3
 8003292:	4620      	mov	r0, r4
 8003294:	f7fd fc44 	bl	8000b20 <__aeabi_fsub>
 8003298:	4603      	mov	r3, r0
 800329a:	461a      	mov	r2, r3
		  vz =
 800329c:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <HAL_TIM_PeriodElapsedCallback+0xcb0>)
 800329e:	601a      	str	r2, [r3, #0]


		  baro_gnd =

		  (baro_gnd) - (((alt_gnd) - (sonar_alt))*(Qb*S31 - S11*S33 + S13*S31))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31) - (((alt_gnd) - (baro_alt) + (baro_gnd))*(Qs*S31 + Qs*S33 + S11*S33 - S13*S31))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 80032a0:	4b08      	ldr	r3, [pc, #32]	; (80032c4 <HAL_TIM_PeriodElapsedCallback+0xca4>)
 80032a2:	681c      	ldr	r4, [r3, #0]
 80032a4:	4b05      	ldr	r3, [pc, #20]	; (80032bc <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	e014      	b.n	80032d4 <HAL_TIM_PeriodElapsedCallback+0xcb4>
 80032aa:	bf00      	nop
 80032ac:	20000a64 	.word	0x20000a64
 80032b0:	20000a74 	.word	0x20000a74
 80032b4:	20000a7c 	.word	0x20000a7c
 80032b8:	20000004 	.word	0x20000004
 80032bc:	20000a0c 	.word	0x20000a0c
 80032c0:	200009f8 	.word	0x200009f8
 80032c4:	20000a14 	.word	0x20000a14
 80032c8:	20000a6c 	.word	0x20000a6c
 80032cc:	20000a78 	.word	0x20000a78
 80032d0:	20000a10 	.word	0x20000a10
 80032d4:	4a94      	ldr	r2, [pc, #592]	; (8003528 <HAL_TIM_PeriodElapsedCallback+0xf08>)
 80032d6:	6812      	ldr	r2, [r2, #0]
 80032d8:	4611      	mov	r1, r2
 80032da:	4618      	mov	r0, r3
 80032dc:	f7fd fc20 	bl	8000b20 <__aeabi_fsub>
 80032e0:	4603      	mov	r3, r0
 80032e2:	461d      	mov	r5, r3
 80032e4:	4b91      	ldr	r3, [pc, #580]	; (800352c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fd fd22 	bl	8000d34 <__aeabi_fmul>
 80032f0:	4603      	mov	r3, r0
 80032f2:	461e      	mov	r6, r3
 80032f4:	4b8e      	ldr	r3, [pc, #568]	; (8003530 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a8e      	ldr	r2, [pc, #568]	; (8003534 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	4611      	mov	r1, r2
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fd fd18 	bl	8000d34 <__aeabi_fmul>
 8003304:	4603      	mov	r3, r0
 8003306:	4619      	mov	r1, r3
 8003308:	4630      	mov	r0, r6
 800330a:	f7fd fc09 	bl	8000b20 <__aeabi_fsub>
 800330e:	4603      	mov	r3, r0
 8003310:	461e      	mov	r6, r3
 8003312:	4b89      	ldr	r3, [pc, #548]	; (8003538 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a85      	ldr	r2, [pc, #532]	; (800352c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	4611      	mov	r1, r2
 800331c:	4618      	mov	r0, r3
 800331e:	f7fd fd09 	bl	8000d34 <__aeabi_fmul>
 8003322:	4603      	mov	r3, r0
 8003324:	4619      	mov	r1, r3
 8003326:	4630      	mov	r0, r6
 8003328:	f7fd fbfc 	bl	8000b24 <__addsf3>
 800332c:	4603      	mov	r3, r0
 800332e:	4619      	mov	r1, r3
 8003330:	4628      	mov	r0, r5
 8003332:	f7fd fcff 	bl	8000d34 <__aeabi_fmul>
 8003336:	4603      	mov	r3, r0
 8003338:	461d      	mov	r5, r3
 800333a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800333c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800333e:	f7fd fcf9 	bl	8000d34 <__aeabi_fmul>
 8003342:	4603      	mov	r3, r0
 8003344:	461e      	mov	r6, r3
 8003346:	4b7a      	ldr	r3, [pc, #488]	; (8003530 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800334c:	4618      	mov	r0, r3
 800334e:	f7fd fcf1 	bl	8000d34 <__aeabi_fmul>
 8003352:	4603      	mov	r3, r0
 8003354:	4619      	mov	r1, r3
 8003356:	4630      	mov	r0, r6
 8003358:	f7fd fbe4 	bl	8000b24 <__addsf3>
 800335c:	4603      	mov	r3, r0
 800335e:	461e      	mov	r6, r3
 8003360:	4b73      	ldr	r3, [pc, #460]	; (8003530 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003366:	4618      	mov	r0, r3
 8003368:	f7fd fce4 	bl	8000d34 <__aeabi_fmul>
 800336c:	4603      	mov	r3, r0
 800336e:	4619      	mov	r1, r3
 8003370:	4630      	mov	r0, r6
 8003372:	f7fd fbd7 	bl	8000b24 <__addsf3>
 8003376:	4603      	mov	r3, r0
 8003378:	461e      	mov	r6, r3
 800337a:	4b6f      	ldr	r3, [pc, #444]	; (8003538 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003380:	4618      	mov	r0, r3
 8003382:	f7fd fcd7 	bl	8000d34 <__aeabi_fmul>
 8003386:	4603      	mov	r3, r0
 8003388:	4619      	mov	r1, r3
 800338a:	4630      	mov	r0, r6
 800338c:	f7fd fbca 	bl	8000b24 <__addsf3>
 8003390:	4603      	mov	r3, r0
 8003392:	461e      	mov	r6, r3
 8003394:	4b65      	ldr	r3, [pc, #404]	; (800352c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800339a:	4618      	mov	r0, r3
 800339c:	f7fd fcca 	bl	8000d34 <__aeabi_fmul>
 80033a0:	4603      	mov	r3, r0
 80033a2:	4619      	mov	r1, r3
 80033a4:	4630      	mov	r0, r6
 80033a6:	f7fd fbbd 	bl	8000b24 <__addsf3>
 80033aa:	4603      	mov	r3, r0
 80033ac:	461e      	mov	r6, r3
 80033ae:	4b61      	ldr	r3, [pc, #388]	; (8003534 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fd fcbd 	bl	8000d34 <__aeabi_fmul>
 80033ba:	4603      	mov	r3, r0
 80033bc:	4619      	mov	r1, r3
 80033be:	4630      	mov	r0, r6
 80033c0:	f7fd fbb0 	bl	8000b24 <__addsf3>
 80033c4:	4603      	mov	r3, r0
 80033c6:	461e      	mov	r6, r3
 80033c8:	4b59      	ldr	r3, [pc, #356]	; (8003530 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a59      	ldr	r2, [pc, #356]	; (8003534 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	4611      	mov	r1, r2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fd fcae 	bl	8000d34 <__aeabi_fmul>
 80033d8:	4603      	mov	r3, r0
 80033da:	4619      	mov	r1, r3
 80033dc:	4630      	mov	r0, r6
 80033de:	f7fd fba1 	bl	8000b24 <__addsf3>
 80033e2:	4603      	mov	r3, r0
 80033e4:	461e      	mov	r6, r3
 80033e6:	4b54      	ldr	r3, [pc, #336]	; (8003538 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a50      	ldr	r2, [pc, #320]	; (800352c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 80033ec:	6812      	ldr	r2, [r2, #0]
 80033ee:	4611      	mov	r1, r2
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7fd fc9f 	bl	8000d34 <__aeabi_fmul>
 80033f6:	4603      	mov	r3, r0
 80033f8:	4619      	mov	r1, r3
 80033fa:	4630      	mov	r0, r6
 80033fc:	f7fd fb90 	bl	8000b20 <__aeabi_fsub>
 8003400:	4603      	mov	r3, r0
 8003402:	4619      	mov	r1, r3
 8003404:	4628      	mov	r0, r5
 8003406:	f7fd fd49 	bl	8000e9c <__aeabi_fdiv>
 800340a:	4603      	mov	r3, r0
 800340c:	4619      	mov	r1, r3
 800340e:	4620      	mov	r0, r4
 8003410:	f7fd fb86 	bl	8000b20 <__aeabi_fsub>
 8003414:	4603      	mov	r3, r0
 8003416:	461c      	mov	r4, r3
 8003418:	4b48      	ldr	r3, [pc, #288]	; (800353c <HAL_TIM_PeriodElapsedCallback+0xf1c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a48      	ldr	r2, [pc, #288]	; (8003540 <HAL_TIM_PeriodElapsedCallback+0xf20>)
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	4611      	mov	r1, r2
 8003422:	4618      	mov	r0, r3
 8003424:	f7fd fb7c 	bl	8000b20 <__aeabi_fsub>
 8003428:	4603      	mov	r3, r0
 800342a:	461a      	mov	r2, r3
 800342c:	4b45      	ldr	r3, [pc, #276]	; (8003544 <HAL_TIM_PeriodElapsedCallback+0xf24>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4619      	mov	r1, r3
 8003432:	4610      	mov	r0, r2
 8003434:	f7fd fb76 	bl	8000b24 <__addsf3>
 8003438:	4603      	mov	r3, r0
 800343a:	461d      	mov	r5, r3
 800343c:	4b3b      	ldr	r3, [pc, #236]	; (800352c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003442:	4618      	mov	r0, r3
 8003444:	f7fd fc76 	bl	8000d34 <__aeabi_fmul>
 8003448:	4603      	mov	r3, r0
 800344a:	461e      	mov	r6, r3
 800344c:	4b39      	ldr	r3, [pc, #228]	; (8003534 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003452:	4618      	mov	r0, r3
 8003454:	f7fd fc6e 	bl	8000d34 <__aeabi_fmul>
 8003458:	4603      	mov	r3, r0
 800345a:	4619      	mov	r1, r3
 800345c:	4630      	mov	r0, r6
 800345e:	f7fd fb61 	bl	8000b24 <__addsf3>
 8003462:	4603      	mov	r3, r0
 8003464:	461e      	mov	r6, r3
 8003466:	4b32      	ldr	r3, [pc, #200]	; (8003530 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a32      	ldr	r2, [pc, #200]	; (8003534 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	4611      	mov	r1, r2
 8003470:	4618      	mov	r0, r3
 8003472:	f7fd fc5f 	bl	8000d34 <__aeabi_fmul>
 8003476:	4603      	mov	r3, r0
 8003478:	4619      	mov	r1, r3
 800347a:	4630      	mov	r0, r6
 800347c:	f7fd fb52 	bl	8000b24 <__addsf3>
 8003480:	4603      	mov	r3, r0
 8003482:	461e      	mov	r6, r3
 8003484:	4b2c      	ldr	r3, [pc, #176]	; (8003538 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a28      	ldr	r2, [pc, #160]	; (800352c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	4611      	mov	r1, r2
 800348e:	4618      	mov	r0, r3
 8003490:	f7fd fc50 	bl	8000d34 <__aeabi_fmul>
 8003494:	4603      	mov	r3, r0
 8003496:	4619      	mov	r1, r3
 8003498:	4630      	mov	r0, r6
 800349a:	f7fd fb41 	bl	8000b20 <__aeabi_fsub>
 800349e:	4603      	mov	r3, r0
 80034a0:	4619      	mov	r1, r3
 80034a2:	4628      	mov	r0, r5
 80034a4:	f7fd fc46 	bl	8000d34 <__aeabi_fmul>
 80034a8:	4603      	mov	r3, r0
 80034aa:	461d      	mov	r5, r3
 80034ac:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80034ae:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80034b0:	f7fd fc40 	bl	8000d34 <__aeabi_fmul>
 80034b4:	4603      	mov	r3, r0
 80034b6:	461e      	mov	r6, r3
 80034b8:	4b1d      	ldr	r3, [pc, #116]	; (8003530 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fd fc38 	bl	8000d34 <__aeabi_fmul>
 80034c4:	4603      	mov	r3, r0
 80034c6:	4619      	mov	r1, r3
 80034c8:	4630      	mov	r0, r6
 80034ca:	f7fd fb2b 	bl	8000b24 <__addsf3>
 80034ce:	4603      	mov	r3, r0
 80034d0:	461e      	mov	r6, r3
 80034d2:	4b17      	ldr	r3, [pc, #92]	; (8003530 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80034d8:	4618      	mov	r0, r3
 80034da:	f7fd fc2b 	bl	8000d34 <__aeabi_fmul>
 80034de:	4603      	mov	r3, r0
 80034e0:	4619      	mov	r1, r3
 80034e2:	4630      	mov	r0, r6
 80034e4:	f7fd fb1e 	bl	8000b24 <__addsf3>
 80034e8:	4603      	mov	r3, r0
 80034ea:	461e      	mov	r6, r3
 80034ec:	4b12      	ldr	r3, [pc, #72]	; (8003538 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fd fc1e 	bl	8000d34 <__aeabi_fmul>
 80034f8:	4603      	mov	r3, r0
 80034fa:	4619      	mov	r1, r3
 80034fc:	4630      	mov	r0, r6
 80034fe:	f7fd fb11 	bl	8000b24 <__addsf3>
 8003502:	4603      	mov	r3, r0
 8003504:	461e      	mov	r6, r3
 8003506:	4b09      	ldr	r3, [pc, #36]	; (800352c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800350c:	4618      	mov	r0, r3
 800350e:	f7fd fc11 	bl	8000d34 <__aeabi_fmul>
 8003512:	4603      	mov	r3, r0
 8003514:	4619      	mov	r1, r3
 8003516:	4630      	mov	r0, r6
 8003518:	f7fd fb04 	bl	8000b24 <__addsf3>
 800351c:	4603      	mov	r3, r0
 800351e:	461e      	mov	r6, r3
 8003520:	4b04      	ldr	r3, [pc, #16]	; (8003534 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	e010      	b.n	8003548 <HAL_TIM_PeriodElapsedCallback+0xf28>
 8003526:	bf00      	nop
 8003528:	200009fc 	.word	0x200009fc
 800352c:	20000a7c 	.word	0x20000a7c
 8003530:	20000a64 	.word	0x20000a64
 8003534:	20000004 	.word	0x20000004
 8003538:	20000a74 	.word	0x20000a74
 800353c:	20000a0c 	.word	0x20000a0c
 8003540:	200009f8 	.word	0x200009f8
 8003544:	20000a14 	.word	0x20000a14
 8003548:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800354a:	4618      	mov	r0, r3
 800354c:	f7fd fbf2 	bl	8000d34 <__aeabi_fmul>
 8003550:	4603      	mov	r3, r0
 8003552:	4619      	mov	r1, r3
 8003554:	4630      	mov	r0, r6
 8003556:	f7fd fae5 	bl	8000b24 <__addsf3>
 800355a:	4603      	mov	r3, r0
 800355c:	461e      	mov	r6, r3
 800355e:	4b94      	ldr	r3, [pc, #592]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a94      	ldr	r2, [pc, #592]	; (80037b4 <HAL_TIM_PeriodElapsedCallback+0x1194>)
 8003564:	6812      	ldr	r2, [r2, #0]
 8003566:	4611      	mov	r1, r2
 8003568:	4618      	mov	r0, r3
 800356a:	f7fd fbe3 	bl	8000d34 <__aeabi_fmul>
 800356e:	4603      	mov	r3, r0
 8003570:	4619      	mov	r1, r3
 8003572:	4630      	mov	r0, r6
 8003574:	f7fd fad6 	bl	8000b24 <__addsf3>
 8003578:	4603      	mov	r3, r0
 800357a:	461e      	mov	r6, r3
 800357c:	4b8e      	ldr	r3, [pc, #568]	; (80037b8 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a8e      	ldr	r2, [pc, #568]	; (80037bc <HAL_TIM_PeriodElapsedCallback+0x119c>)
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	4611      	mov	r1, r2
 8003586:	4618      	mov	r0, r3
 8003588:	f7fd fbd4 	bl	8000d34 <__aeabi_fmul>
 800358c:	4603      	mov	r3, r0
 800358e:	4619      	mov	r1, r3
 8003590:	4630      	mov	r0, r6
 8003592:	f7fd fac5 	bl	8000b20 <__aeabi_fsub>
 8003596:	4603      	mov	r3, r0
 8003598:	4619      	mov	r1, r3
 800359a:	4628      	mov	r0, r5
 800359c:	f7fd fc7e 	bl	8000e9c <__aeabi_fdiv>
 80035a0:	4603      	mov	r3, r0
 80035a2:	4619      	mov	r1, r3
 80035a4:	4620      	mov	r0, r4
 80035a6:	f7fd fabb 	bl	8000b20 <__aeabi_fsub>
 80035aa:	4603      	mov	r3, r0
 80035ac:	461a      	mov	r2, r3
		  baro_gnd =
 80035ae:	4b84      	ldr	r3, [pc, #528]	; (80037c0 <HAL_TIM_PeriodElapsedCallback+0x11a0>)
 80035b0:	601a      	str	r2, [r3, #0]


		  S11 =

		  (Qs*(Qb*S11 + S11*S33 - S13*S31))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 80035b2:	4b7f      	ldr	r3, [pc, #508]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fd fbbb 	bl	8000d34 <__aeabi_fmul>
 80035be:	4603      	mov	r3, r0
 80035c0:	461c      	mov	r4, r3
 80035c2:	4b7b      	ldr	r3, [pc, #492]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a7b      	ldr	r2, [pc, #492]	; (80037b4 <HAL_TIM_PeriodElapsedCallback+0x1194>)
 80035c8:	6812      	ldr	r2, [r2, #0]
 80035ca:	4611      	mov	r1, r2
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7fd fbb1 	bl	8000d34 <__aeabi_fmul>
 80035d2:	4603      	mov	r3, r0
 80035d4:	4619      	mov	r1, r3
 80035d6:	4620      	mov	r0, r4
 80035d8:	f7fd faa4 	bl	8000b24 <__addsf3>
 80035dc:	4603      	mov	r3, r0
 80035de:	461c      	mov	r4, r3
 80035e0:	4b75      	ldr	r3, [pc, #468]	; (80037b8 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a75      	ldr	r2, [pc, #468]	; (80037bc <HAL_TIM_PeriodElapsedCallback+0x119c>)
 80035e6:	6812      	ldr	r2, [r2, #0]
 80035e8:	4611      	mov	r1, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fd fba2 	bl	8000d34 <__aeabi_fmul>
 80035f0:	4603      	mov	r3, r0
 80035f2:	4619      	mov	r1, r3
 80035f4:	4620      	mov	r0, r4
 80035f6:	f7fd fa93 	bl	8000b20 <__aeabi_fsub>
 80035fa:	4603      	mov	r3, r0
 80035fc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fd fb98 	bl	8000d34 <__aeabi_fmul>
 8003604:	4603      	mov	r3, r0
 8003606:	461c      	mov	r4, r3
 8003608:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800360a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800360c:	f7fd fb92 	bl	8000d34 <__aeabi_fmul>
 8003610:	4603      	mov	r3, r0
 8003612:	461d      	mov	r5, r3
 8003614:	4b66      	ldr	r3, [pc, #408]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800361a:	4618      	mov	r0, r3
 800361c:	f7fd fb8a 	bl	8000d34 <__aeabi_fmul>
 8003620:	4603      	mov	r3, r0
 8003622:	4619      	mov	r1, r3
 8003624:	4628      	mov	r0, r5
 8003626:	f7fd fa7d 	bl	8000b24 <__addsf3>
 800362a:	4603      	mov	r3, r0
 800362c:	461d      	mov	r5, r3
 800362e:	4b60      	ldr	r3, [pc, #384]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003634:	4618      	mov	r0, r3
 8003636:	f7fd fb7d 	bl	8000d34 <__aeabi_fmul>
 800363a:	4603      	mov	r3, r0
 800363c:	4619      	mov	r1, r3
 800363e:	4628      	mov	r0, r5
 8003640:	f7fd fa70 	bl	8000b24 <__addsf3>
 8003644:	4603      	mov	r3, r0
 8003646:	461d      	mov	r5, r3
 8003648:	4b5b      	ldr	r3, [pc, #364]	; (80037b8 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800364e:	4618      	mov	r0, r3
 8003650:	f7fd fb70 	bl	8000d34 <__aeabi_fmul>
 8003654:	4603      	mov	r3, r0
 8003656:	4619      	mov	r1, r3
 8003658:	4628      	mov	r0, r5
 800365a:	f7fd fa63 	bl	8000b24 <__addsf3>
 800365e:	4603      	mov	r3, r0
 8003660:	461d      	mov	r5, r3
 8003662:	4b56      	ldr	r3, [pc, #344]	; (80037bc <HAL_TIM_PeriodElapsedCallback+0x119c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003668:	4618      	mov	r0, r3
 800366a:	f7fd fb63 	bl	8000d34 <__aeabi_fmul>
 800366e:	4603      	mov	r3, r0
 8003670:	4619      	mov	r1, r3
 8003672:	4628      	mov	r0, r5
 8003674:	f7fd fa56 	bl	8000b24 <__addsf3>
 8003678:	4603      	mov	r3, r0
 800367a:	461d      	mov	r5, r3
 800367c:	4b4d      	ldr	r3, [pc, #308]	; (80037b4 <HAL_TIM_PeriodElapsedCallback+0x1194>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003682:	4618      	mov	r0, r3
 8003684:	f7fd fb56 	bl	8000d34 <__aeabi_fmul>
 8003688:	4603      	mov	r3, r0
 800368a:	4619      	mov	r1, r3
 800368c:	4628      	mov	r0, r5
 800368e:	f7fd fa49 	bl	8000b24 <__addsf3>
 8003692:	4603      	mov	r3, r0
 8003694:	461d      	mov	r5, r3
 8003696:	4b46      	ldr	r3, [pc, #280]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a46      	ldr	r2, [pc, #280]	; (80037b4 <HAL_TIM_PeriodElapsedCallback+0x1194>)
 800369c:	6812      	ldr	r2, [r2, #0]
 800369e:	4611      	mov	r1, r2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7fd fb47 	bl	8000d34 <__aeabi_fmul>
 80036a6:	4603      	mov	r3, r0
 80036a8:	4619      	mov	r1, r3
 80036aa:	4628      	mov	r0, r5
 80036ac:	f7fd fa3a 	bl	8000b24 <__addsf3>
 80036b0:	4603      	mov	r3, r0
 80036b2:	461d      	mov	r5, r3
 80036b4:	4b40      	ldr	r3, [pc, #256]	; (80037b8 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a40      	ldr	r2, [pc, #256]	; (80037bc <HAL_TIM_PeriodElapsedCallback+0x119c>)
 80036ba:	6812      	ldr	r2, [r2, #0]
 80036bc:	4611      	mov	r1, r2
 80036be:	4618      	mov	r0, r3
 80036c0:	f7fd fb38 	bl	8000d34 <__aeabi_fmul>
 80036c4:	4603      	mov	r3, r0
 80036c6:	4619      	mov	r1, r3
 80036c8:	4628      	mov	r0, r5
 80036ca:	f7fd fa29 	bl	8000b20 <__aeabi_fsub>
 80036ce:	4603      	mov	r3, r0
 80036d0:	4619      	mov	r1, r3
 80036d2:	4620      	mov	r0, r4
 80036d4:	f7fd fbe2 	bl	8000e9c <__aeabi_fdiv>
 80036d8:	4603      	mov	r3, r0
 80036da:	461a      	mov	r2, r3
		  S11 =
 80036dc:	4b34      	ldr	r3, [pc, #208]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 80036de:	601a      	str	r2, [r3, #0]


		  S12 =

		  (Qs*(Qb*S12 - S11*S32 + S12*S31 + S12*S33 - S13*S32))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 80036e0:	4b38      	ldr	r3, [pc, #224]	; (80037c4 <HAL_TIM_PeriodElapsedCallback+0x11a4>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fd fb24 	bl	8000d34 <__aeabi_fmul>
 80036ec:	4603      	mov	r3, r0
 80036ee:	461c      	mov	r4, r3
 80036f0:	4b2f      	ldr	r3, [pc, #188]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a34      	ldr	r2, [pc, #208]	; (80037c8 <HAL_TIM_PeriodElapsedCallback+0x11a8>)
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	4611      	mov	r1, r2
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fd fb1a 	bl	8000d34 <__aeabi_fmul>
 8003700:	4603      	mov	r3, r0
 8003702:	4619      	mov	r1, r3
 8003704:	4620      	mov	r0, r4
 8003706:	f7fd fa0b 	bl	8000b20 <__aeabi_fsub>
 800370a:	4603      	mov	r3, r0
 800370c:	461c      	mov	r4, r3
 800370e:	4b2d      	ldr	r3, [pc, #180]	; (80037c4 <HAL_TIM_PeriodElapsedCallback+0x11a4>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a2a      	ldr	r2, [pc, #168]	; (80037bc <HAL_TIM_PeriodElapsedCallback+0x119c>)
 8003714:	6812      	ldr	r2, [r2, #0]
 8003716:	4611      	mov	r1, r2
 8003718:	4618      	mov	r0, r3
 800371a:	f7fd fb0b 	bl	8000d34 <__aeabi_fmul>
 800371e:	4603      	mov	r3, r0
 8003720:	4619      	mov	r1, r3
 8003722:	4620      	mov	r0, r4
 8003724:	f7fd f9fe 	bl	8000b24 <__addsf3>
 8003728:	4603      	mov	r3, r0
 800372a:	461c      	mov	r4, r3
 800372c:	4b25      	ldr	r3, [pc, #148]	; (80037c4 <HAL_TIM_PeriodElapsedCallback+0x11a4>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a20      	ldr	r2, [pc, #128]	; (80037b4 <HAL_TIM_PeriodElapsedCallback+0x1194>)
 8003732:	6812      	ldr	r2, [r2, #0]
 8003734:	4611      	mov	r1, r2
 8003736:	4618      	mov	r0, r3
 8003738:	f7fd fafc 	bl	8000d34 <__aeabi_fmul>
 800373c:	4603      	mov	r3, r0
 800373e:	4619      	mov	r1, r3
 8003740:	4620      	mov	r0, r4
 8003742:	f7fd f9ef 	bl	8000b24 <__addsf3>
 8003746:	4603      	mov	r3, r0
 8003748:	461c      	mov	r4, r3
 800374a:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a1e      	ldr	r2, [pc, #120]	; (80037c8 <HAL_TIM_PeriodElapsedCallback+0x11a8>)
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f7fd faed 	bl	8000d34 <__aeabi_fmul>
 800375a:	4603      	mov	r3, r0
 800375c:	4619      	mov	r1, r3
 800375e:	4620      	mov	r0, r4
 8003760:	f7fd f9de 	bl	8000b20 <__aeabi_fsub>
 8003764:	4603      	mov	r3, r0
 8003766:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003768:	4618      	mov	r0, r3
 800376a:	f7fd fae3 	bl	8000d34 <__aeabi_fmul>
 800376e:	4603      	mov	r3, r0
 8003770:	461c      	mov	r4, r3
 8003772:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003774:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003776:	f7fd fadd 	bl	8000d34 <__aeabi_fmul>
 800377a:	4603      	mov	r3, r0
 800377c:	461d      	mov	r5, r3
 800377e:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003784:	4618      	mov	r0, r3
 8003786:	f7fd fad5 	bl	8000d34 <__aeabi_fmul>
 800378a:	4603      	mov	r3, r0
 800378c:	4619      	mov	r1, r3
 800378e:	4628      	mov	r0, r5
 8003790:	f7fd f9c8 	bl	8000b24 <__addsf3>
 8003794:	4603      	mov	r3, r0
 8003796:	461d      	mov	r5, r3
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800379e:	4618      	mov	r0, r3
 80037a0:	f7fd fac8 	bl	8000d34 <__aeabi_fmul>
 80037a4:	4603      	mov	r3, r0
 80037a6:	4619      	mov	r1, r3
 80037a8:	4628      	mov	r0, r5
 80037aa:	f7fd f9bb 	bl	8000b24 <__addsf3>
 80037ae:	e00d      	b.n	80037cc <HAL_TIM_PeriodElapsedCallback+0x11ac>
 80037b0:	20000a64 	.word	0x20000a64
 80037b4:	20000004 	.word	0x20000004
 80037b8:	20000a74 	.word	0x20000a74
 80037bc:	20000a7c 	.word	0x20000a7c
 80037c0:	20000a14 	.word	0x20000a14
 80037c4:	20000a68 	.word	0x20000a68
 80037c8:	20000a80 	.word	0x20000a80
 80037cc:	4603      	mov	r3, r0
 80037ce:	461d      	mov	r5, r3
 80037d0:	4b93      	ldr	r3, [pc, #588]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fd faac 	bl	8000d34 <__aeabi_fmul>
 80037dc:	4603      	mov	r3, r0
 80037de:	4619      	mov	r1, r3
 80037e0:	4628      	mov	r0, r5
 80037e2:	f7fd f99f 	bl	8000b24 <__addsf3>
 80037e6:	4603      	mov	r3, r0
 80037e8:	461d      	mov	r5, r3
 80037ea:	4b8e      	ldr	r3, [pc, #568]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x1404>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fd fa9f 	bl	8000d34 <__aeabi_fmul>
 80037f6:	4603      	mov	r3, r0
 80037f8:	4619      	mov	r1, r3
 80037fa:	4628      	mov	r0, r5
 80037fc:	f7fd f992 	bl	8000b24 <__addsf3>
 8003800:	4603      	mov	r3, r0
 8003802:	461d      	mov	r5, r3
 8003804:	4b88      	ldr	r3, [pc, #544]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x1408>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800380a:	4618      	mov	r0, r3
 800380c:	f7fd fa92 	bl	8000d34 <__aeabi_fmul>
 8003810:	4603      	mov	r3, r0
 8003812:	4619      	mov	r1, r3
 8003814:	4628      	mov	r0, r5
 8003816:	f7fd f985 	bl	8000b24 <__addsf3>
 800381a:	4603      	mov	r3, r0
 800381c:	461d      	mov	r5, r3
 800381e:	4b83      	ldr	r3, [pc, #524]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x140c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a81      	ldr	r2, [pc, #516]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x1408>)
 8003824:	6812      	ldr	r2, [r2, #0]
 8003826:	4611      	mov	r1, r2
 8003828:	4618      	mov	r0, r3
 800382a:	f7fd fa83 	bl	8000d34 <__aeabi_fmul>
 800382e:	4603      	mov	r3, r0
 8003830:	4619      	mov	r1, r3
 8003832:	4628      	mov	r0, r5
 8003834:	f7fd f976 	bl	8000b24 <__addsf3>
 8003838:	4603      	mov	r3, r0
 800383a:	461d      	mov	r5, r3
 800383c:	4b78      	ldr	r3, [pc, #480]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a78      	ldr	r2, [pc, #480]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x1404>)
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	4611      	mov	r1, r2
 8003846:	4618      	mov	r0, r3
 8003848:	f7fd fa74 	bl	8000d34 <__aeabi_fmul>
 800384c:	4603      	mov	r3, r0
 800384e:	4619      	mov	r1, r3
 8003850:	4628      	mov	r0, r5
 8003852:	f7fd f965 	bl	8000b20 <__aeabi_fsub>
 8003856:	4603      	mov	r3, r0
 8003858:	4619      	mov	r1, r3
 800385a:	4620      	mov	r0, r4
 800385c:	f7fd fb1e 	bl	8000e9c <__aeabi_fdiv>
 8003860:	4603      	mov	r3, r0
 8003862:	461a      	mov	r2, r3
		  S12 =
 8003864:	4b72      	ldr	r3, [pc, #456]	; (8003a30 <HAL_TIM_PeriodElapsedCallback+0x1410>)
 8003866:	601a      	str	r2, [r3, #0]


		  S13 =

		  (Qs*(Qb*S13 - S11*S33 + S13*S31))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8003868:	4b6d      	ldr	r3, [pc, #436]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800386e:	4618      	mov	r0, r3
 8003870:	f7fd fa60 	bl	8000d34 <__aeabi_fmul>
 8003874:	4603      	mov	r3, r0
 8003876:	461c      	mov	r4, r3
 8003878:	4b6c      	ldr	r3, [pc, #432]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x140c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a6a      	ldr	r2, [pc, #424]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x1408>)
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	4611      	mov	r1, r2
 8003882:	4618      	mov	r0, r3
 8003884:	f7fd fa56 	bl	8000d34 <__aeabi_fmul>
 8003888:	4603      	mov	r3, r0
 800388a:	4619      	mov	r1, r3
 800388c:	4620      	mov	r0, r4
 800388e:	f7fd f947 	bl	8000b20 <__aeabi_fsub>
 8003892:	4603      	mov	r3, r0
 8003894:	461c      	mov	r4, r3
 8003896:	4b62      	ldr	r3, [pc, #392]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a62      	ldr	r2, [pc, #392]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x1404>)
 800389c:	6812      	ldr	r2, [r2, #0]
 800389e:	4611      	mov	r1, r2
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fd fa47 	bl	8000d34 <__aeabi_fmul>
 80038a6:	4603      	mov	r3, r0
 80038a8:	4619      	mov	r1, r3
 80038aa:	4620      	mov	r0, r4
 80038ac:	f7fd f93a 	bl	8000b24 <__addsf3>
 80038b0:	4603      	mov	r3, r0
 80038b2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7fd fa3d 	bl	8000d34 <__aeabi_fmul>
 80038ba:	4603      	mov	r3, r0
 80038bc:	461c      	mov	r4, r3
 80038be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80038c0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80038c2:	f7fd fa37 	bl	8000d34 <__aeabi_fmul>
 80038c6:	4603      	mov	r3, r0
 80038c8:	461d      	mov	r5, r3
 80038ca:	4b58      	ldr	r3, [pc, #352]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x140c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7fd fa2f 	bl	8000d34 <__aeabi_fmul>
 80038d6:	4603      	mov	r3, r0
 80038d8:	4619      	mov	r1, r3
 80038da:	4628      	mov	r0, r5
 80038dc:	f7fd f922 	bl	8000b24 <__addsf3>
 80038e0:	4603      	mov	r3, r0
 80038e2:	461d      	mov	r5, r3
 80038e4:	4b51      	ldr	r3, [pc, #324]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x140c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fd fa22 	bl	8000d34 <__aeabi_fmul>
 80038f0:	4603      	mov	r3, r0
 80038f2:	4619      	mov	r1, r3
 80038f4:	4628      	mov	r0, r5
 80038f6:	f7fd f915 	bl	8000b24 <__addsf3>
 80038fa:	4603      	mov	r3, r0
 80038fc:	461d      	mov	r5, r3
 80038fe:	4b48      	ldr	r3, [pc, #288]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003904:	4618      	mov	r0, r3
 8003906:	f7fd fa15 	bl	8000d34 <__aeabi_fmul>
 800390a:	4603      	mov	r3, r0
 800390c:	4619      	mov	r1, r3
 800390e:	4628      	mov	r0, r5
 8003910:	f7fd f908 	bl	8000b24 <__addsf3>
 8003914:	4603      	mov	r3, r0
 8003916:	461d      	mov	r5, r3
 8003918:	4b42      	ldr	r3, [pc, #264]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x1404>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800391e:	4618      	mov	r0, r3
 8003920:	f7fd fa08 	bl	8000d34 <__aeabi_fmul>
 8003924:	4603      	mov	r3, r0
 8003926:	4619      	mov	r1, r3
 8003928:	4628      	mov	r0, r5
 800392a:	f7fd f8fb 	bl	8000b24 <__addsf3>
 800392e:	4603      	mov	r3, r0
 8003930:	461d      	mov	r5, r3
 8003932:	4b3d      	ldr	r3, [pc, #244]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x1408>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003938:	4618      	mov	r0, r3
 800393a:	f7fd f9fb 	bl	8000d34 <__aeabi_fmul>
 800393e:	4603      	mov	r3, r0
 8003940:	4619      	mov	r1, r3
 8003942:	4628      	mov	r0, r5
 8003944:	f7fd f8ee 	bl	8000b24 <__addsf3>
 8003948:	4603      	mov	r3, r0
 800394a:	461d      	mov	r5, r3
 800394c:	4b37      	ldr	r3, [pc, #220]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x140c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a35      	ldr	r2, [pc, #212]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x1408>)
 8003952:	6812      	ldr	r2, [r2, #0]
 8003954:	4611      	mov	r1, r2
 8003956:	4618      	mov	r0, r3
 8003958:	f7fd f9ec 	bl	8000d34 <__aeabi_fmul>
 800395c:	4603      	mov	r3, r0
 800395e:	4619      	mov	r1, r3
 8003960:	4628      	mov	r0, r5
 8003962:	f7fd f8df 	bl	8000b24 <__addsf3>
 8003966:	4603      	mov	r3, r0
 8003968:	461d      	mov	r5, r3
 800396a:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a2d      	ldr	r2, [pc, #180]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x1404>)
 8003970:	6812      	ldr	r2, [r2, #0]
 8003972:	4611      	mov	r1, r2
 8003974:	4618      	mov	r0, r3
 8003976:	f7fd f9dd 	bl	8000d34 <__aeabi_fmul>
 800397a:	4603      	mov	r3, r0
 800397c:	4619      	mov	r1, r3
 800397e:	4628      	mov	r0, r5
 8003980:	f7fd f8ce 	bl	8000b20 <__aeabi_fsub>
 8003984:	4603      	mov	r3, r0
 8003986:	4619      	mov	r1, r3
 8003988:	4620      	mov	r0, r4
 800398a:	f7fd fa87 	bl	8000e9c <__aeabi_fdiv>
 800398e:	4603      	mov	r3, r0
 8003990:	461a      	mov	r2, r3
		  S13 =
 8003992:	4b23      	ldr	r3, [pc, #140]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 8003994:	601a      	str	r2, [r3, #0]


		  S21 =

		  (Qs*(Qb*S21 - S11*S23 + S13*S21 + S21*S33 - S23*S31))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8003996:	4b27      	ldr	r3, [pc, #156]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x1414>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800399c:	4618      	mov	r0, r3
 800399e:	f7fd f9c9 	bl	8000d34 <__aeabi_fmul>
 80039a2:	4603      	mov	r3, r0
 80039a4:	461c      	mov	r4, r3
 80039a6:	4b21      	ldr	r3, [pc, #132]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x140c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a23      	ldr	r2, [pc, #140]	; (8003a38 <HAL_TIM_PeriodElapsedCallback+0x1418>)
 80039ac:	6812      	ldr	r2, [r2, #0]
 80039ae:	4611      	mov	r1, r2
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fd f9bf 	bl	8000d34 <__aeabi_fmul>
 80039b6:	4603      	mov	r3, r0
 80039b8:	4619      	mov	r1, r3
 80039ba:	4620      	mov	r0, r4
 80039bc:	f7fd f8b0 	bl	8000b20 <__aeabi_fsub>
 80039c0:	4603      	mov	r3, r0
 80039c2:	461c      	mov	r4, r3
 80039c4:	4b16      	ldr	r3, [pc, #88]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x1400>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a1a      	ldr	r2, [pc, #104]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x1414>)
 80039ca:	6812      	ldr	r2, [r2, #0]
 80039cc:	4611      	mov	r1, r2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fd f9b0 	bl	8000d34 <__aeabi_fmul>
 80039d4:	4603      	mov	r3, r0
 80039d6:	4619      	mov	r1, r3
 80039d8:	4620      	mov	r0, r4
 80039da:	f7fd f8a3 	bl	8000b24 <__addsf3>
 80039de:	4603      	mov	r3, r0
 80039e0:	461c      	mov	r4, r3
 80039e2:	4b14      	ldr	r3, [pc, #80]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x1414>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x1408>)
 80039e8:	6812      	ldr	r2, [r2, #0]
 80039ea:	4611      	mov	r1, r2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7fd f9a1 	bl	8000d34 <__aeabi_fmul>
 80039f2:	4603      	mov	r3, r0
 80039f4:	4619      	mov	r1, r3
 80039f6:	4620      	mov	r0, r4
 80039f8:	f7fd f894 	bl	8000b24 <__addsf3>
 80039fc:	4603      	mov	r3, r0
 80039fe:	461c      	mov	r4, r3
 8003a00:	4b0d      	ldr	r3, [pc, #52]	; (8003a38 <HAL_TIM_PeriodElapsedCallback+0x1418>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a07      	ldr	r2, [pc, #28]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x1404>)
 8003a06:	6812      	ldr	r2, [r2, #0]
 8003a08:	4611      	mov	r1, r2
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fd f992 	bl	8000d34 <__aeabi_fmul>
 8003a10:	4603      	mov	r3, r0
 8003a12:	4619      	mov	r1, r3
 8003a14:	4620      	mov	r0, r4
 8003a16:	f7fd f883 	bl	8000b20 <__aeabi_fsub>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003a1e:	e00d      	b.n	8003a3c <HAL_TIM_PeriodElapsedCallback+0x141c>
 8003a20:	20000a74 	.word	0x20000a74
 8003a24:	20000a7c 	.word	0x20000a7c
 8003a28:	20000004 	.word	0x20000004
 8003a2c:	20000a64 	.word	0x20000a64
 8003a30:	20000a68 	.word	0x20000a68
 8003a34:	20000a6c 	.word	0x20000a6c
 8003a38:	20000a78 	.word	0x20000a78
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7fd f979 	bl	8000d34 <__aeabi_fmul>
 8003a42:	4603      	mov	r3, r0
 8003a44:	461c      	mov	r4, r3
 8003a46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003a48:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003a4a:	f7fd f973 	bl	8000d34 <__aeabi_fmul>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	461d      	mov	r5, r3
 8003a52:	4b94      	ldr	r3, [pc, #592]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x1684>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fd f96b 	bl	8000d34 <__aeabi_fmul>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	4619      	mov	r1, r3
 8003a62:	4628      	mov	r0, r5
 8003a64:	f7fd f85e 	bl	8000b24 <__addsf3>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	461d      	mov	r5, r3
 8003a6c:	4b8d      	ldr	r3, [pc, #564]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x1684>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fd f95e 	bl	8000d34 <__aeabi_fmul>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4628      	mov	r0, r5
 8003a7e:	f7fd f851 	bl	8000b24 <__addsf3>
 8003a82:	4603      	mov	r3, r0
 8003a84:	461d      	mov	r5, r3
 8003a86:	4b88      	ldr	r3, [pc, #544]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x1688>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7fd f951 	bl	8000d34 <__aeabi_fmul>
 8003a92:	4603      	mov	r3, r0
 8003a94:	4619      	mov	r1, r3
 8003a96:	4628      	mov	r0, r5
 8003a98:	f7fd f844 	bl	8000b24 <__addsf3>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	461d      	mov	r5, r3
 8003aa0:	4b82      	ldr	r3, [pc, #520]	; (8003cac <HAL_TIM_PeriodElapsedCallback+0x168c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fd f944 	bl	8000d34 <__aeabi_fmul>
 8003aac:	4603      	mov	r3, r0
 8003aae:	4619      	mov	r1, r3
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	f7fd f837 	bl	8000b24 <__addsf3>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	461d      	mov	r5, r3
 8003aba:	4b7d      	ldr	r3, [pc, #500]	; (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x1690>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fd f937 	bl	8000d34 <__aeabi_fmul>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4628      	mov	r0, r5
 8003acc:	f7fd f82a 	bl	8000b24 <__addsf3>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	461d      	mov	r5, r3
 8003ad4:	4b73      	ldr	r3, [pc, #460]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x1684>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a75      	ldr	r2, [pc, #468]	; (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x1690>)
 8003ada:	6812      	ldr	r2, [r2, #0]
 8003adc:	4611      	mov	r1, r2
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fd f928 	bl	8000d34 <__aeabi_fmul>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4628      	mov	r0, r5
 8003aea:	f7fd f81b 	bl	8000b24 <__addsf3>
 8003aee:	4603      	mov	r3, r0
 8003af0:	461d      	mov	r5, r3
 8003af2:	4b6d      	ldr	r3, [pc, #436]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x1688>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a6d      	ldr	r2, [pc, #436]	; (8003cac <HAL_TIM_PeriodElapsedCallback+0x168c>)
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	4611      	mov	r1, r2
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7fd f919 	bl	8000d34 <__aeabi_fmul>
 8003b02:	4603      	mov	r3, r0
 8003b04:	4619      	mov	r1, r3
 8003b06:	4628      	mov	r0, r5
 8003b08:	f7fd f80a 	bl	8000b20 <__aeabi_fsub>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4619      	mov	r1, r3
 8003b10:	4620      	mov	r0, r4
 8003b12:	f7fd f9c3 	bl	8000e9c <__aeabi_fdiv>
 8003b16:	4603      	mov	r3, r0
 8003b18:	461a      	mov	r2, r3
		  S21 =
 8003b1a:	4b66      	ldr	r3, [pc, #408]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x1694>)
 8003b1c:	601a      	str	r2, [r3, #0]


		  S22 =

		  (Qb*Qs*S22 + Qb*S11*S22 - Qb*S12*S21 + Qs*S11*S22 - Qs*S12*S21 - Qs*S12*S23 + Qs*S13*S22 - Qs*S21*S32 + Qs*S22*S31 + Qs*S22*S33 - Qs*S23*S32 + S11*S22*S33 - S11*S23*S32 - S12*S21*S33 + S12*S23*S31 + S13*S21*S32 - S13*S22*S31)/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8003b1e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003b20:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003b22:	f7fd f907 	bl	8000d34 <__aeabi_fmul>
 8003b26:	4603      	mov	r3, r0
 8003b28:	461a      	mov	r2, r3
 8003b2a:	4b63      	ldr	r3, [pc, #396]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x1698>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4619      	mov	r1, r3
 8003b30:	4610      	mov	r0, r2
 8003b32:	f7fd f8ff 	bl	8000d34 <__aeabi_fmul>
 8003b36:	4603      	mov	r3, r0
 8003b38:	461c      	mov	r4, r3
 8003b3a:	4b5a      	ldr	r3, [pc, #360]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x1684>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fd f8f7 	bl	8000d34 <__aeabi_fmul>
 8003b46:	4603      	mov	r3, r0
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4b5b      	ldr	r3, [pc, #364]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x1698>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4610      	mov	r0, r2
 8003b52:	f7fd f8ef 	bl	8000d34 <__aeabi_fmul>
 8003b56:	4603      	mov	r3, r0
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	f7fc ffe2 	bl	8000b24 <__addsf3>
 8003b60:	4603      	mov	r3, r0
 8003b62:	461c      	mov	r4, r3
 8003b64:	4b55      	ldr	r3, [pc, #340]	; (8003cbc <HAL_TIM_PeriodElapsedCallback+0x169c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fd f8e2 	bl	8000d34 <__aeabi_fmul>
 8003b70:	4603      	mov	r3, r0
 8003b72:	461a      	mov	r2, r3
 8003b74:	4b4f      	ldr	r3, [pc, #316]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x1694>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4610      	mov	r0, r2
 8003b7c:	f7fd f8da 	bl	8000d34 <__aeabi_fmul>
 8003b80:	4603      	mov	r3, r0
 8003b82:	4619      	mov	r1, r3
 8003b84:	4620      	mov	r0, r4
 8003b86:	f7fc ffcb 	bl	8000b20 <__aeabi_fsub>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	461c      	mov	r4, r3
 8003b8e:	4b45      	ldr	r3, [pc, #276]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x1684>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fd f8cd 	bl	8000d34 <__aeabi_fmul>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4b46      	ldr	r3, [pc, #280]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x1698>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	4610      	mov	r0, r2
 8003ba6:	f7fd f8c5 	bl	8000d34 <__aeabi_fmul>
 8003baa:	4603      	mov	r3, r0
 8003bac:	4619      	mov	r1, r3
 8003bae:	4620      	mov	r0, r4
 8003bb0:	f7fc ffb8 	bl	8000b24 <__addsf3>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	461c      	mov	r4, r3
 8003bb8:	4b40      	ldr	r3, [pc, #256]	; (8003cbc <HAL_TIM_PeriodElapsedCallback+0x169c>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fd f8b8 	bl	8000d34 <__aeabi_fmul>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	4b3a      	ldr	r3, [pc, #232]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x1694>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4610      	mov	r0, r2
 8003bd0:	f7fd f8b0 	bl	8000d34 <__aeabi_fmul>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	4620      	mov	r0, r4
 8003bda:	f7fc ffa1 	bl	8000b20 <__aeabi_fsub>
 8003bde:	4603      	mov	r3, r0
 8003be0:	461c      	mov	r4, r3
 8003be2:	4b36      	ldr	r3, [pc, #216]	; (8003cbc <HAL_TIM_PeriodElapsedCallback+0x169c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7fd f8a3 	bl	8000d34 <__aeabi_fmul>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	4b33      	ldr	r3, [pc, #204]	; (8003cc0 <HAL_TIM_PeriodElapsedCallback+0x16a0>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	f7fd f89b 	bl	8000d34 <__aeabi_fmul>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	4619      	mov	r1, r3
 8003c02:	4620      	mov	r0, r4
 8003c04:	f7fc ff8c 	bl	8000b20 <__aeabi_fsub>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	461c      	mov	r4, r3
 8003c0c:	4b26      	ldr	r3, [pc, #152]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x1688>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fd f88e 	bl	8000d34 <__aeabi_fmul>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	4b26      	ldr	r3, [pc, #152]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x1698>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4619      	mov	r1, r3
 8003c22:	4610      	mov	r0, r2
 8003c24:	f7fd f886 	bl	8000d34 <__aeabi_fmul>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4620      	mov	r0, r4
 8003c2e:	f7fc ff79 	bl	8000b24 <__addsf3>
 8003c32:	4603      	mov	r3, r0
 8003c34:	461c      	mov	r4, r3
 8003c36:	4b1f      	ldr	r3, [pc, #124]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x1694>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7fd f879 	bl	8000d34 <__aeabi_fmul>
 8003c42:	4603      	mov	r3, r0
 8003c44:	461a      	mov	r2, r3
 8003c46:	4b1f      	ldr	r3, [pc, #124]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x16a4>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	f7fd f871 	bl	8000d34 <__aeabi_fmul>
 8003c52:	4603      	mov	r3, r0
 8003c54:	4619      	mov	r1, r3
 8003c56:	4620      	mov	r0, r4
 8003c58:	f7fc ff62 	bl	8000b20 <__aeabi_fsub>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	461c      	mov	r4, r3
 8003c60:	4b15      	ldr	r3, [pc, #84]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x1698>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fd f864 	bl	8000d34 <__aeabi_fmul>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	461a      	mov	r2, r3
 8003c70:	4b0e      	ldr	r3, [pc, #56]	; (8003cac <HAL_TIM_PeriodElapsedCallback+0x168c>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4619      	mov	r1, r3
 8003c76:	4610      	mov	r0, r2
 8003c78:	f7fd f85c 	bl	8000d34 <__aeabi_fmul>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	4619      	mov	r1, r3
 8003c80:	4620      	mov	r0, r4
 8003c82:	f7fc ff4f 	bl	8000b24 <__addsf3>
 8003c86:	4603      	mov	r3, r0
 8003c88:	461c      	mov	r4, r3
 8003c8a:	4b0b      	ldr	r3, [pc, #44]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x1698>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7fd f84f 	bl	8000d34 <__aeabi_fmul>
 8003c96:	4603      	mov	r3, r0
 8003c98:	461a      	mov	r2, r3
 8003c9a:	4b05      	ldr	r3, [pc, #20]	; (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x1690>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	e012      	b.n	8003cc8 <HAL_TIM_PeriodElapsedCallback+0x16a8>
 8003ca2:	bf00      	nop
 8003ca4:	20000a64 	.word	0x20000a64
 8003ca8:	20000a74 	.word	0x20000a74
 8003cac:	20000a7c 	.word	0x20000a7c
 8003cb0:	20000004 	.word	0x20000004
 8003cb4:	20000a6c 	.word	0x20000a6c
 8003cb8:	20000a70 	.word	0x20000a70
 8003cbc:	20000a68 	.word	0x20000a68
 8003cc0:	20000a78 	.word	0x20000a78
 8003cc4:	20000a80 	.word	0x20000a80
 8003cc8:	4610      	mov	r0, r2
 8003cca:	f7fd f833 	bl	8000d34 <__aeabi_fmul>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	f7fc ff26 	bl	8000b24 <__addsf3>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	461c      	mov	r4, r3
 8003cdc:	4b92      	ldr	r3, [pc, #584]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0x1908>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fd f826 	bl	8000d34 <__aeabi_fmul>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	461a      	mov	r2, r3
 8003cec:	4b8f      	ldr	r3, [pc, #572]	; (8003f2c <HAL_TIM_PeriodElapsedCallback+0x190c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	4610      	mov	r0, r2
 8003cf4:	f7fd f81e 	bl	8000d34 <__aeabi_fmul>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4620      	mov	r0, r4
 8003cfe:	f7fc ff0f 	bl	8000b20 <__aeabi_fsub>
 8003d02:	4603      	mov	r3, r0
 8003d04:	461c      	mov	r4, r3
 8003d06:	4b8a      	ldr	r3, [pc, #552]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a8a      	ldr	r2, [pc, #552]	; (8003f34 <HAL_TIM_PeriodElapsedCallback+0x1914>)
 8003d0c:	6812      	ldr	r2, [r2, #0]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fd f80f 	bl	8000d34 <__aeabi_fmul>
 8003d16:	4603      	mov	r3, r0
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4b87      	ldr	r3, [pc, #540]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x1918>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	4610      	mov	r0, r2
 8003d22:	f7fd f807 	bl	8000d34 <__aeabi_fmul>
 8003d26:	4603      	mov	r3, r0
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4620      	mov	r0, r4
 8003d2c:	f7fc fefa 	bl	8000b24 <__addsf3>
 8003d30:	4603      	mov	r3, r0
 8003d32:	461c      	mov	r4, r3
 8003d34:	4b7e      	ldr	r3, [pc, #504]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a7b      	ldr	r2, [pc, #492]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0x1908>)
 8003d3a:	6812      	ldr	r2, [r2, #0]
 8003d3c:	4611      	mov	r1, r2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7fc fff8 	bl	8000d34 <__aeabi_fmul>
 8003d44:	4603      	mov	r3, r0
 8003d46:	461a      	mov	r2, r3
 8003d48:	4b78      	ldr	r3, [pc, #480]	; (8003f2c <HAL_TIM_PeriodElapsedCallback+0x190c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4610      	mov	r0, r2
 8003d50:	f7fc fff0 	bl	8000d34 <__aeabi_fmul>
 8003d54:	4603      	mov	r3, r0
 8003d56:	4619      	mov	r1, r3
 8003d58:	4620      	mov	r0, r4
 8003d5a:	f7fc fee1 	bl	8000b20 <__aeabi_fsub>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	461c      	mov	r4, r3
 8003d62:	4b76      	ldr	r3, [pc, #472]	; (8003f3c <HAL_TIM_PeriodElapsedCallback+0x191c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a76      	ldr	r2, [pc, #472]	; (8003f40 <HAL_TIM_PeriodElapsedCallback+0x1920>)
 8003d68:	6812      	ldr	r2, [r2, #0]
 8003d6a:	4611      	mov	r1, r2
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fc ffe1 	bl	8000d34 <__aeabi_fmul>
 8003d72:	4603      	mov	r3, r0
 8003d74:	461a      	mov	r2, r3
 8003d76:	4b70      	ldr	r3, [pc, #448]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x1918>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	f7fc ffd9 	bl	8000d34 <__aeabi_fmul>
 8003d82:	4603      	mov	r3, r0
 8003d84:	4619      	mov	r1, r3
 8003d86:	4620      	mov	r0, r4
 8003d88:	f7fc feca 	bl	8000b20 <__aeabi_fsub>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	461c      	mov	r4, r3
 8003d90:	4b6a      	ldr	r3, [pc, #424]	; (8003f3c <HAL_TIM_PeriodElapsedCallback+0x191c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a64      	ldr	r2, [pc, #400]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0x1908>)
 8003d96:	6812      	ldr	r2, [r2, #0]
 8003d98:	4611      	mov	r1, r2
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fc ffca 	bl	8000d34 <__aeabi_fmul>
 8003da0:	4603      	mov	r3, r0
 8003da2:	461a      	mov	r2, r3
 8003da4:	4b67      	ldr	r3, [pc, #412]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4619      	mov	r1, r3
 8003daa:	4610      	mov	r0, r2
 8003dac:	f7fc ffc2 	bl	8000d34 <__aeabi_fmul>
 8003db0:	4603      	mov	r3, r0
 8003db2:	4619      	mov	r1, r3
 8003db4:	4620      	mov	r0, r4
 8003db6:	f7fc feb5 	bl	8000b24 <__addsf3>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	461c      	mov	r4, r3
 8003dbe:	4b62      	ldr	r3, [pc, #392]	; (8003f48 <HAL_TIM_PeriodElapsedCallback+0x1928>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a5f      	ldr	r2, [pc, #380]	; (8003f40 <HAL_TIM_PeriodElapsedCallback+0x1920>)
 8003dc4:	6812      	ldr	r2, [r2, #0]
 8003dc6:	4611      	mov	r1, r2
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7fc ffb3 	bl	8000d34 <__aeabi_fmul>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	4b56      	ldr	r3, [pc, #344]	; (8003f2c <HAL_TIM_PeriodElapsedCallback+0x190c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	4610      	mov	r0, r2
 8003dda:	f7fc ffab 	bl	8000d34 <__aeabi_fmul>
 8003dde:	4603      	mov	r3, r0
 8003de0:	4619      	mov	r1, r3
 8003de2:	4620      	mov	r0, r4
 8003de4:	f7fc fe9e 	bl	8000b24 <__addsf3>
 8003de8:	4603      	mov	r3, r0
 8003dea:	461c      	mov	r4, r3
 8003dec:	4b56      	ldr	r3, [pc, #344]	; (8003f48 <HAL_TIM_PeriodElapsedCallback+0x1928>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a50      	ldr	r2, [pc, #320]	; (8003f34 <HAL_TIM_PeriodElapsedCallback+0x1914>)
 8003df2:	6812      	ldr	r2, [r2, #0]
 8003df4:	4611      	mov	r1, r2
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7fc ff9c 	bl	8000d34 <__aeabi_fmul>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4b50      	ldr	r3, [pc, #320]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4619      	mov	r1, r3
 8003e06:	4610      	mov	r0, r2
 8003e08:	f7fc ff94 	bl	8000d34 <__aeabi_fmul>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4620      	mov	r0, r4
 8003e12:	f7fc fe85 	bl	8000b20 <__aeabi_fsub>
 8003e16:	4603      	mov	r3, r0
 8003e18:	461c      	mov	r4, r3
 8003e1a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003e1c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003e1e:	f7fc ff89 	bl	8000d34 <__aeabi_fmul>
 8003e22:	4603      	mov	r3, r0
 8003e24:	461d      	mov	r5, r3
 8003e26:	4b42      	ldr	r3, [pc, #264]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7fc ff81 	bl	8000d34 <__aeabi_fmul>
 8003e32:	4603      	mov	r3, r0
 8003e34:	4619      	mov	r1, r3
 8003e36:	4628      	mov	r0, r5
 8003e38:	f7fc fe74 	bl	8000b24 <__addsf3>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	461d      	mov	r5, r3
 8003e40:	4b3b      	ldr	r3, [pc, #236]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fc ff74 	bl	8000d34 <__aeabi_fmul>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	4619      	mov	r1, r3
 8003e50:	4628      	mov	r0, r5
 8003e52:	f7fc fe67 	bl	8000b24 <__addsf3>
 8003e56:	4603      	mov	r3, r0
 8003e58:	461d      	mov	r5, r3
 8003e5a:	4b3b      	ldr	r3, [pc, #236]	; (8003f48 <HAL_TIM_PeriodElapsedCallback+0x1928>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fc ff67 	bl	8000d34 <__aeabi_fmul>
 8003e66:	4603      	mov	r3, r0
 8003e68:	4619      	mov	r1, r3
 8003e6a:	4628      	mov	r0, r5
 8003e6c:	f7fc fe5a 	bl	8000b24 <__addsf3>
 8003e70:	4603      	mov	r3, r0
 8003e72:	461d      	mov	r5, r3
 8003e74:	4b33      	ldr	r3, [pc, #204]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fc ff5a 	bl	8000d34 <__aeabi_fmul>
 8003e80:	4603      	mov	r3, r0
 8003e82:	4619      	mov	r1, r3
 8003e84:	4628      	mov	r0, r5
 8003e86:	f7fc fe4d 	bl	8000b24 <__addsf3>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	461d      	mov	r5, r3
 8003e8e:	4b2a      	ldr	r3, [pc, #168]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x1918>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7fc ff4d 	bl	8000d34 <__aeabi_fmul>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4628      	mov	r0, r5
 8003ea0:	f7fc fe40 	bl	8000b24 <__addsf3>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	461d      	mov	r5, r3
 8003ea8:	4b21      	ldr	r3, [pc, #132]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a22      	ldr	r2, [pc, #136]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x1918>)
 8003eae:	6812      	ldr	r2, [r2, #0]
 8003eb0:	4611      	mov	r1, r2
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fc ff3e 	bl	8000d34 <__aeabi_fmul>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4628      	mov	r0, r5
 8003ebe:	f7fc fe31 	bl	8000b24 <__addsf3>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	461d      	mov	r5, r3
 8003ec6:	4b20      	ldr	r3, [pc, #128]	; (8003f48 <HAL_TIM_PeriodElapsedCallback+0x1928>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a1e      	ldr	r2, [pc, #120]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 8003ecc:	6812      	ldr	r2, [r2, #0]
 8003ece:	4611      	mov	r1, r2
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7fc ff2f 	bl	8000d34 <__aeabi_fmul>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4628      	mov	r0, r5
 8003edc:	f7fc fe20 	bl	8000b20 <__aeabi_fsub>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	f7fc ffd9 	bl	8000e9c <__aeabi_fdiv>
 8003eea:	4603      	mov	r3, r0
 8003eec:	461a      	mov	r2, r3
		  S22 =
 8003eee:	4b11      	ldr	r3, [pc, #68]	; (8003f34 <HAL_TIM_PeriodElapsedCallback+0x1914>)
 8003ef0:	601a      	str	r2, [r3, #0]


		  S23 =

		  (Qb*Qs*S23 + Qb*S11*S23 - Qb*S13*S21 + Qs*S11*S23 - Qs*S13*S21 - Qs*S21*S33 + Qs*S23*S31)/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8003ef2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003ef4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003ef6:	f7fc ff1d 	bl	8000d34 <__aeabi_fmul>
 8003efa:	4603      	mov	r3, r0
 8003efc:	461a      	mov	r2, r3
 8003efe:	4b0a      	ldr	r3, [pc, #40]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0x1908>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4619      	mov	r1, r3
 8003f04:	4610      	mov	r0, r2
 8003f06:	f7fc ff15 	bl	8000d34 <__aeabi_fmul>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	461c      	mov	r4, r3
 8003f0e:	4b08      	ldr	r3, [pc, #32]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fc ff0d 	bl	8000d34 <__aeabi_fmul>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b02      	ldr	r3, [pc, #8]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0x1908>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4619      	mov	r1, r3
 8003f24:	4610      	mov	r0, r2
 8003f26:	e011      	b.n	8003f4c <HAL_TIM_PeriodElapsedCallback+0x192c>
 8003f28:	20000a78 	.word	0x20000a78
 8003f2c:	20000a80 	.word	0x20000a80
 8003f30:	20000a64 	.word	0x20000a64
 8003f34:	20000a70 	.word	0x20000a70
 8003f38:	20000004 	.word	0x20000004
 8003f3c:	20000a68 	.word	0x20000a68
 8003f40:	20000a6c 	.word	0x20000a6c
 8003f44:	20000a7c 	.word	0x20000a7c
 8003f48:	20000a74 	.word	0x20000a74
 8003f4c:	f7fc fef2 	bl	8000d34 <__aeabi_fmul>
 8003f50:	4603      	mov	r3, r0
 8003f52:	4619      	mov	r1, r3
 8003f54:	4620      	mov	r0, r4
 8003f56:	f7fc fde5 	bl	8000b24 <__addsf3>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	461c      	mov	r4, r3
 8003f5e:	4b94      	ldr	r3, [pc, #592]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x1b90>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7fc fee5 	bl	8000d34 <__aeabi_fmul>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4b91      	ldr	r3, [pc, #580]	; (80041b4 <HAL_TIM_PeriodElapsedCallback+0x1b94>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4619      	mov	r1, r3
 8003f74:	4610      	mov	r0, r2
 8003f76:	f7fc fedd 	bl	8000d34 <__aeabi_fmul>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4620      	mov	r0, r4
 8003f80:	f7fc fdce 	bl	8000b20 <__aeabi_fsub>
 8003f84:	4603      	mov	r3, r0
 8003f86:	461c      	mov	r4, r3
 8003f88:	4b8b      	ldr	r3, [pc, #556]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x1b98>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7fc fed0 	bl	8000d34 <__aeabi_fmul>
 8003f94:	4603      	mov	r3, r0
 8003f96:	461a      	mov	r2, r3
 8003f98:	4b88      	ldr	r3, [pc, #544]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0x1b9c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	f7fc fec8 	bl	8000d34 <__aeabi_fmul>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	4620      	mov	r0, r4
 8003faa:	f7fc fdbb 	bl	8000b24 <__addsf3>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	461c      	mov	r4, r3
 8003fb2:	4b7f      	ldr	r3, [pc, #508]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x1b90>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fc febb 	bl	8000d34 <__aeabi_fmul>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	4b7c      	ldr	r3, [pc, #496]	; (80041b4 <HAL_TIM_PeriodElapsedCallback+0x1b94>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4610      	mov	r0, r2
 8003fca:	f7fc feb3 	bl	8000d34 <__aeabi_fmul>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f7fc fda4 	bl	8000b20 <__aeabi_fsub>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	461c      	mov	r4, r3
 8003fdc:	4b75      	ldr	r3, [pc, #468]	; (80041b4 <HAL_TIM_PeriodElapsedCallback+0x1b94>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fc fea6 	bl	8000d34 <__aeabi_fmul>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	461a      	mov	r2, r3
 8003fec:	4b74      	ldr	r3, [pc, #464]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0x1ba0>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4610      	mov	r0, r2
 8003ff4:	f7fc fe9e 	bl	8000d34 <__aeabi_fmul>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	4620      	mov	r0, r4
 8003ffe:	f7fc fd8f 	bl	8000b20 <__aeabi_fsub>
 8004002:	4603      	mov	r3, r0
 8004004:	461c      	mov	r4, r3
 8004006:	4b6d      	ldr	r3, [pc, #436]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0x1b9c>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800400c:	4618      	mov	r0, r3
 800400e:	f7fc fe91 	bl	8000d34 <__aeabi_fmul>
 8004012:	4603      	mov	r3, r0
 8004014:	461a      	mov	r2, r3
 8004016:	4b6b      	ldr	r3, [pc, #428]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0x1ba4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4619      	mov	r1, r3
 800401c:	4610      	mov	r0, r2
 800401e:	f7fc fe89 	bl	8000d34 <__aeabi_fmul>
 8004022:	4603      	mov	r3, r0
 8004024:	4619      	mov	r1, r3
 8004026:	4620      	mov	r0, r4
 8004028:	f7fc fd7c 	bl	8000b24 <__addsf3>
 800402c:	4603      	mov	r3, r0
 800402e:	461c      	mov	r4, r3
 8004030:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004032:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004034:	f7fc fe7e 	bl	8000d34 <__aeabi_fmul>
 8004038:	4603      	mov	r3, r0
 800403a:	461d      	mov	r5, r3
 800403c:	4b5e      	ldr	r3, [pc, #376]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x1b98>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004042:	4618      	mov	r0, r3
 8004044:	f7fc fe76 	bl	8000d34 <__aeabi_fmul>
 8004048:	4603      	mov	r3, r0
 800404a:	4619      	mov	r1, r3
 800404c:	4628      	mov	r0, r5
 800404e:	f7fc fd69 	bl	8000b24 <__addsf3>
 8004052:	4603      	mov	r3, r0
 8004054:	461d      	mov	r5, r3
 8004056:	4b58      	ldr	r3, [pc, #352]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x1b98>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800405c:	4618      	mov	r0, r3
 800405e:	f7fc fe69 	bl	8000d34 <__aeabi_fmul>
 8004062:	4603      	mov	r3, r0
 8004064:	4619      	mov	r1, r3
 8004066:	4628      	mov	r0, r5
 8004068:	f7fc fd5c 	bl	8000b24 <__addsf3>
 800406c:	4603      	mov	r3, r0
 800406e:	461d      	mov	r5, r3
 8004070:	4b4f      	ldr	r3, [pc, #316]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x1b90>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004076:	4618      	mov	r0, r3
 8004078:	f7fc fe5c 	bl	8000d34 <__aeabi_fmul>
 800407c:	4603      	mov	r3, r0
 800407e:	4619      	mov	r1, r3
 8004080:	4628      	mov	r0, r5
 8004082:	f7fc fd4f 	bl	8000b24 <__addsf3>
 8004086:	4603      	mov	r3, r0
 8004088:	461d      	mov	r5, r3
 800408a:	4b4e      	ldr	r3, [pc, #312]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0x1ba4>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004090:	4618      	mov	r0, r3
 8004092:	f7fc fe4f 	bl	8000d34 <__aeabi_fmul>
 8004096:	4603      	mov	r3, r0
 8004098:	4619      	mov	r1, r3
 800409a:	4628      	mov	r0, r5
 800409c:	f7fc fd42 	bl	8000b24 <__addsf3>
 80040a0:	4603      	mov	r3, r0
 80040a2:	461d      	mov	r5, r3
 80040a4:	4b46      	ldr	r3, [pc, #280]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0x1ba0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fc fe42 	bl	8000d34 <__aeabi_fmul>
 80040b0:	4603      	mov	r3, r0
 80040b2:	4619      	mov	r1, r3
 80040b4:	4628      	mov	r0, r5
 80040b6:	f7fc fd35 	bl	8000b24 <__addsf3>
 80040ba:	4603      	mov	r3, r0
 80040bc:	461d      	mov	r5, r3
 80040be:	4b3e      	ldr	r3, [pc, #248]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x1b98>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a3f      	ldr	r2, [pc, #252]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0x1ba0>)
 80040c4:	6812      	ldr	r2, [r2, #0]
 80040c6:	4611      	mov	r1, r2
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7fc fe33 	bl	8000d34 <__aeabi_fmul>
 80040ce:	4603      	mov	r3, r0
 80040d0:	4619      	mov	r1, r3
 80040d2:	4628      	mov	r0, r5
 80040d4:	f7fc fd26 	bl	8000b24 <__addsf3>
 80040d8:	4603      	mov	r3, r0
 80040da:	461d      	mov	r5, r3
 80040dc:	4b34      	ldr	r3, [pc, #208]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x1b90>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a38      	ldr	r2, [pc, #224]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0x1ba4>)
 80040e2:	6812      	ldr	r2, [r2, #0]
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fc fe24 	bl	8000d34 <__aeabi_fmul>
 80040ec:	4603      	mov	r3, r0
 80040ee:	4619      	mov	r1, r3
 80040f0:	4628      	mov	r0, r5
 80040f2:	f7fc fd15 	bl	8000b20 <__aeabi_fsub>
 80040f6:	4603      	mov	r3, r0
 80040f8:	4619      	mov	r1, r3
 80040fa:	4620      	mov	r0, r4
 80040fc:	f7fc fece 	bl	8000e9c <__aeabi_fdiv>
 8004100:	4603      	mov	r3, r0
 8004102:	461a      	mov	r2, r3
		  S23 =
 8004104:	4b2d      	ldr	r3, [pc, #180]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0x1b9c>)
 8004106:	601a      	str	r2, [r3, #0]


		  S31 =

		  (Qs*(Qb*S31 - S11*S33 + S13*S31))/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8004108:	4b2e      	ldr	r3, [pc, #184]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0x1ba4>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800410e:	4618      	mov	r0, r3
 8004110:	f7fc fe10 	bl	8000d34 <__aeabi_fmul>
 8004114:	4603      	mov	r3, r0
 8004116:	461c      	mov	r4, r3
 8004118:	4b27      	ldr	r3, [pc, #156]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x1b98>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a28      	ldr	r2, [pc, #160]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0x1ba0>)
 800411e:	6812      	ldr	r2, [r2, #0]
 8004120:	4611      	mov	r1, r2
 8004122:	4618      	mov	r0, r3
 8004124:	f7fc fe06 	bl	8000d34 <__aeabi_fmul>
 8004128:	4603      	mov	r3, r0
 800412a:	4619      	mov	r1, r3
 800412c:	4620      	mov	r0, r4
 800412e:	f7fc fcf7 	bl	8000b20 <__aeabi_fsub>
 8004132:	4603      	mov	r3, r0
 8004134:	461c      	mov	r4, r3
 8004136:	4b1e      	ldr	r3, [pc, #120]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x1b90>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a22      	ldr	r2, [pc, #136]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0x1ba4>)
 800413c:	6812      	ldr	r2, [r2, #0]
 800413e:	4611      	mov	r1, r2
 8004140:	4618      	mov	r0, r3
 8004142:	f7fc fdf7 	bl	8000d34 <__aeabi_fmul>
 8004146:	4603      	mov	r3, r0
 8004148:	4619      	mov	r1, r3
 800414a:	4620      	mov	r0, r4
 800414c:	f7fc fcea 	bl	8000b24 <__addsf3>
 8004150:	4603      	mov	r3, r0
 8004152:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004154:	4618      	mov	r0, r3
 8004156:	f7fc fded 	bl	8000d34 <__aeabi_fmul>
 800415a:	4603      	mov	r3, r0
 800415c:	461c      	mov	r4, r3
 800415e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004160:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004162:	f7fc fde7 	bl	8000d34 <__aeabi_fmul>
 8004166:	4603      	mov	r3, r0
 8004168:	461d      	mov	r5, r3
 800416a:	4b13      	ldr	r3, [pc, #76]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x1b98>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004170:	4618      	mov	r0, r3
 8004172:	f7fc fddf 	bl	8000d34 <__aeabi_fmul>
 8004176:	4603      	mov	r3, r0
 8004178:	4619      	mov	r1, r3
 800417a:	4628      	mov	r0, r5
 800417c:	f7fc fcd2 	bl	8000b24 <__addsf3>
 8004180:	4603      	mov	r3, r0
 8004182:	461d      	mov	r5, r3
 8004184:	4b0c      	ldr	r3, [pc, #48]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x1b98>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800418a:	4618      	mov	r0, r3
 800418c:	f7fc fdd2 	bl	8000d34 <__aeabi_fmul>
 8004190:	4603      	mov	r3, r0
 8004192:	4619      	mov	r1, r3
 8004194:	4628      	mov	r0, r5
 8004196:	f7fc fcc5 	bl	8000b24 <__addsf3>
 800419a:	4603      	mov	r3, r0
 800419c:	461d      	mov	r5, r3
 800419e:	4b04      	ldr	r3, [pc, #16]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x1b90>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fc fdc5 	bl	8000d34 <__aeabi_fmul>
 80041aa:	4603      	mov	r3, r0
 80041ac:	4619      	mov	r1, r3
 80041ae:	e00b      	b.n	80041c8 <HAL_TIM_PeriodElapsedCallback+0x1ba8>
 80041b0:	20000a74 	.word	0x20000a74
 80041b4:	20000a6c 	.word	0x20000a6c
 80041b8:	20000a64 	.word	0x20000a64
 80041bc:	20000a78 	.word	0x20000a78
 80041c0:	20000004 	.word	0x20000004
 80041c4:	20000a7c 	.word	0x20000a7c
 80041c8:	4628      	mov	r0, r5
 80041ca:	f7fc fcab 	bl	8000b24 <__addsf3>
 80041ce:	4603      	mov	r3, r0
 80041d0:	461d      	mov	r5, r3
 80041d2:	4b94      	ldr	r3, [pc, #592]	; (8004424 <HAL_TIM_PeriodElapsedCallback+0x1e04>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80041d8:	4618      	mov	r0, r3
 80041da:	f7fc fdab 	bl	8000d34 <__aeabi_fmul>
 80041de:	4603      	mov	r3, r0
 80041e0:	4619      	mov	r1, r3
 80041e2:	4628      	mov	r0, r5
 80041e4:	f7fc fc9e 	bl	8000b24 <__addsf3>
 80041e8:	4603      	mov	r3, r0
 80041ea:	461d      	mov	r5, r3
 80041ec:	4b8e      	ldr	r3, [pc, #568]	; (8004428 <HAL_TIM_PeriodElapsedCallback+0x1e08>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fc fd9e 	bl	8000d34 <__aeabi_fmul>
 80041f8:	4603      	mov	r3, r0
 80041fa:	4619      	mov	r1, r3
 80041fc:	4628      	mov	r0, r5
 80041fe:	f7fc fc91 	bl	8000b24 <__addsf3>
 8004202:	4603      	mov	r3, r0
 8004204:	461d      	mov	r5, r3
 8004206:	4b89      	ldr	r3, [pc, #548]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x1e0c>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a87      	ldr	r2, [pc, #540]	; (8004428 <HAL_TIM_PeriodElapsedCallback+0x1e08>)
 800420c:	6812      	ldr	r2, [r2, #0]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f7fc fd8f 	bl	8000d34 <__aeabi_fmul>
 8004216:	4603      	mov	r3, r0
 8004218:	4619      	mov	r1, r3
 800421a:	4628      	mov	r0, r5
 800421c:	f7fc fc82 	bl	8000b24 <__addsf3>
 8004220:	4603      	mov	r3, r0
 8004222:	461d      	mov	r5, r3
 8004224:	4b82      	ldr	r3, [pc, #520]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x1e10>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a7e      	ldr	r2, [pc, #504]	; (8004424 <HAL_TIM_PeriodElapsedCallback+0x1e04>)
 800422a:	6812      	ldr	r2, [r2, #0]
 800422c:	4611      	mov	r1, r2
 800422e:	4618      	mov	r0, r3
 8004230:	f7fc fd80 	bl	8000d34 <__aeabi_fmul>
 8004234:	4603      	mov	r3, r0
 8004236:	4619      	mov	r1, r3
 8004238:	4628      	mov	r0, r5
 800423a:	f7fc fc71 	bl	8000b20 <__aeabi_fsub>
 800423e:	4603      	mov	r3, r0
 8004240:	4619      	mov	r1, r3
 8004242:	4620      	mov	r0, r4
 8004244:	f7fc fe2a 	bl	8000e9c <__aeabi_fdiv>
 8004248:	4603      	mov	r3, r0
 800424a:	461a      	mov	r2, r3
		  S31 =
 800424c:	4b75      	ldr	r3, [pc, #468]	; (8004424 <HAL_TIM_PeriodElapsedCallback+0x1e04>)
 800424e:	601a      	str	r2, [r3, #0]


		  S32 =

		  (Qb*Qs*S32 + Qb*S11*S32 - Qb*S12*S31 + Qs*S11*S32 - Qs*S12*S31 - Qs*S12*S33 + Qs*S13*S32)/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 8004250:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004252:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004254:	f7fc fd6e 	bl	8000d34 <__aeabi_fmul>
 8004258:	4603      	mov	r3, r0
 800425a:	461a      	mov	r2, r3
 800425c:	4b75      	ldr	r3, [pc, #468]	; (8004434 <HAL_TIM_PeriodElapsedCallback+0x1e14>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4619      	mov	r1, r3
 8004262:	4610      	mov	r0, r2
 8004264:	f7fc fd66 	bl	8000d34 <__aeabi_fmul>
 8004268:	4603      	mov	r3, r0
 800426a:	461c      	mov	r4, r3
 800426c:	4b6f      	ldr	r3, [pc, #444]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x1e0c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004272:	4618      	mov	r0, r3
 8004274:	f7fc fd5e 	bl	8000d34 <__aeabi_fmul>
 8004278:	4603      	mov	r3, r0
 800427a:	461a      	mov	r2, r3
 800427c:	4b6d      	ldr	r3, [pc, #436]	; (8004434 <HAL_TIM_PeriodElapsedCallback+0x1e14>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4619      	mov	r1, r3
 8004282:	4610      	mov	r0, r2
 8004284:	f7fc fd56 	bl	8000d34 <__aeabi_fmul>
 8004288:	4603      	mov	r3, r0
 800428a:	4619      	mov	r1, r3
 800428c:	4620      	mov	r0, r4
 800428e:	f7fc fc49 	bl	8000b24 <__addsf3>
 8004292:	4603      	mov	r3, r0
 8004294:	461c      	mov	r4, r3
 8004296:	4b68      	ldr	r3, [pc, #416]	; (8004438 <HAL_TIM_PeriodElapsedCallback+0x1e18>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800429c:	4618      	mov	r0, r3
 800429e:	f7fc fd49 	bl	8000d34 <__aeabi_fmul>
 80042a2:	4603      	mov	r3, r0
 80042a4:	461a      	mov	r2, r3
 80042a6:	4b5f      	ldr	r3, [pc, #380]	; (8004424 <HAL_TIM_PeriodElapsedCallback+0x1e04>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4619      	mov	r1, r3
 80042ac:	4610      	mov	r0, r2
 80042ae:	f7fc fd41 	bl	8000d34 <__aeabi_fmul>
 80042b2:	4603      	mov	r3, r0
 80042b4:	4619      	mov	r1, r3
 80042b6:	4620      	mov	r0, r4
 80042b8:	f7fc fc32 	bl	8000b20 <__aeabi_fsub>
 80042bc:	4603      	mov	r3, r0
 80042be:	461c      	mov	r4, r3
 80042c0:	4b5a      	ldr	r3, [pc, #360]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x1e0c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7fc fd34 	bl	8000d34 <__aeabi_fmul>
 80042cc:	4603      	mov	r3, r0
 80042ce:	461a      	mov	r2, r3
 80042d0:	4b58      	ldr	r3, [pc, #352]	; (8004434 <HAL_TIM_PeriodElapsedCallback+0x1e14>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4619      	mov	r1, r3
 80042d6:	4610      	mov	r0, r2
 80042d8:	f7fc fd2c 	bl	8000d34 <__aeabi_fmul>
 80042dc:	4603      	mov	r3, r0
 80042de:	4619      	mov	r1, r3
 80042e0:	4620      	mov	r0, r4
 80042e2:	f7fc fc1f 	bl	8000b24 <__addsf3>
 80042e6:	4603      	mov	r3, r0
 80042e8:	461c      	mov	r4, r3
 80042ea:	4b53      	ldr	r3, [pc, #332]	; (8004438 <HAL_TIM_PeriodElapsedCallback+0x1e18>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fc fd1f 	bl	8000d34 <__aeabi_fmul>
 80042f6:	4603      	mov	r3, r0
 80042f8:	461a      	mov	r2, r3
 80042fa:	4b4a      	ldr	r3, [pc, #296]	; (8004424 <HAL_TIM_PeriodElapsedCallback+0x1e04>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4619      	mov	r1, r3
 8004300:	4610      	mov	r0, r2
 8004302:	f7fc fd17 	bl	8000d34 <__aeabi_fmul>
 8004306:	4603      	mov	r3, r0
 8004308:	4619      	mov	r1, r3
 800430a:	4620      	mov	r0, r4
 800430c:	f7fc fc08 	bl	8000b20 <__aeabi_fsub>
 8004310:	4603      	mov	r3, r0
 8004312:	461c      	mov	r4, r3
 8004314:	4b48      	ldr	r3, [pc, #288]	; (8004438 <HAL_TIM_PeriodElapsedCallback+0x1e18>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800431a:	4618      	mov	r0, r3
 800431c:	f7fc fd0a 	bl	8000d34 <__aeabi_fmul>
 8004320:	4603      	mov	r3, r0
 8004322:	461a      	mov	r2, r3
 8004324:	4b40      	ldr	r3, [pc, #256]	; (8004428 <HAL_TIM_PeriodElapsedCallback+0x1e08>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4619      	mov	r1, r3
 800432a:	4610      	mov	r0, r2
 800432c:	f7fc fd02 	bl	8000d34 <__aeabi_fmul>
 8004330:	4603      	mov	r3, r0
 8004332:	4619      	mov	r1, r3
 8004334:	4620      	mov	r0, r4
 8004336:	f7fc fbf3 	bl	8000b20 <__aeabi_fsub>
 800433a:	4603      	mov	r3, r0
 800433c:	461c      	mov	r4, r3
 800433e:	4b3c      	ldr	r3, [pc, #240]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x1e10>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004344:	4618      	mov	r0, r3
 8004346:	f7fc fcf5 	bl	8000d34 <__aeabi_fmul>
 800434a:	4603      	mov	r3, r0
 800434c:	461a      	mov	r2, r3
 800434e:	4b39      	ldr	r3, [pc, #228]	; (8004434 <HAL_TIM_PeriodElapsedCallback+0x1e14>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4619      	mov	r1, r3
 8004354:	4610      	mov	r0, r2
 8004356:	f7fc fced 	bl	8000d34 <__aeabi_fmul>
 800435a:	4603      	mov	r3, r0
 800435c:	4619      	mov	r1, r3
 800435e:	4620      	mov	r0, r4
 8004360:	f7fc fbe0 	bl	8000b24 <__addsf3>
 8004364:	4603      	mov	r3, r0
 8004366:	461c      	mov	r4, r3
 8004368:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800436a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800436c:	f7fc fce2 	bl	8000d34 <__aeabi_fmul>
 8004370:	4603      	mov	r3, r0
 8004372:	461d      	mov	r5, r3
 8004374:	4b2d      	ldr	r3, [pc, #180]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x1e0c>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800437a:	4618      	mov	r0, r3
 800437c:	f7fc fcda 	bl	8000d34 <__aeabi_fmul>
 8004380:	4603      	mov	r3, r0
 8004382:	4619      	mov	r1, r3
 8004384:	4628      	mov	r0, r5
 8004386:	f7fc fbcd 	bl	8000b24 <__addsf3>
 800438a:	4603      	mov	r3, r0
 800438c:	461d      	mov	r5, r3
 800438e:	4b27      	ldr	r3, [pc, #156]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x1e0c>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004394:	4618      	mov	r0, r3
 8004396:	f7fc fccd 	bl	8000d34 <__aeabi_fmul>
 800439a:	4603      	mov	r3, r0
 800439c:	4619      	mov	r1, r3
 800439e:	4628      	mov	r0, r5
 80043a0:	f7fc fbc0 	bl	8000b24 <__addsf3>
 80043a4:	4603      	mov	r3, r0
 80043a6:	461d      	mov	r5, r3
 80043a8:	4b21      	ldr	r3, [pc, #132]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x1e10>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fc fcc0 	bl	8000d34 <__aeabi_fmul>
 80043b4:	4603      	mov	r3, r0
 80043b6:	4619      	mov	r1, r3
 80043b8:	4628      	mov	r0, r5
 80043ba:	f7fc fbb3 	bl	8000b24 <__addsf3>
 80043be:	4603      	mov	r3, r0
 80043c0:	461d      	mov	r5, r3
 80043c2:	4b18      	ldr	r3, [pc, #96]	; (8004424 <HAL_TIM_PeriodElapsedCallback+0x1e04>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7fc fcb3 	bl	8000d34 <__aeabi_fmul>
 80043ce:	4603      	mov	r3, r0
 80043d0:	4619      	mov	r1, r3
 80043d2:	4628      	mov	r0, r5
 80043d4:	f7fc fba6 	bl	8000b24 <__addsf3>
 80043d8:	4603      	mov	r3, r0
 80043da:	461d      	mov	r5, r3
 80043dc:	4b12      	ldr	r3, [pc, #72]	; (8004428 <HAL_TIM_PeriodElapsedCallback+0x1e08>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fc fca6 	bl	8000d34 <__aeabi_fmul>
 80043e8:	4603      	mov	r3, r0
 80043ea:	4619      	mov	r1, r3
 80043ec:	4628      	mov	r0, r5
 80043ee:	f7fc fb99 	bl	8000b24 <__addsf3>
 80043f2:	4603      	mov	r3, r0
 80043f4:	461d      	mov	r5, r3
 80043f6:	4b0d      	ldr	r3, [pc, #52]	; (800442c <HAL_TIM_PeriodElapsedCallback+0x1e0c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a0b      	ldr	r2, [pc, #44]	; (8004428 <HAL_TIM_PeriodElapsedCallback+0x1e08>)
 80043fc:	6812      	ldr	r2, [r2, #0]
 80043fe:	4611      	mov	r1, r2
 8004400:	4618      	mov	r0, r3
 8004402:	f7fc fc97 	bl	8000d34 <__aeabi_fmul>
 8004406:	4603      	mov	r3, r0
 8004408:	4619      	mov	r1, r3
 800440a:	4628      	mov	r0, r5
 800440c:	f7fc fb8a 	bl	8000b24 <__addsf3>
 8004410:	4603      	mov	r3, r0
 8004412:	461d      	mov	r5, r3
 8004414:	4b06      	ldr	r3, [pc, #24]	; (8004430 <HAL_TIM_PeriodElapsedCallback+0x1e10>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a02      	ldr	r2, [pc, #8]	; (8004424 <HAL_TIM_PeriodElapsedCallback+0x1e04>)
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	4611      	mov	r1, r2
 800441e:	4618      	mov	r0, r3
 8004420:	e00c      	b.n	800443c <HAL_TIM_PeriodElapsedCallback+0x1e1c>
 8004422:	bf00      	nop
 8004424:	20000a7c 	.word	0x20000a7c
 8004428:	20000004 	.word	0x20000004
 800442c:	20000a64 	.word	0x20000a64
 8004430:	20000a74 	.word	0x20000a74
 8004434:	20000a80 	.word	0x20000a80
 8004438:	20000a68 	.word	0x20000a68
 800443c:	f7fc fc7a 	bl	8000d34 <__aeabi_fmul>
 8004440:	4603      	mov	r3, r0
 8004442:	4619      	mov	r1, r3
 8004444:	4628      	mov	r0, r5
 8004446:	f7fc fb6b 	bl	8000b20 <__aeabi_fsub>
 800444a:	4603      	mov	r3, r0
 800444c:	4619      	mov	r1, r3
 800444e:	4620      	mov	r0, r4
 8004450:	f7fc fd24 	bl	8000e9c <__aeabi_fdiv>
 8004454:	4603      	mov	r3, r0
 8004456:	461a      	mov	r2, r3
		  S32 =
 8004458:	4b92      	ldr	r3, [pc, #584]	; (80046a4 <HAL_TIM_PeriodElapsedCallback+0x2084>)
 800445a:	601a      	str	r2, [r3, #0]


		  S33 =

		  (Qb*Qs*S33 + Qb*S11*S33 - Qb*S13*S31 + Qs*S11*S33 - Qs*S13*S31)/(Qb*Qs + Qb*S11 + Qs*S11 + Qs*S13 + Qs*S31 + Qs*S33 + S11*S33 - S13*S31);
 800445c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800445e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004460:	f7fc fc68 	bl	8000d34 <__aeabi_fmul>
 8004464:	4603      	mov	r3, r0
 8004466:	461a      	mov	r2, r3
 8004468:	4b8f      	ldr	r3, [pc, #572]	; (80046a8 <HAL_TIM_PeriodElapsedCallback+0x2088>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4619      	mov	r1, r3
 800446e:	4610      	mov	r0, r2
 8004470:	f7fc fc60 	bl	8000d34 <__aeabi_fmul>
 8004474:	4603      	mov	r3, r0
 8004476:	461c      	mov	r4, r3
 8004478:	4b8c      	ldr	r3, [pc, #560]	; (80046ac <HAL_TIM_PeriodElapsedCallback+0x208c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800447e:	4618      	mov	r0, r3
 8004480:	f7fc fc58 	bl	8000d34 <__aeabi_fmul>
 8004484:	4603      	mov	r3, r0
 8004486:	461a      	mov	r2, r3
 8004488:	4b87      	ldr	r3, [pc, #540]	; (80046a8 <HAL_TIM_PeriodElapsedCallback+0x2088>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4619      	mov	r1, r3
 800448e:	4610      	mov	r0, r2
 8004490:	f7fc fc50 	bl	8000d34 <__aeabi_fmul>
 8004494:	4603      	mov	r3, r0
 8004496:	4619      	mov	r1, r3
 8004498:	4620      	mov	r0, r4
 800449a:	f7fc fb43 	bl	8000b24 <__addsf3>
 800449e:	4603      	mov	r3, r0
 80044a0:	461c      	mov	r4, r3
 80044a2:	4b83      	ldr	r3, [pc, #524]	; (80046b0 <HAL_TIM_PeriodElapsedCallback+0x2090>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7fc fc43 	bl	8000d34 <__aeabi_fmul>
 80044ae:	4603      	mov	r3, r0
 80044b0:	461a      	mov	r2, r3
 80044b2:	4b80      	ldr	r3, [pc, #512]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0x2094>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4619      	mov	r1, r3
 80044b8:	4610      	mov	r0, r2
 80044ba:	f7fc fc3b 	bl	8000d34 <__aeabi_fmul>
 80044be:	4603      	mov	r3, r0
 80044c0:	4619      	mov	r1, r3
 80044c2:	4620      	mov	r0, r4
 80044c4:	f7fc fb2c 	bl	8000b20 <__aeabi_fsub>
 80044c8:	4603      	mov	r3, r0
 80044ca:	461c      	mov	r4, r3
 80044cc:	4b77      	ldr	r3, [pc, #476]	; (80046ac <HAL_TIM_PeriodElapsedCallback+0x208c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7fc fc2e 	bl	8000d34 <__aeabi_fmul>
 80044d8:	4603      	mov	r3, r0
 80044da:	461a      	mov	r2, r3
 80044dc:	4b72      	ldr	r3, [pc, #456]	; (80046a8 <HAL_TIM_PeriodElapsedCallback+0x2088>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4619      	mov	r1, r3
 80044e2:	4610      	mov	r0, r2
 80044e4:	f7fc fc26 	bl	8000d34 <__aeabi_fmul>
 80044e8:	4603      	mov	r3, r0
 80044ea:	4619      	mov	r1, r3
 80044ec:	4620      	mov	r0, r4
 80044ee:	f7fc fb19 	bl	8000b24 <__addsf3>
 80044f2:	4603      	mov	r3, r0
 80044f4:	461c      	mov	r4, r3
 80044f6:	4b6e      	ldr	r3, [pc, #440]	; (80046b0 <HAL_TIM_PeriodElapsedCallback+0x2090>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7fc fc19 	bl	8000d34 <__aeabi_fmul>
 8004502:	4603      	mov	r3, r0
 8004504:	461a      	mov	r2, r3
 8004506:	4b6b      	ldr	r3, [pc, #428]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0x2094>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4619      	mov	r1, r3
 800450c:	4610      	mov	r0, r2
 800450e:	f7fc fc11 	bl	8000d34 <__aeabi_fmul>
 8004512:	4603      	mov	r3, r0
 8004514:	4619      	mov	r1, r3
 8004516:	4620      	mov	r0, r4
 8004518:	f7fc fb02 	bl	8000b20 <__aeabi_fsub>
 800451c:	4603      	mov	r3, r0
 800451e:	461c      	mov	r4, r3
 8004520:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004522:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004524:	f7fc fc06 	bl	8000d34 <__aeabi_fmul>
 8004528:	4603      	mov	r3, r0
 800452a:	461d      	mov	r5, r3
 800452c:	4b5f      	ldr	r3, [pc, #380]	; (80046ac <HAL_TIM_PeriodElapsedCallback+0x208c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004532:	4618      	mov	r0, r3
 8004534:	f7fc fbfe 	bl	8000d34 <__aeabi_fmul>
 8004538:	4603      	mov	r3, r0
 800453a:	4619      	mov	r1, r3
 800453c:	4628      	mov	r0, r5
 800453e:	f7fc faf1 	bl	8000b24 <__addsf3>
 8004542:	4603      	mov	r3, r0
 8004544:	461d      	mov	r5, r3
 8004546:	4b59      	ldr	r3, [pc, #356]	; (80046ac <HAL_TIM_PeriodElapsedCallback+0x208c>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800454c:	4618      	mov	r0, r3
 800454e:	f7fc fbf1 	bl	8000d34 <__aeabi_fmul>
 8004552:	4603      	mov	r3, r0
 8004554:	4619      	mov	r1, r3
 8004556:	4628      	mov	r0, r5
 8004558:	f7fc fae4 	bl	8000b24 <__addsf3>
 800455c:	4603      	mov	r3, r0
 800455e:	461d      	mov	r5, r3
 8004560:	4b53      	ldr	r3, [pc, #332]	; (80046b0 <HAL_TIM_PeriodElapsedCallback+0x2090>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004566:	4618      	mov	r0, r3
 8004568:	f7fc fbe4 	bl	8000d34 <__aeabi_fmul>
 800456c:	4603      	mov	r3, r0
 800456e:	4619      	mov	r1, r3
 8004570:	4628      	mov	r0, r5
 8004572:	f7fc fad7 	bl	8000b24 <__addsf3>
 8004576:	4603      	mov	r3, r0
 8004578:	461d      	mov	r5, r3
 800457a:	4b4e      	ldr	r3, [pc, #312]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0x2094>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004580:	4618      	mov	r0, r3
 8004582:	f7fc fbd7 	bl	8000d34 <__aeabi_fmul>
 8004586:	4603      	mov	r3, r0
 8004588:	4619      	mov	r1, r3
 800458a:	4628      	mov	r0, r5
 800458c:	f7fc faca 	bl	8000b24 <__addsf3>
 8004590:	4603      	mov	r3, r0
 8004592:	461d      	mov	r5, r3
 8004594:	4b44      	ldr	r3, [pc, #272]	; (80046a8 <HAL_TIM_PeriodElapsedCallback+0x2088>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800459a:	4618      	mov	r0, r3
 800459c:	f7fc fbca 	bl	8000d34 <__aeabi_fmul>
 80045a0:	4603      	mov	r3, r0
 80045a2:	4619      	mov	r1, r3
 80045a4:	4628      	mov	r0, r5
 80045a6:	f7fc fabd 	bl	8000b24 <__addsf3>
 80045aa:	4603      	mov	r3, r0
 80045ac:	461d      	mov	r5, r3
 80045ae:	4b3f      	ldr	r3, [pc, #252]	; (80046ac <HAL_TIM_PeriodElapsedCallback+0x208c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a3d      	ldr	r2, [pc, #244]	; (80046a8 <HAL_TIM_PeriodElapsedCallback+0x2088>)
 80045b4:	6812      	ldr	r2, [r2, #0]
 80045b6:	4611      	mov	r1, r2
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7fc fbbb 	bl	8000d34 <__aeabi_fmul>
 80045be:	4603      	mov	r3, r0
 80045c0:	4619      	mov	r1, r3
 80045c2:	4628      	mov	r0, r5
 80045c4:	f7fc faae 	bl	8000b24 <__addsf3>
 80045c8:	4603      	mov	r3, r0
 80045ca:	461d      	mov	r5, r3
 80045cc:	4b38      	ldr	r3, [pc, #224]	; (80046b0 <HAL_TIM_PeriodElapsedCallback+0x2090>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a38      	ldr	r2, [pc, #224]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0x2094>)
 80045d2:	6812      	ldr	r2, [r2, #0]
 80045d4:	4611      	mov	r1, r2
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fc fbac 	bl	8000d34 <__aeabi_fmul>
 80045dc:	4603      	mov	r3, r0
 80045de:	4619      	mov	r1, r3
 80045e0:	4628      	mov	r0, r5
 80045e2:	f7fc fa9d 	bl	8000b20 <__aeabi_fsub>
 80045e6:	4603      	mov	r3, r0
 80045e8:	4619      	mov	r1, r3
 80045ea:	4620      	mov	r0, r4
 80045ec:	f7fc fc56 	bl	8000e9c <__aeabi_fdiv>
 80045f0:	4603      	mov	r3, r0
 80045f2:	461a      	mov	r2, r3
		  S33 =
 80045f4:	4b2c      	ldr	r3, [pc, #176]	; (80046a8 <HAL_TIM_PeriodElapsedCallback+0x2088>)
 80045f6:	601a      	str	r2, [r3, #0]




		  state.angles[0]  	  = EKF.state.angles[0];
 80045f8:	4b2f      	ldr	r3, [pc, #188]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x2098>)
 80045fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80045fe:	4a2f      	ldr	r2, [pc, #188]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x209c>)
 8004600:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 8004602:	4b2d      	ldr	r3, [pc, #180]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x2098>)
 8004604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004608:	4a2c      	ldr	r2, [pc, #176]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x209c>)
 800460a:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 800460c:	4b2a      	ldr	r3, [pc, #168]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x2098>)
 800460e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004612:	4a2a      	ldr	r2, [pc, #168]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x209c>)
 8004614:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 8004616:	4b28      	ldr	r3, [pc, #160]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x2098>)
 8004618:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800461c:	4a27      	ldr	r2, [pc, #156]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x209c>)
 800461e:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 8004620:	4b25      	ldr	r3, [pc, #148]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x2098>)
 8004622:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004626:	4a25      	ldr	r2, [pc, #148]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x209c>)
 8004628:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 800462a:	4b23      	ldr	r3, [pc, #140]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x2098>)
 800462c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004630:	4a22      	ldr	r2, [pc, #136]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x209c>)
 8004632:	6153      	str	r3, [r2, #20]
		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));



		  if(ch[MOD_CH-1] < 1500) {
 8004634:	4b22      	ldr	r3, [pc, #136]	; (80046c0 <HAL_TIM_PeriodElapsedCallback+0x20a0>)
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	f240 52db 	movw	r2, #1499	; 0x5db
 800463c:	4293      	cmp	r3, r2
 800463e:	dc4d      	bgt.n	80046dc <HAL_TIM_PeriodElapsedCallback+0x20bc>
			  controller_output_ang = controller.Run(state, state_des, ch[2]);	//Stabilize
 8004640:	4b1f      	ldr	r3, [pc, #124]	; (80046c0 <HAL_TIM_PeriodElapsedCallback+0x20a0>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f107 0c24 	add.w	ip, r7, #36	; 0x24
 8004648:	4e1c      	ldr	r6, [pc, #112]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x209c>)
 800464a:	9310      	str	r3, [sp, #64]	; 0x40
 800464c:	4b1d      	ldr	r3, [pc, #116]	; (80046c4 <HAL_TIM_PeriodElapsedCallback+0x20a4>)
 800464e:	ac07      	add	r4, sp, #28
 8004650:	461d      	mov	r5, r3
 8004652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004654:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004656:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004658:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800465a:	682b      	ldr	r3, [r5, #0]
 800465c:	6023      	str	r3, [r4, #0]
 800465e:	466d      	mov	r5, sp
 8004660:	f106 0408 	add.w	r4, r6, #8
 8004664:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004666:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004668:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800466c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004670:	e896 000c 	ldmia.w	r6, {r2, r3}
 8004674:	4914      	ldr	r1, [pc, #80]	; (80046c8 <HAL_TIM_PeriodElapsedCallback+0x20a8>)
 8004676:	4660      	mov	r0, ip
 8004678:	f004 ffea 	bl	8009650 <_ZN10Controller3RunE5stateS0_i>
 800467c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004680:	4619      	mov	r1, r3
 8004682:	4812      	ldr	r0, [pc, #72]	; (80046cc <HAL_TIM_PeriodElapsedCallback+0x20ac>)
 8004684:	f000 f9c5 	bl	8004a12 <_ZNSt6vectorIdSaIdEEaSEOS1_>
 8004688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800468c:	4618      	mov	r0, r3
 800468e:	f000 f9a5 	bl	80049dc <_ZNSt6vectorIdSaIdEED1Ev>
			  z0 = alt_gnd;
 8004692:	4b0f      	ldr	r3, [pc, #60]	; (80046d0 <HAL_TIM_PeriodElapsedCallback+0x20b0>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a0f      	ldr	r2, [pc, #60]	; (80046d4 <HAL_TIM_PeriodElapsedCallback+0x20b4>)
 8004698:	6013      	str	r3, [r2, #0]
			  controller.p_alt.reset();
 800469a:	480f      	ldr	r0, [pc, #60]	; (80046d8 <HAL_TIM_PeriodElapsedCallback+0x20b8>)
 800469c:	f008 f9b8 	bl	800ca10 <_ZN3PID5resetEv>
 80046a0:	e059      	b.n	8004756 <HAL_TIM_PeriodElapsedCallback+0x2136>
 80046a2:	bf00      	nop
 80046a4:	20000a80 	.word	0x20000a80
 80046a8:	20000004 	.word	0x20000004
 80046ac:	20000a64 	.word	0x20000a64
 80046b0:	20000a74 	.word	0x20000a74
 80046b4:	20000a7c 	.word	0x20000a7c
 80046b8:	200003e8 	.word	0x200003e8
 80046bc:	200002ac 	.word	0x200002ac
 80046c0:	200009b4 	.word	0x200009b4
 80046c4:	20000288 	.word	0x20000288
 80046c8:	20000608 	.word	0x20000608
 80046cc:	20000990 	.word	0x20000990
 80046d0:	20000a0c 	.word	0x20000a0c
 80046d4:	20000a84 	.word	0x20000a84
 80046d8:	200008f8 	.word	0x200008f8
		  }

		  else {
			  //Run (struct state state, struct state state_des, float z_vel, float z0, float z, float ch3)
			  controller_output_ang = controller.Run(state, state_des, vz, z0, alt_gnd, ch[3-1]);	//Alt Hold
 80046dc:	4b42      	ldr	r3, [pc, #264]	; (80047e8 <HAL_TIM_PeriodElapsedCallback+0x21c8>)
 80046de:	681c      	ldr	r4, [r3, #0]
 80046e0:	4b42      	ldr	r3, [pc, #264]	; (80047ec <HAL_TIM_PeriodElapsedCallback+0x21cc>)
 80046e2:	681d      	ldr	r5, [r3, #0]
 80046e4:	4b42      	ldr	r3, [pc, #264]	; (80047f0 <HAL_TIM_PeriodElapsedCallback+0x21d0>)
 80046e6:	f8d3 8000 	ldr.w	r8, [r3]
 80046ea:	4b42      	ldr	r3, [pc, #264]	; (80047f4 <HAL_TIM_PeriodElapsedCallback+0x21d4>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fc facc 	bl	8000c8c <__aeabi_i2f>
 80046f4:	4603      	mov	r3, r0
 80046f6:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 80046fa:	4e3f      	ldr	r6, [pc, #252]	; (80047f8 <HAL_TIM_PeriodElapsedCallback+0x21d8>)
 80046fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80046fe:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8004702:	9511      	str	r5, [sp, #68]	; 0x44
 8004704:	9410      	str	r4, [sp, #64]	; 0x40
 8004706:	4b3d      	ldr	r3, [pc, #244]	; (80047fc <HAL_TIM_PeriodElapsedCallback+0x21dc>)
 8004708:	ac07      	add	r4, sp, #28
 800470a:	461d      	mov	r5, r3
 800470c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800470e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004710:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	6023      	str	r3, [r4, #0]
 8004718:	466d      	mov	r5, sp
 800471a:	f106 0408 	add.w	r4, r6, #8
 800471e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004720:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004722:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004726:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800472a:	e896 000c 	ldmia.w	r6, {r2, r3}
 800472e:	4934      	ldr	r1, [pc, #208]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 8004730:	4660      	mov	r0, ip
 8004732:	f005 fabd 	bl	8009cb0 <_ZN10Controller3RunE5stateS0_ffff>
 8004736:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800473a:	4619      	mov	r1, r3
 800473c:	4831      	ldr	r0, [pc, #196]	; (8004804 <HAL_TIM_PeriodElapsedCallback+0x21e4>)
 800473e:	f000 f968 	bl	8004a12 <_ZNSt6vectorIdSaIdEEaSEOS1_>
 8004742:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f948 	bl	80049dc <_ZNSt6vectorIdSaIdEED1Ev>
			  z0 = controller.p_alt.zi;
 800474c:	4b2c      	ldr	r3, [pc, #176]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 800474e:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8004752:	4a26      	ldr	r2, [pc, #152]	; (80047ec <HAL_TIM_PeriodElapsedCallback+0x21cc>)
 8004754:	6013      	str	r3, [r2, #0]

		  }
		  controller_output[0] = controller.controller_output_pwm[0];
 8004756:	4b2a      	ldr	r3, [pc, #168]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 8004758:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800475c:	4a2a      	ldr	r2, [pc, #168]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 800475e:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 8004760:	4b27      	ldr	r3, [pc, #156]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 8004762:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8004766:	4a28      	ldr	r2, [pc, #160]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 8004768:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 800476a:	4b25      	ldr	r3, [pc, #148]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 800476c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004770:	4a25      	ldr	r2, [pc, #148]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 8004772:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 8004774:	4b22      	ldr	r3, [pc, #136]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 8004776:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800477a:	4a23      	ldr	r2, [pc, #140]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 800477c:	60d3      	str	r3, [r2, #12]

		  state_des.rates[0] = controller.roll_rate_des;
 800477e:	4b20      	ldr	r3, [pc, #128]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 8004780:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8004784:	4a1d      	ldr	r2, [pc, #116]	; (80047fc <HAL_TIM_PeriodElapsedCallback+0x21dc>)
 8004786:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8004788:	4b1d      	ldr	r3, [pc, #116]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 800478a:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800478e:	4a1b      	ldr	r2, [pc, #108]	; (80047fc <HAL_TIM_PeriodElapsedCallback+0x21dc>)
 8004790:	6113      	str	r3, [r2, #16]

		  ie_roll_sat = controller.pid_roll.ie_roll_sat;
 8004792:	4b1b      	ldr	r3, [pc, #108]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 8004794:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8004798:	4a1c      	ldr	r2, [pc, #112]	; (800480c <HAL_TIM_PeriodElapsedCallback+0x21ec>)
 800479a:	6013      	str	r3, [r2, #0]

		  w_ang = controller.pd_roll;
 800479c:	4b18      	ldr	r3, [pc, #96]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x21e0>)
 800479e:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 80047a2:	491b      	ldr	r1, [pc, #108]	; (8004810 <HAL_TIM_PeriodElapsedCallback+0x21f0>)
 80047a4:	e9c1 2300 	strd	r2, r3, [r1]


		  w1 = controller_output[0];
 80047a8:	4b17      	ldr	r3, [pc, #92]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	4b19      	ldr	r3, [pc, #100]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x21f4>)
 80047b0:	801a      	strh	r2, [r3, #0]
		  w2 = controller_output[1];
 80047b2:	4b15      	ldr	r3, [pc, #84]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	4b17      	ldr	r3, [pc, #92]	; (8004818 <HAL_TIM_PeriodElapsedCallback+0x21f8>)
 80047ba:	801a      	strh	r2, [r3, #0]
		  w3 = controller_output[2];
 80047bc:	4b12      	ldr	r3, [pc, #72]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	4b16      	ldr	r3, [pc, #88]	; (800481c <HAL_TIM_PeriodElapsedCallback+0x21fc>)
 80047c4:	801a      	strh	r2, [r3, #0]
		  w4 = controller_output[3];
 80047c6:	4b10      	ldr	r3, [pc, #64]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x21e8>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	4b14      	ldr	r3, [pc, #80]	; (8004820 <HAL_TIM_PeriodElapsedCallback+0x2200>)
 80047ce:	801a      	strh	r2, [r3, #0]


		  PWMYaz();
 80047d0:	f7fd fe82 	bl	80024d8 <_Z6PWMYazv>


		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 80047d4:	2102      	movs	r1, #2
 80047d6:	4813      	ldr	r0, [pc, #76]	; (8004824 <HAL_TIM_PeriodElapsedCallback+0x2204>)
 80047d8:	f001 f880 	bl	80058dc <HAL_GPIO_TogglePin>
		}
		}
	}
 80047dc:	bf00      	nop
 80047de:	3768      	adds	r7, #104	; 0x68
 80047e0:	46bd      	mov	sp, r7
 80047e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047e6:	bf00      	nop
 80047e8:	20000a10 	.word	0x20000a10
 80047ec:	20000a84 	.word	0x20000a84
 80047f0:	20000a0c 	.word	0x20000a0c
 80047f4:	200009b4 	.word	0x200009b4
 80047f8:	200002ac 	.word	0x200002ac
 80047fc:	20000288 	.word	0x20000288
 8004800:	20000608 	.word	0x20000608
 8004804:	20000990 	.word	0x20000990
 8004808:	20000980 	.word	0x20000980
 800480c:	20000284 	.word	0x20000284
 8004810:	200009f0 	.word	0x200009f0
 8004814:	2000099c 	.word	0x2000099c
 8004818:	2000099e 	.word	0x2000099e
 800481c:	200009a0 	.word	0x200009a0
 8004820:	200009a2 	.word	0x200009a2
 8004824:	40010c00 	.word	0x40010c00

08004828 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a43      	ldr	r2, [pc, #268]	; (8004940 <HAL_TIM_IC_CaptureCallback+0x118>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d17f      	bne.n	8004938 <HAL_TIM_IC_CaptureCallback+0x110>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	7f1b      	ldrb	r3, [r3, #28]
 800483c:	2b04      	cmp	r3, #4
 800483e:	d17b      	bne.n	8004938 <HAL_TIM_IC_CaptureCallback+0x110>
	{
				IC_Val1 = IC_Val2;
 8004840:	4b40      	ldr	r3, [pc, #256]	; (8004944 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a40      	ldr	r2, [pc, #256]	; (8004948 <HAL_TIM_IC_CaptureCallback+0x120>)
 8004846:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 8004848:	2108      	movs	r1, #8
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f003 ff82 	bl	8008754 <HAL_TIM_ReadCapturedValue>
 8004850:	4603      	mov	r3, r0
 8004852:	461a      	mov	r2, r3
 8004854:	4b3b      	ldr	r3, [pc, #236]	; (8004944 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8004856:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 8004858:	4b3a      	ldr	r3, [pc, #232]	; (8004944 <HAL_TIM_IC_CaptureCallback+0x11c>)
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	4b3a      	ldr	r3, [pc, #232]	; (8004948 <HAL_TIM_IC_CaptureCallback+0x120>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	4a3a      	ldr	r2, [pc, #232]	; (800494c <HAL_TIM_IC_CaptureCallback+0x124>)
 8004864:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 8004866:	4b39      	ldr	r3, [pc, #228]	; (800494c <HAL_TIM_IC_CaptureCallback+0x124>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	0fdb      	lsrs	r3, r3, #31
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d006      	beq.n	8004880 <HAL_TIM_IC_CaptureCallback+0x58>
					Diff+=65535;
 8004872:	4b36      	ldr	r3, [pc, #216]	; (800494c <HAL_TIM_IC_CaptureCallback+0x124>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800487a:	33ff      	adds	r3, #255	; 0xff
 800487c:	4a33      	ldr	r2, [pc, #204]	; (800494c <HAL_TIM_IC_CaptureCallback+0x124>)
 800487e:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
				ch[i] = Diff;
 8004880:	4b33      	ldr	r3, [pc, #204]	; (8004950 <HAL_TIM_IC_CaptureCallback+0x128>)
 8004882:	881b      	ldrh	r3, [r3, #0]
 8004884:	b21b      	sxth	r3, r3
 8004886:	4619      	mov	r1, r3
 8004888:	4b30      	ldr	r3, [pc, #192]	; (800494c <HAL_TIM_IC_CaptureCallback+0x124>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a31      	ldr	r2, [pc, #196]	; (8004954 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800488e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				if(1) {
					if(ch[i] > CH0) {
 8004892:	4b2f      	ldr	r3, [pc, #188]	; (8004950 <HAL_TIM_IC_CaptureCallback+0x128>)
 8004894:	881b      	ldrh	r3, [r3, #0]
 8004896:	b21b      	sxth	r3, r3
 8004898:	461a      	mov	r2, r3
 800489a:	4b2e      	ldr	r3, [pc, #184]	; (8004954 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800489c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a4:	4293      	cmp	r3, r2
 80048a6:	bfcc      	ite	gt
 80048a8:	2301      	movgt	r3, #1
 80048aa:	2300      	movle	r3, #0
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d006      	beq.n	80048c0 <HAL_TIM_IC_CaptureCallback+0x98>
						//ch[CH_NUM] = ch[i];
						i = -1;
 80048b2:	4b27      	ldr	r3, [pc, #156]	; (8004950 <HAL_TIM_IC_CaptureCallback+0x128>)
 80048b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048b8:	801a      	strh	r2, [r3, #0]
						sync = 1;
 80048ba:	4b27      	ldr	r3, [pc, #156]	; (8004958 <HAL_TIM_IC_CaptureCallback+0x130>)
 80048bc:	2201      	movs	r2, #1
 80048be:	801a      	strh	r2, [r3, #0]
					}
				}



				state_des.angles[0] =  pid.pwm2ang(ch[0]);
 80048c0:	4b24      	ldr	r3, [pc, #144]	; (8004954 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	4619      	mov	r1, r3
 80048c8:	4824      	ldr	r0, [pc, #144]	; (800495c <HAL_TIM_IC_CaptureCallback+0x134>)
 80048ca:	f008 f968 	bl	800cb9e <_ZN3PID7pwm2angEt>
 80048ce:	4603      	mov	r3, r0
 80048d0:	4a23      	ldr	r2, [pc, #140]	; (8004960 <HAL_TIM_IC_CaptureCallback+0x138>)
 80048d2:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pid.pwm2ang(ch[1]);
 80048d4:	4b1f      	ldr	r3, [pc, #124]	; (8004954 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	b29b      	uxth	r3, r3
 80048da:	4619      	mov	r1, r3
 80048dc:	481f      	ldr	r0, [pc, #124]	; (800495c <HAL_TIM_IC_CaptureCallback+0x134>)
 80048de:	f008 f95e 	bl	800cb9e <_ZN3PID7pwm2angEt>
 80048e2:	4603      	mov	r3, r0
 80048e4:	4a1e      	ldr	r2, [pc, #120]	; (8004960 <HAL_TIM_IC_CaptureCallback+0x138>)
 80048e6:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 80048e8:	4b1d      	ldr	r3, [pc, #116]	; (8004960 <HAL_TIM_IC_CaptureCallback+0x138>)
 80048ea:	f04f 0200 	mov.w	r2, #0
 80048ee:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pid.pwm2rate(ch[3]);
 80048f0:	4b18      	ldr	r3, [pc, #96]	; (8004954 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	4619      	mov	r1, r3
 80048f8:	4818      	ldr	r0, [pc, #96]	; (800495c <HAL_TIM_IC_CaptureCallback+0x134>)
 80048fa:	f008 f98d 	bl	800cc18 <_ZN3PID8pwm2rateEt>
 80048fe:	4603      	mov	r3, r0
 8004900:	4a17      	ldr	r2, [pc, #92]	; (8004960 <HAL_TIM_IC_CaptureCallback+0x138>)
 8004902:	6153      	str	r3, [r2, #20]

				i++;
 8004904:	4b12      	ldr	r3, [pc, #72]	; (8004950 <HAL_TIM_IC_CaptureCallback+0x128>)
 8004906:	881b      	ldrh	r3, [r3, #0]
 8004908:	b21b      	sxth	r3, r3
 800490a:	b29b      	uxth	r3, r3
 800490c:	3301      	adds	r3, #1
 800490e:	b29b      	uxth	r3, r3
 8004910:	b21a      	sxth	r2, r3
 8004912:	4b0f      	ldr	r3, [pc, #60]	; (8004950 <HAL_TIM_IC_CaptureCallback+0x128>)
 8004914:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 8004916:	4b0e      	ldr	r3, [pc, #56]	; (8004950 <HAL_TIM_IC_CaptureCallback+0x128>)
 8004918:	881b      	ldrh	r3, [r3, #0]
 800491a:	b21b      	sxth	r3, r3
 800491c:	4619      	mov	r1, r3
 800491e:	4b11      	ldr	r3, [pc, #68]	; (8004964 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8004920:	fb83 2301 	smull	r2, r3, r3, r1
 8004924:	105a      	asrs	r2, r3, #1
 8004926:	17cb      	asrs	r3, r1, #31
 8004928:	1ad2      	subs	r2, r2, r3
 800492a:	4613      	mov	r3, r2
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4413      	add	r3, r2
 8004930:	1aca      	subs	r2, r1, r3
 8004932:	b212      	sxth	r2, r2
 8004934:	4b06      	ldr	r3, [pc, #24]	; (8004950 <HAL_TIM_IC_CaptureCallback+0x128>)
 8004936:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 8004938:	bf00      	nop
 800493a:	3708      	adds	r7, #8
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	20000180 	.word	0x20000180
 8004944:	200009a4 	.word	0x200009a4
 8004948:	200009a8 	.word	0x200009a8
 800494c:	200009ac 	.word	0x200009ac
 8004950:	200009b0 	.word	0x200009b0
 8004954:	200009b4 	.word	0x200009b4
 8004958:	200009d8 	.word	0x200009d8
 800495c:	20000588 	.word	0x20000588
 8004960:	20000288 	.word	0x20000288
 8004964:	38e38e39 	.word	0x38e38e39

08004968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800496c:	b672      	cpsid	i
}
 800496e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004970:	e7fe      	b.n	8004970 <Error_Handler+0x8>

08004972 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8004972:	b580      	push	{r7, lr}
 8004974:	b082      	sub	sp, #8
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f85e 	bl	8004a3c <_ZNSaIdEC1Ev>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4618      	mov	r0, r3
 8004984:	f000 f866 	bl	8004a54 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	{ }
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4618      	mov	r0, r3
 800498c:	3708      	adds	r7, #8
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}

08004992 <_ZNSaIdED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 8004992:	b580      	push	{r7, lr}
 8004994:	b082      	sub	sp, #8
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f86d 	bl	8004a7a <_ZN9__gnu_cxx13new_allocatorIdED1Ev>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4618      	mov	r0, r3
 80049a4:	3708      	adds	r7, #8
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <_ZNSt12_Vector_baseIdSaIdEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b082      	sub	sp, #8
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	10db      	asrs	r3, r3, #3
	_M_deallocate(_M_impl._M_start,
 80049c2:	461a      	mov	r2, r3
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 f862 	bl	8004a8e <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>
      }
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7fc ff81 	bl	80018d4 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4618      	mov	r0, r3
 80049d6:	3708      	adds	r7, #8
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <_ZNSt6vectorIdSaIdEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 80049dc:	b5b0      	push	{r4, r5, r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681c      	ldr	r4, [r3, #0]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 f860 	bl	8004ab4 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 80049f4:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80049f6:	461a      	mov	r2, r3
 80049f8:	4629      	mov	r1, r5
 80049fa:	4620      	mov	r0, r4
 80049fc:	f000 f864 	bl	8004ac8 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7ff ffd1 	bl	80049aa <_ZNSt12_Vector_baseIdSaIdEED1Ev>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bdb0      	pop	{r4, r5, r7, pc}

08004a12 <_ZNSt6vectorIdSaIdEEaSEOS1_>:
       *  Afterwards @a __x is a valid, but unspecified %vector.
       *
       *  Whether the allocator is moved depends on the allocator traits.
       */
      vector&
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 8004a12:	b590      	push	{r4, r7, lr}
 8004a14:	b085      	sub	sp, #20
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
 8004a1a:	6039      	str	r1, [r7, #0]
      {
	constexpr bool __move_storage =
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	73fb      	strb	r3, [r7, #15]
	  _Alloc_traits::_S_propagate_on_move_assign()
	  || _Alloc_traits::_S_always_equal();
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 8004a20:	6838      	ldr	r0, [r7, #0]
 8004a22:	f000 f85f 	bl	8004ae4 <_ZSt4moveIRSt6vectorIdSaIdEEEONSt16remove_referenceIT_E4typeEOS5_>
 8004a26:	4603      	mov	r3, r0
 8004a28:	4622      	mov	r2, r4
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f863 	bl	8004af8 <_ZNSt6vectorIdSaIdEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>
	return *this;
 8004a32:	687b      	ldr	r3, [r7, #4]
      }
 8004a34:	4618      	mov	r0, r3
 8004a36:	3714      	adds	r7, #20
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd90      	pop	{r4, r7, pc}

08004a3c <_ZNSaIdEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f895 	bl	8004b74 <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3708      	adds	r7, #8
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	605a      	str	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	609a      	str	r2, [r3, #8]
	{ }
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4618      	mov	r0, r3
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bc80      	pop	{r7}
 8004a78:	4770      	bx	lr

08004a7a <_ZN9__gnu_cxx13new_allocatorIdED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004a7a:	b480      	push	{r7}
 8004a7c:	b083      	sub	sp, #12
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4618      	mov	r0, r3
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bc80      	pop	{r7}
 8004a8c:	4770      	bx	lr

08004a8e <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>:
      _M_deallocate(pointer __p, size_t __n)
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	60f8      	str	r0, [r7, #12]
 8004a96:	60b9      	str	r1, [r7, #8]
 8004a98:	607a      	str	r2, [r7, #4]
	if (__p)
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d005      	beq.n	8004aac <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 f86e 	bl	8004b88 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>
      }
 8004aac:	bf00      	nop
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bc80      	pop	{r7}
 8004ac6:	4770      	bx	lr

08004ac8 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	68f8      	ldr	r0, [r7, #12]
 8004ad8:	f000 f865 	bl	8004ba6 <_ZSt8_DestroyIPdEvT_S1_>
    }
 8004adc:	bf00      	nop
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <_ZSt4moveIRSt6vectorIdSaIdEEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4618      	mov	r0, r3
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bc80      	pop	{r7}
 8004af6:	4770      	bx	lr

08004af8 <_ZNSt6vectorIdSaIdEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, true_type) noexcept
 8004af8:	b590      	push	{r4, r7, lr}
 8004afa:	b089      	sub	sp, #36	; 0x24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	713a      	strb	r2, [r7, #4]
      {
	vector __tmp(get_allocator());
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	f107 031c 	add.w	r3, r7, #28
 8004b0a:	4611      	mov	r1, r2
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 f857 	bl	8004bc0 <_ZNKSt12_Vector_baseIdSaIdEE13get_allocatorEv>
 8004b12:	f107 021c 	add.w	r2, r7, #28
 8004b16:	f107 0310 	add.w	r3, r7, #16
 8004b1a:	4611      	mov	r1, r2
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 f860 	bl	8004be2 <_ZNSt6vectorIdSaIdEEC1ERKS0_>
 8004b22:	f107 031c 	add.w	r3, r7, #28
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7ff ff33 	bl	8004992 <_ZNSaIdED1Ev>
	this->_M_impl._M_swap_data(__x._M_impl);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	4611      	mov	r1, r2
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 f864 	bl	8004c00 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>
	__tmp._M_impl._M_swap_data(__x._M_impl);
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	f107 0310 	add.w	r3, r7, #16
 8004b3e:	4611      	mov	r1, r2
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 f85d 	bl	8004c00 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff ffb3 	bl	8004ab4 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8004b4e:	4604      	mov	r4, r0
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7ff ffae 	bl	8004ab4 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	4620      	mov	r0, r4
 8004b5e:	f000 f86d 	bl	8004c3c <_ZSt15__alloc_on_moveISaIdEEvRT_S2_>
	vector __tmp(get_allocator());
 8004b62:	f107 0310 	add.w	r3, r7, #16
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff ff38 	bl	80049dc <_ZNSt6vectorIdSaIdEED1Ev>
      }
 8004b6c:	bf00      	nop
 8004b6e:	3724      	adds	r7, #36	; 0x24
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd90      	pop	{r4, r7, pc}

08004b74 <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	370c      	adds	r7, #12
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bc80      	pop	{r7}
 8004b86:	4770      	bx	lr

08004b88 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	68b9      	ldr	r1, [r7, #8]
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 f85d 	bl	8004c58 <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>
 8004b9e:	bf00      	nop
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <_ZSt8_DestroyIPdEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b082      	sub	sp, #8
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
 8004bae:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8004bb0:	6839      	ldr	r1, [r7, #0]
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 f85d 	bl	8004c72 <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>
    }
 8004bb8:	bf00      	nop
 8004bba:	3708      	adds	r7, #8
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <_ZNKSt12_Vector_baseIdSaIdEE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 8004bca:	6838      	ldr	r0, [r7, #0]
 8004bcc:	f000 f85b 	bl	8004c86 <_ZNKSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 f860 	bl	8004c9a <_ZNSaIdEC1ERKS_>
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	3708      	adds	r7, #8
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <_ZNSt6vectorIdSaIdEEC1ERKS0_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
 8004bea:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6839      	ldr	r1, [r7, #0]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 f860 	bl	8004cb6 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>:
	_M_swap_data(_Vector_impl_data& __x) _GLIBCXX_NOEXCEPT
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
	  _Vector_impl_data __tmp;
 8004c0a:	f107 030c 	add.w	r3, r7, #12
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff ff20 	bl	8004a54 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	  __tmp._M_copy_data(*this);
 8004c14:	f107 030c 	add.w	r3, r7, #12
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 f85a 	bl	8004cd4 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  _M_copy_data(__x);
 8004c20:	6839      	ldr	r1, [r7, #0]
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f856 	bl	8004cd4 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  __x._M_copy_data(__tmp);
 8004c28:	f107 030c 	add.w	r3, r7, #12
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	6838      	ldr	r0, [r7, #0]
 8004c30:	f000 f850 	bl	8004cd4 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	}
 8004c34:	bf00      	nop
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <_ZSt15__alloc_on_moveISaIdEEvRT_S2_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 8004c46:	461a      	mov	r2, r3
 8004c48:	6839      	ldr	r1, [r7, #0]
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f858 	bl	8004d00 <_ZSt18__do_alloc_on_moveISaIdEEvRT_S2_St17integral_constantIbLb1EE>
    }
 8004c50:	bf00      	nop
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 8004c64:	68b8      	ldr	r0, [r7, #8]
 8004c66:	f008 f914 	bl	800ce92 <_ZdlPv>
      }
 8004c6a:	bf00      	nop
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8004c72:	b480      	push	{r7}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
 8004c7a:	6039      	str	r1, [r7, #0]
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bc80      	pop	{r7}
 8004c84:	4770      	bx	lr

08004c86 <_ZNKSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8004c86:	b480      	push	{r7}
 8004c88:	b083      	sub	sp, #12
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4618      	mov	r0, r3
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bc80      	pop	{r7}
 8004c98:	4770      	bx	lr

08004c9a <_ZNSaIdEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b082      	sub	sp, #8
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
 8004ca2:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8004ca4:	6839      	ldr	r1, [r7, #0]
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f837 	bl	8004d1a <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3708      	adds	r7, #8
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b082      	sub	sp, #8
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
 8004cbe:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6839      	ldr	r1, [r7, #0]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f000 f833 	bl	8004d30 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>:
	_M_copy_data(_Vector_impl_data const& __x) _GLIBCXX_NOEXCEPT
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
	  _M_start = __x._M_start;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	601a      	str	r2, [r3, #0]
	  _M_finish = __x._M_finish;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage = __x._M_end_of_storage;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	689a      	ldr	r2, [r3, #8]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	609a      	str	r2, [r3, #8]
	}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bc80      	pop	{r7}
 8004cfe:	4770      	bx	lr

08004d00 <_ZSt18__do_alloc_on_moveISaIdEEvRT_S2_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	713a      	strb	r2, [r7, #4]
    { __one = std::move(__two); }
 8004d0c:	68b8      	ldr	r0, [r7, #8]
 8004d0e:	f000 f821 	bl	8004d54 <_ZSt4moveIRSaIdEEONSt16remove_referenceIT_E4typeEOS3_>
 8004d12:	bf00      	nop
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8004d1a:	b480      	push	{r7}
 8004d1c:	b083      	sub	sp, #12
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
 8004d22:	6039      	str	r1, [r7, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4618      	mov	r0, r3
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bc80      	pop	{r7}
 8004d2e:	4770      	bx	lr

08004d30 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8004d3a:	6839      	ldr	r1, [r7, #0]
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f7ff ffac 	bl	8004c9a <_ZNSaIdEC1ERKS_>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7ff fe85 	bl	8004a54 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	{ }
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3708      	adds	r7, #8
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <_ZSt4moveIRSaIdEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr

08004d68 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d110      	bne.n	8004d9a <_Z41__static_initialization_and_destruction_0ii+0x32>
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d10b      	bne.n	8004d9a <_Z41__static_initialization_and_destruction_0ii+0x32>
Kalman_Filtresi EKF;
 8004d82:	4812      	ldr	r0, [pc, #72]	; (8004dcc <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004d84:	f005 fe04 	bl	800a990 <_ZN15Kalman_FiltresiC1Ev>
PID pid;
 8004d88:	4811      	ldr	r0, [pc, #68]	; (8004dd0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8004d8a:	f007 fc2b 	bl	800c5e4 <_ZN3PIDC1Ev>
Controller controller;
 8004d8e:	4811      	ldr	r0, [pc, #68]	; (8004dd4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8004d90:	f004 fb6a 	bl	8009468 <_ZN10ControllerC1Ev>
std::vector<double> controller_output_ang;
 8004d94:	4810      	ldr	r0, [pc, #64]	; (8004dd8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8004d96:	f7fc fdb6 	bl	8001906 <_ZNSt6vectorIdSaIdEEC1Ev>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d110      	bne.n	8004dc2 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d10b      	bne.n	8004dc2 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8004daa:	480b      	ldr	r0, [pc, #44]	; (8004dd8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8004dac:	f7ff fe16 	bl	80049dc <_ZNSt6vectorIdSaIdEED1Ev>
Controller controller;
 8004db0:	4808      	ldr	r0, [pc, #32]	; (8004dd4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8004db2:	f005 fb97 	bl	800a4e4 <_ZN10ControllerD1Ev>
PID pid;
 8004db6:	4806      	ldr	r0, [pc, #24]	; (8004dd0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8004db8:	f007 ffe6 	bl	800cd88 <_ZN3PIDD1Ev>
Kalman_Filtresi EKF;
 8004dbc:	4803      	ldr	r0, [pc, #12]	; (8004dcc <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004dbe:	f007 fbe3 	bl	800c588 <_ZN15Kalman_FiltresiD1Ev>
}
 8004dc2:	bf00      	nop
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	200003e8 	.word	0x200003e8
 8004dd0:	20000588 	.word	0x20000588
 8004dd4:	20000608 	.word	0x20000608
 8004dd8:	20000990 	.word	0x20000990

08004ddc <_GLOBAL__sub_I_hi2c1>:
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004de4:	2001      	movs	r0, #1
 8004de6:	f7ff ffbf 	bl	8004d68 <_Z41__static_initialization_and_destruction_0ii>
 8004dea:	bd80      	pop	{r7, pc}

08004dec <_GLOBAL__sub_D_hi2c1>:
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004df4:	2000      	movs	r0, #0
 8004df6:	f7ff ffb7 	bl	8004d68 <_Z41__static_initialization_and_destruction_0ii>
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004e02:	4b15      	ldr	r3, [pc, #84]	; (8004e58 <HAL_MspInit+0x5c>)
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	4a14      	ldr	r2, [pc, #80]	; (8004e58 <HAL_MspInit+0x5c>)
 8004e08:	f043 0301 	orr.w	r3, r3, #1
 8004e0c:	6193      	str	r3, [r2, #24]
 8004e0e:	4b12      	ldr	r3, [pc, #72]	; (8004e58 <HAL_MspInit+0x5c>)
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	60bb      	str	r3, [r7, #8]
 8004e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e1a:	4b0f      	ldr	r3, [pc, #60]	; (8004e58 <HAL_MspInit+0x5c>)
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	4a0e      	ldr	r2, [pc, #56]	; (8004e58 <HAL_MspInit+0x5c>)
 8004e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e24:	61d3      	str	r3, [r2, #28]
 8004e26:	4b0c      	ldr	r3, [pc, #48]	; (8004e58 <HAL_MspInit+0x5c>)
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e2e:	607b      	str	r3, [r7, #4]
 8004e30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004e32:	4b0a      	ldr	r3, [pc, #40]	; (8004e5c <HAL_MspInit+0x60>)
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	60fb      	str	r3, [r7, #12]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004e46:	60fb      	str	r3, [r7, #12]
 8004e48:	4a04      	ldr	r2, [pc, #16]	; (8004e5c <HAL_MspInit+0x60>)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e4e:	bf00      	nop
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bc80      	pop	{r7}
 8004e56:	4770      	bx	lr
 8004e58:	40021000 	.word	0x40021000
 8004e5c:	40010000 	.word	0x40010000

08004e60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b088      	sub	sp, #32
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e68:	f107 0310 	add.w	r3, r7, #16
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	601a      	str	r2, [r3, #0]
 8004e70:	605a      	str	r2, [r3, #4]
 8004e72:	609a      	str	r2, [r3, #8]
 8004e74:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a15      	ldr	r2, [pc, #84]	; (8004ed0 <HAL_I2C_MspInit+0x70>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d123      	bne.n	8004ec8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e80:	4b14      	ldr	r3, [pc, #80]	; (8004ed4 <HAL_I2C_MspInit+0x74>)
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	4a13      	ldr	r2, [pc, #76]	; (8004ed4 <HAL_I2C_MspInit+0x74>)
 8004e86:	f043 0308 	orr.w	r3, r3, #8
 8004e8a:	6193      	str	r3, [r2, #24]
 8004e8c:	4b11      	ldr	r3, [pc, #68]	; (8004ed4 <HAL_I2C_MspInit+0x74>)
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	f003 0308 	and.w	r3, r3, #8
 8004e94:	60fb      	str	r3, [r7, #12]
 8004e96:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004e98:	23c0      	movs	r3, #192	; 0xc0
 8004e9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e9c:	2312      	movs	r3, #18
 8004e9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ea4:	f107 0310 	add.w	r3, r7, #16
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	480b      	ldr	r0, [pc, #44]	; (8004ed8 <HAL_I2C_MspInit+0x78>)
 8004eac:	f000 fb7a 	bl	80055a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004eb0:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <HAL_I2C_MspInit+0x74>)
 8004eb2:	69db      	ldr	r3, [r3, #28]
 8004eb4:	4a07      	ldr	r2, [pc, #28]	; (8004ed4 <HAL_I2C_MspInit+0x74>)
 8004eb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004eba:	61d3      	str	r3, [r2, #28]
 8004ebc:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <HAL_I2C_MspInit+0x74>)
 8004ebe:	69db      	ldr	r3, [r3, #28]
 8004ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ec4:	60bb      	str	r3, [r7, #8]
 8004ec6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004ec8:	bf00      	nop
 8004eca:	3720      	adds	r7, #32
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40005400 	.word	0x40005400
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	40010c00 	.word	0x40010c00

08004edc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a09      	ldr	r2, [pc, #36]	; (8004f10 <HAL_TIM_PWM_MspInit+0x34>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d10b      	bne.n	8004f06 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004eee:	4b09      	ldr	r3, [pc, #36]	; (8004f14 <HAL_TIM_PWM_MspInit+0x38>)
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	4a08      	ldr	r2, [pc, #32]	; (8004f14 <HAL_TIM_PWM_MspInit+0x38>)
 8004ef4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004ef8:	6193      	str	r3, [r2, #24]
 8004efa:	4b06      	ldr	r3, [pc, #24]	; (8004f14 <HAL_TIM_PWM_MspInit+0x38>)
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004f06:	bf00      	nop
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr
 8004f10:	40012c00 	.word	0x40012c00
 8004f14:	40021000 	.word	0x40021000

08004f18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b08a      	sub	sp, #40	; 0x28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f20:	f107 0318 	add.w	r3, r7, #24
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	605a      	str	r2, [r3, #4]
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f36:	d114      	bne.n	8004f62 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f38:	4b2d      	ldr	r3, [pc, #180]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	4a2c      	ldr	r2, [pc, #176]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f3e:	f043 0301 	orr.w	r3, r3, #1
 8004f42:	61d3      	str	r3, [r2, #28]
 8004f44:	4b2a      	ldr	r3, [pc, #168]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f46:	69db      	ldr	r3, [r3, #28]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004f50:	2200      	movs	r2, #0
 8004f52:	2101      	movs	r1, #1
 8004f54:	201c      	movs	r0, #28
 8004f56:	f000 faee 	bl	8005536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004f5a:	201c      	movs	r0, #28
 8004f5c:	f000 fb07 	bl	800556e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004f60:	e042      	b.n	8004fe8 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a23      	ldr	r2, [pc, #140]	; (8004ff4 <HAL_TIM_Base_MspInit+0xdc>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d12c      	bne.n	8004fc6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004f6c:	4b20      	ldr	r3, [pc, #128]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f6e:	69db      	ldr	r3, [r3, #28]
 8004f70:	4a1f      	ldr	r2, [pc, #124]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f72:	f043 0302 	orr.w	r3, r3, #2
 8004f76:	61d3      	str	r3, [r2, #28]
 8004f78:	4b1d      	ldr	r3, [pc, #116]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	613b      	str	r3, [r7, #16]
 8004f82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f84:	4b1a      	ldr	r3, [pc, #104]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	4a19      	ldr	r2, [pc, #100]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f8a:	f043 0308 	orr.w	r3, r3, #8
 8004f8e:	6193      	str	r3, [r2, #24]
 8004f90:	4b17      	ldr	r3, [pc, #92]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	f003 0308 	and.w	r3, r3, #8
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fa8:	f107 0318 	add.w	r3, r7, #24
 8004fac:	4619      	mov	r1, r3
 8004fae:	4812      	ldr	r0, [pc, #72]	; (8004ff8 <HAL_TIM_Base_MspInit+0xe0>)
 8004fb0:	f000 faf8 	bl	80055a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	201d      	movs	r0, #29
 8004fba:	f000 fabc 	bl	8005536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004fbe:	201d      	movs	r0, #29
 8004fc0:	f000 fad5 	bl	800556e <HAL_NVIC_EnableIRQ>
}
 8004fc4:	e010      	b.n	8004fe8 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a0c      	ldr	r2, [pc, #48]	; (8004ffc <HAL_TIM_Base_MspInit+0xe4>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d10b      	bne.n	8004fe8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004fd0:	4b07      	ldr	r3, [pc, #28]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004fd2:	69db      	ldr	r3, [r3, #28]
 8004fd4:	4a06      	ldr	r2, [pc, #24]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004fd6:	f043 0304 	orr.w	r3, r3, #4
 8004fda:	61d3      	str	r3, [r2, #28]
 8004fdc:	4b04      	ldr	r3, [pc, #16]	; (8004ff0 <HAL_TIM_Base_MspInit+0xd8>)
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
}
 8004fe8:	bf00      	nop
 8004fea:	3728      	adds	r7, #40	; 0x28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	40021000 	.word	0x40021000
 8004ff4:	40000400 	.word	0x40000400
 8004ff8:	40010c00 	.word	0x40010c00
 8004ffc:	40000800 	.word	0x40000800

08005000 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005008:	f107 0310 	add.w	r3, r7, #16
 800500c:	2200      	movs	r2, #0
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	605a      	str	r2, [r3, #4]
 8005012:	609a      	str	r2, [r3, #8]
 8005014:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a10      	ldr	r2, [pc, #64]	; (800505c <HAL_TIM_MspPostInit+0x5c>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d118      	bne.n	8005052 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005020:	4b0f      	ldr	r3, [pc, #60]	; (8005060 <HAL_TIM_MspPostInit+0x60>)
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	4a0e      	ldr	r2, [pc, #56]	; (8005060 <HAL_TIM_MspPostInit+0x60>)
 8005026:	f043 0304 	orr.w	r3, r3, #4
 800502a:	6193      	str	r3, [r2, #24]
 800502c:	4b0c      	ldr	r3, [pc, #48]	; (8005060 <HAL_TIM_MspPostInit+0x60>)
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	60fb      	str	r3, [r7, #12]
 8005036:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8005038:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800503c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800503e:	2302      	movs	r3, #2
 8005040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005042:	2302      	movs	r3, #2
 8005044:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005046:	f107 0310 	add.w	r3, r7, #16
 800504a:	4619      	mov	r1, r3
 800504c:	4805      	ldr	r0, [pc, #20]	; (8005064 <HAL_TIM_MspPostInit+0x64>)
 800504e:	f000 faa9 	bl	80055a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005052:	bf00      	nop
 8005054:	3720      	adds	r7, #32
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	40012c00 	.word	0x40012c00
 8005060:	40021000 	.word	0x40021000
 8005064:	40010800 	.word	0x40010800

08005068 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b088      	sub	sp, #32
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005070:	f107 0310 	add.w	r3, r7, #16
 8005074:	2200      	movs	r2, #0
 8005076:	601a      	str	r2, [r3, #0]
 8005078:	605a      	str	r2, [r3, #4]
 800507a:	609a      	str	r2, [r3, #8]
 800507c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a1b      	ldr	r2, [pc, #108]	; (80050f0 <HAL_UART_MspInit+0x88>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d12f      	bne.n	80050e8 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005088:	4b1a      	ldr	r3, [pc, #104]	; (80050f4 <HAL_UART_MspInit+0x8c>)
 800508a:	69db      	ldr	r3, [r3, #28]
 800508c:	4a19      	ldr	r2, [pc, #100]	; (80050f4 <HAL_UART_MspInit+0x8c>)
 800508e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005092:	61d3      	str	r3, [r2, #28]
 8005094:	4b17      	ldr	r3, [pc, #92]	; (80050f4 <HAL_UART_MspInit+0x8c>)
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050a0:	4b14      	ldr	r3, [pc, #80]	; (80050f4 <HAL_UART_MspInit+0x8c>)
 80050a2:	699b      	ldr	r3, [r3, #24]
 80050a4:	4a13      	ldr	r2, [pc, #76]	; (80050f4 <HAL_UART_MspInit+0x8c>)
 80050a6:	f043 0304 	orr.w	r3, r3, #4
 80050aa:	6193      	str	r3, [r2, #24]
 80050ac:	4b11      	ldr	r3, [pc, #68]	; (80050f4 <HAL_UART_MspInit+0x8c>)
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	f003 0304 	and.w	r3, r3, #4
 80050b4:	60bb      	str	r3, [r7, #8]
 80050b6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80050b8:	2304      	movs	r3, #4
 80050ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050bc:	2302      	movs	r3, #2
 80050be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80050c0:	2303      	movs	r3, #3
 80050c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050c4:	f107 0310 	add.w	r3, r7, #16
 80050c8:	4619      	mov	r1, r3
 80050ca:	480b      	ldr	r0, [pc, #44]	; (80050f8 <HAL_UART_MspInit+0x90>)
 80050cc:	f000 fa6a 	bl	80055a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80050d0:	2308      	movs	r3, #8
 80050d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050d4:	2300      	movs	r3, #0
 80050d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d8:	2300      	movs	r3, #0
 80050da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050dc:	f107 0310 	add.w	r3, r7, #16
 80050e0:	4619      	mov	r1, r3
 80050e2:	4805      	ldr	r0, [pc, #20]	; (80050f8 <HAL_UART_MspInit+0x90>)
 80050e4:	f000 fa5e 	bl	80055a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80050e8:	bf00      	nop
 80050ea:	3720      	adds	r7, #32
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	40004400 	.word	0x40004400
 80050f4:	40021000 	.word	0x40021000
 80050f8:	40010800 	.word	0x40010800

080050fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005100:	e7fe      	b.n	8005100 <NMI_Handler+0x4>

08005102 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005102:	b480      	push	{r7}
 8005104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005106:	e7fe      	b.n	8005106 <HardFault_Handler+0x4>

08005108 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005108:	b480      	push	{r7}
 800510a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800510c:	e7fe      	b.n	800510c <MemManage_Handler+0x4>

0800510e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800510e:	b480      	push	{r7}
 8005110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005112:	e7fe      	b.n	8005112 <BusFault_Handler+0x4>

08005114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005118:	e7fe      	b.n	8005118 <UsageFault_Handler+0x4>

0800511a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800511a:	b480      	push	{r7}
 800511c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800511e:	bf00      	nop
 8005120:	46bd      	mov	sp, r7
 8005122:	bc80      	pop	{r7}
 8005124:	4770      	bx	lr

08005126 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005126:	b480      	push	{r7}
 8005128:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800512a:	bf00      	nop
 800512c:	46bd      	mov	sp, r7
 800512e:	bc80      	pop	{r7}
 8005130:	4770      	bx	lr

08005132 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005132:	b480      	push	{r7}
 8005134:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005136:	bf00      	nop
 8005138:	46bd      	mov	sp, r7
 800513a:	bc80      	pop	{r7}
 800513c:	4770      	bx	lr

0800513e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005142:	f000 f8e1 	bl	8005308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
	...

0800514c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005150:	4802      	ldr	r0, [pc, #8]	; (800515c <TIM2_IRQHandler+0x10>)
 8005152:	f002 ffe1 	bl	8008118 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005156:	bf00      	nop
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000138 	.word	0x20000138

08005160 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005164:	4802      	ldr	r0, [pc, #8]	; (8005170 <TIM3_IRQHandler+0x10>)
 8005166:	f002 ffd7 	bl	8008118 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800516a:	bf00      	nop
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	20000180 	.word	0x20000180

08005174 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005174:	b480      	push	{r7}
 8005176:	af00      	add	r7, sp, #0
	return 1;
 8005178:	2301      	movs	r3, #1
}
 800517a:	4618      	mov	r0, r3
 800517c:	46bd      	mov	sp, r7
 800517e:	bc80      	pop	{r7}
 8005180:	4770      	bx	lr

08005182 <_kill>:

int _kill(int pid, int sig)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b082      	sub	sp, #8
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800518c:	f009 fe18 	bl	800edc0 <__errno>
 8005190:	4603      	mov	r3, r0
 8005192:	2216      	movs	r2, #22
 8005194:	601a      	str	r2, [r3, #0]
	return -1;
 8005196:	f04f 33ff 	mov.w	r3, #4294967295
}
 800519a:	4618      	mov	r0, r3
 800519c:	3708      	adds	r7, #8
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <_exit>:

void _exit (int status)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b082      	sub	sp, #8
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80051aa:	f04f 31ff 	mov.w	r1, #4294967295
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f7ff ffe7 	bl	8005182 <_kill>
	while (1) {}		/* Make sure we hang here */
 80051b4:	e7fe      	b.n	80051b4 <_exit+0x12>
	...

080051b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80051c0:	4a14      	ldr	r2, [pc, #80]	; (8005214 <_sbrk+0x5c>)
 80051c2:	4b15      	ldr	r3, [pc, #84]	; (8005218 <_sbrk+0x60>)
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051cc:	4b13      	ldr	r3, [pc, #76]	; (800521c <_sbrk+0x64>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d102      	bne.n	80051da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051d4:	4b11      	ldr	r3, [pc, #68]	; (800521c <_sbrk+0x64>)
 80051d6:	4a12      	ldr	r2, [pc, #72]	; (8005220 <_sbrk+0x68>)
 80051d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051da:	4b10      	ldr	r3, [pc, #64]	; (800521c <_sbrk+0x64>)
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4413      	add	r3, r2
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d207      	bcs.n	80051f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051e8:	f009 fdea 	bl	800edc0 <__errno>
 80051ec:	4603      	mov	r3, r0
 80051ee:	220c      	movs	r2, #12
 80051f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051f2:	f04f 33ff 	mov.w	r3, #4294967295
 80051f6:	e009      	b.n	800520c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051f8:	4b08      	ldr	r3, [pc, #32]	; (800521c <_sbrk+0x64>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051fe:	4b07      	ldr	r3, [pc, #28]	; (800521c <_sbrk+0x64>)
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4413      	add	r3, r2
 8005206:	4a05      	ldr	r2, [pc, #20]	; (800521c <_sbrk+0x64>)
 8005208:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800520a:	68fb      	ldr	r3, [r7, #12]
}
 800520c:	4618      	mov	r0, r3
 800520e:	3718      	adds	r7, #24
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	20005000 	.word	0x20005000
 8005218:	00000400 	.word	0x00000400
 800521c:	20000a88 	.word	0x20000a88
 8005220:	20000ab0 	.word	0x20000ab0

08005224 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005228:	bf00      	nop
 800522a:	46bd      	mov	sp, r7
 800522c:	bc80      	pop	{r7}
 800522e:	4770      	bx	lr

08005230 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005230:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005232:	e003      	b.n	800523c <LoopCopyDataInit>

08005234 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005234:	4b0b      	ldr	r3, [pc, #44]	; (8005264 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005236:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005238:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800523a:	3104      	adds	r1, #4

0800523c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800523c:	480a      	ldr	r0, [pc, #40]	; (8005268 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800523e:	4b0b      	ldr	r3, [pc, #44]	; (800526c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005240:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005242:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005244:	d3f6      	bcc.n	8005234 <CopyDataInit>
  ldr r2, =_sbss
 8005246:	4a0a      	ldr	r2, [pc, #40]	; (8005270 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005248:	e002      	b.n	8005250 <LoopFillZerobss>

0800524a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800524a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800524c:	f842 3b04 	str.w	r3, [r2], #4

08005250 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005250:	4b08      	ldr	r3, [pc, #32]	; (8005274 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005252:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005254:	d3f9      	bcc.n	800524a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005256:	f7ff ffe5 	bl	8005224 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800525a:	f009 fdb7 	bl	800edcc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800525e:	f7fc fb5f 	bl	8001920 <main>
  bx lr
 8005262:	4770      	bx	lr
  ldr r3, =_sidata
 8005264:	0800f5a8 	.word	0x0800f5a8
  ldr r0, =_sdata
 8005268:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800526c:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8005270:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8005274:	20000ab0 	.word	0x20000ab0

08005278 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005278:	e7fe      	b.n	8005278 <ADC1_2_IRQHandler>
	...

0800527c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005280:	4b08      	ldr	r3, [pc, #32]	; (80052a4 <HAL_Init+0x28>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a07      	ldr	r2, [pc, #28]	; (80052a4 <HAL_Init+0x28>)
 8005286:	f043 0310 	orr.w	r3, r3, #16
 800528a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800528c:	2003      	movs	r0, #3
 800528e:	f000 f947 	bl	8005520 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005292:	2000      	movs	r0, #0
 8005294:	f000 f808 	bl	80052a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005298:	f7ff fdb0 	bl	8004dfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	40022000 	.word	0x40022000

080052a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80052b0:	4b12      	ldr	r3, [pc, #72]	; (80052fc <HAL_InitTick+0x54>)
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	4b12      	ldr	r3, [pc, #72]	; (8005300 <HAL_InitTick+0x58>)
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	4619      	mov	r1, r3
 80052ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052be:	fbb3 f3f1 	udiv	r3, r3, r1
 80052c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c6:	4618      	mov	r0, r3
 80052c8:	f000 f95f 	bl	800558a <HAL_SYSTICK_Config>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e00e      	b.n	80052f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b0f      	cmp	r3, #15
 80052da:	d80a      	bhi.n	80052f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80052dc:	2200      	movs	r2, #0
 80052de:	6879      	ldr	r1, [r7, #4]
 80052e0:	f04f 30ff 	mov.w	r0, #4294967295
 80052e4:	f000 f927 	bl	8005536 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80052e8:	4a06      	ldr	r2, [pc, #24]	; (8005304 <HAL_InitTick+0x5c>)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	e000      	b.n	80052f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	20000008 	.word	0x20000008
 8005300:	20000010 	.word	0x20000010
 8005304:	2000000c 	.word	0x2000000c

08005308 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005308:	b480      	push	{r7}
 800530a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800530c:	4b05      	ldr	r3, [pc, #20]	; (8005324 <HAL_IncTick+0x1c>)
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	461a      	mov	r2, r3
 8005312:	4b05      	ldr	r3, [pc, #20]	; (8005328 <HAL_IncTick+0x20>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4413      	add	r3, r2
 8005318:	4a03      	ldr	r2, [pc, #12]	; (8005328 <HAL_IncTick+0x20>)
 800531a:	6013      	str	r3, [r2, #0]
}
 800531c:	bf00      	nop
 800531e:	46bd      	mov	sp, r7
 8005320:	bc80      	pop	{r7}
 8005322:	4770      	bx	lr
 8005324:	20000010 	.word	0x20000010
 8005328:	20000a9c 	.word	0x20000a9c

0800532c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  return uwTick;
 8005330:	4b02      	ldr	r3, [pc, #8]	; (800533c <HAL_GetTick+0x10>)
 8005332:	681b      	ldr	r3, [r3, #0]
}
 8005334:	4618      	mov	r0, r3
 8005336:	46bd      	mov	sp, r7
 8005338:	bc80      	pop	{r7}
 800533a:	4770      	bx	lr
 800533c:	20000a9c 	.word	0x20000a9c

08005340 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005348:	f7ff fff0 	bl	800532c <HAL_GetTick>
 800534c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005358:	d005      	beq.n	8005366 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800535a:	4b0a      	ldr	r3, [pc, #40]	; (8005384 <HAL_Delay+0x44>)
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	461a      	mov	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4413      	add	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005366:	bf00      	nop
 8005368:	f7ff ffe0 	bl	800532c <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	429a      	cmp	r2, r3
 8005376:	d8f7      	bhi.n	8005368 <HAL_Delay+0x28>
  {
  }
}
 8005378:	bf00      	nop
 800537a:	bf00      	nop
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	20000010 	.word	0x20000010

08005388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005388:	b480      	push	{r7}
 800538a:	b085      	sub	sp, #20
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f003 0307 	and.w	r3, r3, #7
 8005396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005398:	4b0c      	ldr	r3, [pc, #48]	; (80053cc <__NVIC_SetPriorityGrouping+0x44>)
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80053a4:	4013      	ands	r3, r2
 80053a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80053b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053ba:	4a04      	ldr	r2, [pc, #16]	; (80053cc <__NVIC_SetPriorityGrouping+0x44>)
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	60d3      	str	r3, [r2, #12]
}
 80053c0:	bf00      	nop
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	e000ed00 	.word	0xe000ed00

080053d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80053d0:	b480      	push	{r7}
 80053d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053d4:	4b04      	ldr	r3, [pc, #16]	; (80053e8 <__NVIC_GetPriorityGrouping+0x18>)
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	0a1b      	lsrs	r3, r3, #8
 80053da:	f003 0307 	and.w	r3, r3, #7
}
 80053de:	4618      	mov	r0, r3
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bc80      	pop	{r7}
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	e000ed00 	.word	0xe000ed00

080053ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	4603      	mov	r3, r0
 80053f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	db0b      	blt.n	8005416 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053fe:	79fb      	ldrb	r3, [r7, #7]
 8005400:	f003 021f 	and.w	r2, r3, #31
 8005404:	4906      	ldr	r1, [pc, #24]	; (8005420 <__NVIC_EnableIRQ+0x34>)
 8005406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800540a:	095b      	lsrs	r3, r3, #5
 800540c:	2001      	movs	r0, #1
 800540e:	fa00 f202 	lsl.w	r2, r0, r2
 8005412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005416:	bf00      	nop
 8005418:	370c      	adds	r7, #12
 800541a:	46bd      	mov	sp, r7
 800541c:	bc80      	pop	{r7}
 800541e:	4770      	bx	lr
 8005420:	e000e100 	.word	0xe000e100

08005424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	4603      	mov	r3, r0
 800542c:	6039      	str	r1, [r7, #0]
 800542e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005434:	2b00      	cmp	r3, #0
 8005436:	db0a      	blt.n	800544e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	b2da      	uxtb	r2, r3
 800543c:	490c      	ldr	r1, [pc, #48]	; (8005470 <__NVIC_SetPriority+0x4c>)
 800543e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005442:	0112      	lsls	r2, r2, #4
 8005444:	b2d2      	uxtb	r2, r2
 8005446:	440b      	add	r3, r1
 8005448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800544c:	e00a      	b.n	8005464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	b2da      	uxtb	r2, r3
 8005452:	4908      	ldr	r1, [pc, #32]	; (8005474 <__NVIC_SetPriority+0x50>)
 8005454:	79fb      	ldrb	r3, [r7, #7]
 8005456:	f003 030f 	and.w	r3, r3, #15
 800545a:	3b04      	subs	r3, #4
 800545c:	0112      	lsls	r2, r2, #4
 800545e:	b2d2      	uxtb	r2, r2
 8005460:	440b      	add	r3, r1
 8005462:	761a      	strb	r2, [r3, #24]
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	bc80      	pop	{r7}
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	e000e100 	.word	0xe000e100
 8005474:	e000ed00 	.word	0xe000ed00

08005478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005478:	b480      	push	{r7}
 800547a:	b089      	sub	sp, #36	; 0x24
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f003 0307 	and.w	r3, r3, #7
 800548a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	f1c3 0307 	rsb	r3, r3, #7
 8005492:	2b04      	cmp	r3, #4
 8005494:	bf28      	it	cs
 8005496:	2304      	movcs	r3, #4
 8005498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	3304      	adds	r3, #4
 800549e:	2b06      	cmp	r3, #6
 80054a0:	d902      	bls.n	80054a8 <NVIC_EncodePriority+0x30>
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	3b03      	subs	r3, #3
 80054a6:	e000      	b.n	80054aa <NVIC_EncodePriority+0x32>
 80054a8:	2300      	movs	r3, #0
 80054aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054ac:	f04f 32ff 	mov.w	r2, #4294967295
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	fa02 f303 	lsl.w	r3, r2, r3
 80054b6:	43da      	mvns	r2, r3
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	401a      	ands	r2, r3
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054c0:	f04f 31ff 	mov.w	r1, #4294967295
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	fa01 f303 	lsl.w	r3, r1, r3
 80054ca:	43d9      	mvns	r1, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054d0:	4313      	orrs	r3, r2
         );
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3724      	adds	r7, #36	; 0x24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bc80      	pop	{r7}
 80054da:	4770      	bx	lr

080054dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80054ec:	d301      	bcc.n	80054f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80054ee:	2301      	movs	r3, #1
 80054f0:	e00f      	b.n	8005512 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80054f2:	4a0a      	ldr	r2, [pc, #40]	; (800551c <SysTick_Config+0x40>)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80054fa:	210f      	movs	r1, #15
 80054fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005500:	f7ff ff90 	bl	8005424 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005504:	4b05      	ldr	r3, [pc, #20]	; (800551c <SysTick_Config+0x40>)
 8005506:	2200      	movs	r2, #0
 8005508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800550a:	4b04      	ldr	r3, [pc, #16]	; (800551c <SysTick_Config+0x40>)
 800550c:	2207      	movs	r2, #7
 800550e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	e000e010 	.word	0xe000e010

08005520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f7ff ff2d 	bl	8005388 <__NVIC_SetPriorityGrouping>
}
 800552e:	bf00      	nop
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005536:	b580      	push	{r7, lr}
 8005538:	b086      	sub	sp, #24
 800553a:	af00      	add	r7, sp, #0
 800553c:	4603      	mov	r3, r0
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	607a      	str	r2, [r7, #4]
 8005542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005544:	2300      	movs	r3, #0
 8005546:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005548:	f7ff ff42 	bl	80053d0 <__NVIC_GetPriorityGrouping>
 800554c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	68b9      	ldr	r1, [r7, #8]
 8005552:	6978      	ldr	r0, [r7, #20]
 8005554:	f7ff ff90 	bl	8005478 <NVIC_EncodePriority>
 8005558:	4602      	mov	r2, r0
 800555a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800555e:	4611      	mov	r1, r2
 8005560:	4618      	mov	r0, r3
 8005562:	f7ff ff5f 	bl	8005424 <__NVIC_SetPriority>
}
 8005566:	bf00      	nop
 8005568:	3718      	adds	r7, #24
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}

0800556e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800556e:	b580      	push	{r7, lr}
 8005570:	b082      	sub	sp, #8
 8005572:	af00      	add	r7, sp, #0
 8005574:	4603      	mov	r3, r0
 8005576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800557c:	4618      	mov	r0, r3
 800557e:	f7ff ff35 	bl	80053ec <__NVIC_EnableIRQ>
}
 8005582:	bf00      	nop
 8005584:	3708      	adds	r7, #8
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b082      	sub	sp, #8
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f7ff ffa2 	bl	80054dc <SysTick_Config>
 8005598:	4603      	mov	r3, r0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
	...

080055a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b08b      	sub	sp, #44	; 0x2c
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80055ae:	2300      	movs	r3, #0
 80055b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80055b2:	2300      	movs	r3, #0
 80055b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055b6:	e169      	b.n	800588c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80055b8:	2201      	movs	r2, #1
 80055ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	69fa      	ldr	r2, [r7, #28]
 80055c8:	4013      	ands	r3, r2
 80055ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	f040 8158 	bne.w	8005886 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	4a9a      	ldr	r2, [pc, #616]	; (8005844 <HAL_GPIO_Init+0x2a0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d05e      	beq.n	800569e <HAL_GPIO_Init+0xfa>
 80055e0:	4a98      	ldr	r2, [pc, #608]	; (8005844 <HAL_GPIO_Init+0x2a0>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d875      	bhi.n	80056d2 <HAL_GPIO_Init+0x12e>
 80055e6:	4a98      	ldr	r2, [pc, #608]	; (8005848 <HAL_GPIO_Init+0x2a4>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d058      	beq.n	800569e <HAL_GPIO_Init+0xfa>
 80055ec:	4a96      	ldr	r2, [pc, #600]	; (8005848 <HAL_GPIO_Init+0x2a4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d86f      	bhi.n	80056d2 <HAL_GPIO_Init+0x12e>
 80055f2:	4a96      	ldr	r2, [pc, #600]	; (800584c <HAL_GPIO_Init+0x2a8>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d052      	beq.n	800569e <HAL_GPIO_Init+0xfa>
 80055f8:	4a94      	ldr	r2, [pc, #592]	; (800584c <HAL_GPIO_Init+0x2a8>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d869      	bhi.n	80056d2 <HAL_GPIO_Init+0x12e>
 80055fe:	4a94      	ldr	r2, [pc, #592]	; (8005850 <HAL_GPIO_Init+0x2ac>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d04c      	beq.n	800569e <HAL_GPIO_Init+0xfa>
 8005604:	4a92      	ldr	r2, [pc, #584]	; (8005850 <HAL_GPIO_Init+0x2ac>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d863      	bhi.n	80056d2 <HAL_GPIO_Init+0x12e>
 800560a:	4a92      	ldr	r2, [pc, #584]	; (8005854 <HAL_GPIO_Init+0x2b0>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d046      	beq.n	800569e <HAL_GPIO_Init+0xfa>
 8005610:	4a90      	ldr	r2, [pc, #576]	; (8005854 <HAL_GPIO_Init+0x2b0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d85d      	bhi.n	80056d2 <HAL_GPIO_Init+0x12e>
 8005616:	2b12      	cmp	r3, #18
 8005618:	d82a      	bhi.n	8005670 <HAL_GPIO_Init+0xcc>
 800561a:	2b12      	cmp	r3, #18
 800561c:	d859      	bhi.n	80056d2 <HAL_GPIO_Init+0x12e>
 800561e:	a201      	add	r2, pc, #4	; (adr r2, 8005624 <HAL_GPIO_Init+0x80>)
 8005620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005624:	0800569f 	.word	0x0800569f
 8005628:	08005679 	.word	0x08005679
 800562c:	0800568b 	.word	0x0800568b
 8005630:	080056cd 	.word	0x080056cd
 8005634:	080056d3 	.word	0x080056d3
 8005638:	080056d3 	.word	0x080056d3
 800563c:	080056d3 	.word	0x080056d3
 8005640:	080056d3 	.word	0x080056d3
 8005644:	080056d3 	.word	0x080056d3
 8005648:	080056d3 	.word	0x080056d3
 800564c:	080056d3 	.word	0x080056d3
 8005650:	080056d3 	.word	0x080056d3
 8005654:	080056d3 	.word	0x080056d3
 8005658:	080056d3 	.word	0x080056d3
 800565c:	080056d3 	.word	0x080056d3
 8005660:	080056d3 	.word	0x080056d3
 8005664:	080056d3 	.word	0x080056d3
 8005668:	08005681 	.word	0x08005681
 800566c:	08005695 	.word	0x08005695
 8005670:	4a79      	ldr	r2, [pc, #484]	; (8005858 <HAL_GPIO_Init+0x2b4>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d013      	beq.n	800569e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005676:	e02c      	b.n	80056d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	623b      	str	r3, [r7, #32]
          break;
 800567e:	e029      	b.n	80056d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	3304      	adds	r3, #4
 8005686:	623b      	str	r3, [r7, #32]
          break;
 8005688:	e024      	b.n	80056d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	3308      	adds	r3, #8
 8005690:	623b      	str	r3, [r7, #32]
          break;
 8005692:	e01f      	b.n	80056d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	330c      	adds	r3, #12
 800569a:	623b      	str	r3, [r7, #32]
          break;
 800569c:	e01a      	b.n	80056d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d102      	bne.n	80056ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80056a6:	2304      	movs	r3, #4
 80056a8:	623b      	str	r3, [r7, #32]
          break;
 80056aa:	e013      	b.n	80056d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d105      	bne.n	80056c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80056b4:	2308      	movs	r3, #8
 80056b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69fa      	ldr	r2, [r7, #28]
 80056bc:	611a      	str	r2, [r3, #16]
          break;
 80056be:	e009      	b.n	80056d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80056c0:	2308      	movs	r3, #8
 80056c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	69fa      	ldr	r2, [r7, #28]
 80056c8:	615a      	str	r2, [r3, #20]
          break;
 80056ca:	e003      	b.n	80056d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80056cc:	2300      	movs	r3, #0
 80056ce:	623b      	str	r3, [r7, #32]
          break;
 80056d0:	e000      	b.n	80056d4 <HAL_GPIO_Init+0x130>
          break;
 80056d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	2bff      	cmp	r3, #255	; 0xff
 80056d8:	d801      	bhi.n	80056de <HAL_GPIO_Init+0x13a>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	e001      	b.n	80056e2 <HAL_GPIO_Init+0x13e>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	3304      	adds	r3, #4
 80056e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	2bff      	cmp	r3, #255	; 0xff
 80056e8:	d802      	bhi.n	80056f0 <HAL_GPIO_Init+0x14c>
 80056ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	e002      	b.n	80056f6 <HAL_GPIO_Init+0x152>
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	3b08      	subs	r3, #8
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	210f      	movs	r1, #15
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	fa01 f303 	lsl.w	r3, r1, r3
 8005704:	43db      	mvns	r3, r3
 8005706:	401a      	ands	r2, r3
 8005708:	6a39      	ldr	r1, [r7, #32]
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	fa01 f303 	lsl.w	r3, r1, r3
 8005710:	431a      	orrs	r2, r3
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800571e:	2b00      	cmp	r3, #0
 8005720:	f000 80b1 	beq.w	8005886 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005724:	4b4d      	ldr	r3, [pc, #308]	; (800585c <HAL_GPIO_Init+0x2b8>)
 8005726:	699b      	ldr	r3, [r3, #24]
 8005728:	4a4c      	ldr	r2, [pc, #304]	; (800585c <HAL_GPIO_Init+0x2b8>)
 800572a:	f043 0301 	orr.w	r3, r3, #1
 800572e:	6193      	str	r3, [r2, #24]
 8005730:	4b4a      	ldr	r3, [pc, #296]	; (800585c <HAL_GPIO_Init+0x2b8>)
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	60bb      	str	r3, [r7, #8]
 800573a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800573c:	4a48      	ldr	r2, [pc, #288]	; (8005860 <HAL_GPIO_Init+0x2bc>)
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	089b      	lsrs	r3, r3, #2
 8005742:	3302      	adds	r3, #2
 8005744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005748:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	f003 0303 	and.w	r3, r3, #3
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	220f      	movs	r2, #15
 8005754:	fa02 f303 	lsl.w	r3, r2, r3
 8005758:	43db      	mvns	r3, r3
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	4013      	ands	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a40      	ldr	r2, [pc, #256]	; (8005864 <HAL_GPIO_Init+0x2c0>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d013      	beq.n	8005790 <HAL_GPIO_Init+0x1ec>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a3f      	ldr	r2, [pc, #252]	; (8005868 <HAL_GPIO_Init+0x2c4>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d00d      	beq.n	800578c <HAL_GPIO_Init+0x1e8>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a3e      	ldr	r2, [pc, #248]	; (800586c <HAL_GPIO_Init+0x2c8>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d007      	beq.n	8005788 <HAL_GPIO_Init+0x1e4>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a3d      	ldr	r2, [pc, #244]	; (8005870 <HAL_GPIO_Init+0x2cc>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d101      	bne.n	8005784 <HAL_GPIO_Init+0x1e0>
 8005780:	2303      	movs	r3, #3
 8005782:	e006      	b.n	8005792 <HAL_GPIO_Init+0x1ee>
 8005784:	2304      	movs	r3, #4
 8005786:	e004      	b.n	8005792 <HAL_GPIO_Init+0x1ee>
 8005788:	2302      	movs	r3, #2
 800578a:	e002      	b.n	8005792 <HAL_GPIO_Init+0x1ee>
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <HAL_GPIO_Init+0x1ee>
 8005790:	2300      	movs	r3, #0
 8005792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005794:	f002 0203 	and.w	r2, r2, #3
 8005798:	0092      	lsls	r2, r2, #2
 800579a:	4093      	lsls	r3, r2
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	4313      	orrs	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80057a2:	492f      	ldr	r1, [pc, #188]	; (8005860 <HAL_GPIO_Init+0x2bc>)
 80057a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a6:	089b      	lsrs	r3, r3, #2
 80057a8:	3302      	adds	r3, #2
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d006      	beq.n	80057ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80057bc:	4b2d      	ldr	r3, [pc, #180]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	492c      	ldr	r1, [pc, #176]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	600b      	str	r3, [r1, #0]
 80057c8:	e006      	b.n	80057d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80057ca:	4b2a      	ldr	r3, [pc, #168]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	43db      	mvns	r3, r3
 80057d2:	4928      	ldr	r1, [pc, #160]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057d4:	4013      	ands	r3, r2
 80057d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d006      	beq.n	80057f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80057e4:	4b23      	ldr	r3, [pc, #140]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	4922      	ldr	r1, [pc, #136]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	604b      	str	r3, [r1, #4]
 80057f0:	e006      	b.n	8005800 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80057f2:	4b20      	ldr	r3, [pc, #128]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	43db      	mvns	r3, r3
 80057fa:	491e      	ldr	r1, [pc, #120]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 80057fc:	4013      	ands	r3, r2
 80057fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d006      	beq.n	800581a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800580c:	4b19      	ldr	r3, [pc, #100]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 800580e:	689a      	ldr	r2, [r3, #8]
 8005810:	4918      	ldr	r1, [pc, #96]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	4313      	orrs	r3, r2
 8005816:	608b      	str	r3, [r1, #8]
 8005818:	e006      	b.n	8005828 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800581a:	4b16      	ldr	r3, [pc, #88]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 800581c:	689a      	ldr	r2, [r3, #8]
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	43db      	mvns	r3, r3
 8005822:	4914      	ldr	r1, [pc, #80]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 8005824:	4013      	ands	r3, r2
 8005826:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d021      	beq.n	8005878 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005834:	4b0f      	ldr	r3, [pc, #60]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 8005836:	68da      	ldr	r2, [r3, #12]
 8005838:	490e      	ldr	r1, [pc, #56]	; (8005874 <HAL_GPIO_Init+0x2d0>)
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	4313      	orrs	r3, r2
 800583e:	60cb      	str	r3, [r1, #12]
 8005840:	e021      	b.n	8005886 <HAL_GPIO_Init+0x2e2>
 8005842:	bf00      	nop
 8005844:	10320000 	.word	0x10320000
 8005848:	10310000 	.word	0x10310000
 800584c:	10220000 	.word	0x10220000
 8005850:	10210000 	.word	0x10210000
 8005854:	10120000 	.word	0x10120000
 8005858:	10110000 	.word	0x10110000
 800585c:	40021000 	.word	0x40021000
 8005860:	40010000 	.word	0x40010000
 8005864:	40010800 	.word	0x40010800
 8005868:	40010c00 	.word	0x40010c00
 800586c:	40011000 	.word	0x40011000
 8005870:	40011400 	.word	0x40011400
 8005874:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005878:	4b0b      	ldr	r3, [pc, #44]	; (80058a8 <HAL_GPIO_Init+0x304>)
 800587a:	68da      	ldr	r2, [r3, #12]
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	43db      	mvns	r3, r3
 8005880:	4909      	ldr	r1, [pc, #36]	; (80058a8 <HAL_GPIO_Init+0x304>)
 8005882:	4013      	ands	r3, r2
 8005884:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005888:	3301      	adds	r3, #1
 800588a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	fa22 f303 	lsr.w	r3, r2, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	f47f ae8e 	bne.w	80055b8 <HAL_GPIO_Init+0x14>
  }
}
 800589c:	bf00      	nop
 800589e:	bf00      	nop
 80058a0:	372c      	adds	r7, #44	; 0x2c
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bc80      	pop	{r7}
 80058a6:	4770      	bx	lr
 80058a8:	40010400 	.word	0x40010400

080058ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	460b      	mov	r3, r1
 80058b6:	807b      	strh	r3, [r7, #2]
 80058b8:	4613      	mov	r3, r2
 80058ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80058bc:	787b      	ldrb	r3, [r7, #1]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d003      	beq.n	80058ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80058c2:	887a      	ldrh	r2, [r7, #2]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80058c8:	e003      	b.n	80058d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80058ca:	887b      	ldrh	r3, [r7, #2]
 80058cc:	041a      	lsls	r2, r3, #16
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	611a      	str	r2, [r3, #16]
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr

080058dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80058ee:	887a      	ldrh	r2, [r7, #2]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4013      	ands	r3, r2
 80058f4:	041a      	lsls	r2, r3, #16
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	43d9      	mvns	r1, r3
 80058fa:	887b      	ldrh	r3, [r7, #2]
 80058fc:	400b      	ands	r3, r1
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	611a      	str	r2, [r3, #16]
}
 8005904:	bf00      	nop
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	bc80      	pop	{r7}
 800590c:	4770      	bx	lr
	...

08005910 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e12b      	b.n	8005b7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005928:	b2db      	uxtb	r3, r3
 800592a:	2b00      	cmp	r3, #0
 800592c:	d106      	bne.n	800593c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7ff fa92 	bl	8004e60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2224      	movs	r2, #36	; 0x24
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 0201 	bic.w	r2, r2, #1
 8005952:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005962:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005972:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005974:	f002 f84e 	bl	8007a14 <HAL_RCC_GetPCLK1Freq>
 8005978:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	4a81      	ldr	r2, [pc, #516]	; (8005b84 <HAL_I2C_Init+0x274>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d807      	bhi.n	8005994 <HAL_I2C_Init+0x84>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4a80      	ldr	r2, [pc, #512]	; (8005b88 <HAL_I2C_Init+0x278>)
 8005988:	4293      	cmp	r3, r2
 800598a:	bf94      	ite	ls
 800598c:	2301      	movls	r3, #1
 800598e:	2300      	movhi	r3, #0
 8005990:	b2db      	uxtb	r3, r3
 8005992:	e006      	b.n	80059a2 <HAL_I2C_Init+0x92>
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	4a7d      	ldr	r2, [pc, #500]	; (8005b8c <HAL_I2C_Init+0x27c>)
 8005998:	4293      	cmp	r3, r2
 800599a:	bf94      	ite	ls
 800599c:	2301      	movls	r3, #1
 800599e:	2300      	movhi	r3, #0
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e0e7      	b.n	8005b7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	4a78      	ldr	r2, [pc, #480]	; (8005b90 <HAL_I2C_Init+0x280>)
 80059ae:	fba2 2303 	umull	r2, r3, r2, r3
 80059b2:	0c9b      	lsrs	r3, r3, #18
 80059b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6a1b      	ldr	r3, [r3, #32]
 80059d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	4a6a      	ldr	r2, [pc, #424]	; (8005b84 <HAL_I2C_Init+0x274>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d802      	bhi.n	80059e4 <HAL_I2C_Init+0xd4>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	3301      	adds	r3, #1
 80059e2:	e009      	b.n	80059f8 <HAL_I2C_Init+0xe8>
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80059ea:	fb02 f303 	mul.w	r3, r2, r3
 80059ee:	4a69      	ldr	r2, [pc, #420]	; (8005b94 <HAL_I2C_Init+0x284>)
 80059f0:	fba2 2303 	umull	r2, r3, r2, r3
 80059f4:	099b      	lsrs	r3, r3, #6
 80059f6:	3301      	adds	r3, #1
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	6812      	ldr	r2, [r2, #0]
 80059fc:	430b      	orrs	r3, r1
 80059fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005a0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	495c      	ldr	r1, [pc, #368]	; (8005b84 <HAL_I2C_Init+0x274>)
 8005a14:	428b      	cmp	r3, r1
 8005a16:	d819      	bhi.n	8005a4c <HAL_I2C_Init+0x13c>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	1e59      	subs	r1, r3, #1
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a26:	1c59      	adds	r1, r3, #1
 8005a28:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005a2c:	400b      	ands	r3, r1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00a      	beq.n	8005a48 <HAL_I2C_Init+0x138>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	1e59      	subs	r1, r3, #1
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	005b      	lsls	r3, r3, #1
 8005a3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a40:	3301      	adds	r3, #1
 8005a42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a46:	e051      	b.n	8005aec <HAL_I2C_Init+0x1dc>
 8005a48:	2304      	movs	r3, #4
 8005a4a:	e04f      	b.n	8005aec <HAL_I2C_Init+0x1dc>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d111      	bne.n	8005a78 <HAL_I2C_Init+0x168>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	1e58      	subs	r0, r3, #1
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6859      	ldr	r1, [r3, #4]
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	440b      	add	r3, r1
 8005a62:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a66:	3301      	adds	r3, #1
 8005a68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	bf0c      	ite	eq
 8005a70:	2301      	moveq	r3, #1
 8005a72:	2300      	movne	r3, #0
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	e012      	b.n	8005a9e <HAL_I2C_Init+0x18e>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	1e58      	subs	r0, r3, #1
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6859      	ldr	r1, [r3, #4]
 8005a80:	460b      	mov	r3, r1
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	0099      	lsls	r1, r3, #2
 8005a88:	440b      	add	r3, r1
 8005a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a8e:	3301      	adds	r3, #1
 8005a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	bf0c      	ite	eq
 8005a98:	2301      	moveq	r3, #1
 8005a9a:	2300      	movne	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d001      	beq.n	8005aa6 <HAL_I2C_Init+0x196>
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e022      	b.n	8005aec <HAL_I2C_Init+0x1dc>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10e      	bne.n	8005acc <HAL_I2C_Init+0x1bc>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	1e58      	subs	r0, r3, #1
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6859      	ldr	r1, [r3, #4]
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	005b      	lsls	r3, r3, #1
 8005aba:	440b      	add	r3, r1
 8005abc:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ac6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005aca:	e00f      	b.n	8005aec <HAL_I2C_Init+0x1dc>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	1e58      	subs	r0, r3, #1
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6859      	ldr	r1, [r3, #4]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	440b      	add	r3, r1
 8005ada:	0099      	lsls	r1, r3, #2
 8005adc:	440b      	add	r3, r1
 8005ade:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ae8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005aec:	6879      	ldr	r1, [r7, #4]
 8005aee:	6809      	ldr	r1, [r1, #0]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	69da      	ldr	r2, [r3, #28]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	431a      	orrs	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	430a      	orrs	r2, r1
 8005b0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005b1a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	6911      	ldr	r1, [r2, #16]
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	68d2      	ldr	r2, [r2, #12]
 8005b26:	4311      	orrs	r1, r2
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	6812      	ldr	r2, [r2, #0]
 8005b2c:	430b      	orrs	r3, r1
 8005b2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695a      	ldr	r2, [r3, #20]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	431a      	orrs	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f042 0201 	orr.w	r2, r2, #1
 8005b5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2220      	movs	r2, #32
 8005b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3710      	adds	r7, #16
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	000186a0 	.word	0x000186a0
 8005b88:	001e847f 	.word	0x001e847f
 8005b8c:	003d08ff 	.word	0x003d08ff
 8005b90:	431bde83 	.word	0x431bde83
 8005b94:	10624dd3 	.word	0x10624dd3

08005b98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af02      	add	r7, sp, #8
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	607a      	str	r2, [r7, #4]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	817b      	strh	r3, [r7, #10]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005bac:	f7ff fbbe 	bl	800532c <HAL_GetTick>
 8005bb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b20      	cmp	r3, #32
 8005bbc:	f040 80e0 	bne.w	8005d80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	2319      	movs	r3, #25
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	4970      	ldr	r1, [pc, #448]	; (8005d8c <HAL_I2C_Master_Transmit+0x1f4>)
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f001 f972 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005bd6:	2302      	movs	r3, #2
 8005bd8:	e0d3      	b.n	8005d82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d101      	bne.n	8005be8 <HAL_I2C_Master_Transmit+0x50>
 8005be4:	2302      	movs	r3, #2
 8005be6:	e0cc      	b.n	8005d82 <HAL_I2C_Master_Transmit+0x1ea>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d007      	beq.n	8005c0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f042 0201 	orr.w	r2, r2, #1
 8005c0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2221      	movs	r2, #33	; 0x21
 8005c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2210      	movs	r2, #16
 8005c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	893a      	ldrh	r2, [r7, #8]
 8005c3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	4a50      	ldr	r2, [pc, #320]	; (8005d90 <HAL_I2C_Master_Transmit+0x1f8>)
 8005c4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005c50:	8979      	ldrh	r1, [r7, #10]
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	6a3a      	ldr	r2, [r7, #32]
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	f000 fe5e 	bl	8006918 <I2C_MasterRequestWrite>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e08d      	b.n	8005d82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c66:	2300      	movs	r3, #0
 8005c68:	613b      	str	r3, [r7, #16]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	613b      	str	r3, [r7, #16]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	613b      	str	r3, [r7, #16]
 8005c7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005c7c:	e066      	b.n	8005d4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c7e:	697a      	ldr	r2, [r7, #20]
 8005c80:	6a39      	ldr	r1, [r7, #32]
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f001 f9ec 	bl	8007060 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00d      	beq.n	8005caa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	d107      	bne.n	8005ca6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ca4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e06b      	b.n	8005d82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cae:	781a      	ldrb	r2, [r3, #0]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	695b      	ldr	r3, [r3, #20]
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b04      	cmp	r3, #4
 8005ce6:	d11b      	bne.n	8005d20 <HAL_I2C_Master_Transmit+0x188>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d017      	beq.n	8005d20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf4:	781a      	ldrb	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d00:	1c5a      	adds	r2, r3, #1
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	6a39      	ldr	r1, [r7, #32]
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f001 f9dc 	bl	80070e2 <I2C_WaitOnBTFFlagUntilTimeout>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00d      	beq.n	8005d4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d34:	2b04      	cmp	r3, #4
 8005d36:	d107      	bne.n	8005d48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e01a      	b.n	8005d82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d194      	bne.n	8005c7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2220      	movs	r2, #32
 8005d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2200      	movs	r2, #0
 8005d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	e000      	b.n	8005d82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005d80:	2302      	movs	r3, #2
  }
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3718      	adds	r7, #24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	00100002 	.word	0x00100002
 8005d90:	ffff0000 	.word	0xffff0000

08005d94 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b08c      	sub	sp, #48	; 0x30
 8005d98:	af02      	add	r7, sp, #8
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	607a      	str	r2, [r7, #4]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	460b      	mov	r3, r1
 8005da2:	817b      	strh	r3, [r7, #10]
 8005da4:	4613      	mov	r3, r2
 8005da6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005da8:	2300      	movs	r3, #0
 8005daa:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005dac:	f7ff fabe 	bl	800532c <HAL_GetTick>
 8005db0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	2b20      	cmp	r3, #32
 8005dbc:	f040 823f 	bne.w	800623e <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	2319      	movs	r3, #25
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	497f      	ldr	r1, [pc, #508]	; (8005fc8 <HAL_I2C_Master_Receive+0x234>)
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	f001 f872 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	e232      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d101      	bne.n	8005de8 <HAL_I2C_Master_Receive+0x54>
 8005de4:	2302      	movs	r3, #2
 8005de6:	e22b      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d007      	beq.n	8005e0e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0201 	orr.w	r2, r2, #1
 8005e0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2222      	movs	r2, #34	; 0x22
 8005e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2210      	movs	r2, #16
 8005e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	893a      	ldrh	r2, [r7, #8]
 8005e3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4a5f      	ldr	r2, [pc, #380]	; (8005fcc <HAL_I2C_Master_Receive+0x238>)
 8005e4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005e50:	8979      	ldrh	r1, [r7, #10]
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f000 fde0 	bl	8006a1c <I2C_MasterRequestRead>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e1ec      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d113      	bne.n	8005e96 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e6e:	2300      	movs	r3, #0
 8005e70:	61fb      	str	r3, [r7, #28]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	61fb      	str	r3, [r7, #28]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	61fb      	str	r3, [r7, #28]
 8005e82:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e92:	601a      	str	r2, [r3, #0]
 8005e94:	e1c0      	b.n	8006218 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d11e      	bne.n	8005edc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005eae:	b672      	cpsid	i
}
 8005eb0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	61bb      	str	r3, [r7, #24]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	61bb      	str	r3, [r7, #24]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	61bb      	str	r3, [r7, #24]
 8005ec6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ed6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005ed8:	b662      	cpsie	i
}
 8005eda:	e035      	b.n	8005f48 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d11e      	bne.n	8005f22 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ef2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005ef4:	b672      	cpsid	i
}
 8005ef6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ef8:	2300      	movs	r3, #0
 8005efa:	617b      	str	r3, [r7, #20]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	699b      	ldr	r3, [r3, #24]
 8005f0a:	617b      	str	r3, [r7, #20]
 8005f0c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f1c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005f1e:	b662      	cpsie	i
}
 8005f20:	e012      	b.n	8005f48 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005f30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f32:	2300      	movs	r3, #0
 8005f34:	613b      	str	r3, [r7, #16]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	613b      	str	r3, [r7, #16]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	613b      	str	r3, [r7, #16]
 8005f46:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005f48:	e166      	b.n	8006218 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f4e:	2b03      	cmp	r3, #3
 8005f50:	f200 811f 	bhi.w	8006192 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d123      	bne.n	8005fa4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f001 f8ff 	bl	8007164 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e167      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	691a      	ldr	r2, [r3, #16]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7a:	b2d2      	uxtb	r2, r2
 8005f7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f8c:	3b01      	subs	r3, #1
 8005f8e:	b29a      	uxth	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005fa2:	e139      	b.n	8006218 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d152      	bne.n	8006052 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	4906      	ldr	r1, [pc, #24]	; (8005fd0 <HAL_I2C_Master_Receive+0x23c>)
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f000 ff7c 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d008      	beq.n	8005fd4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e13c      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
 8005fc6:	bf00      	nop
 8005fc8:	00100002 	.word	0x00100002
 8005fcc:	ffff0000 	.word	0xffff0000
 8005fd0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005fd4:	b672      	cpsid	i
}
 8005fd6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fe6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	691a      	ldr	r2, [r3, #16]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff2:	b2d2      	uxtb	r2, r2
 8005ff4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ffa:	1c5a      	adds	r2, r3, #1
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006004:	3b01      	subs	r3, #1
 8006006:	b29a      	uxth	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	3b01      	subs	r3, #1
 8006014:	b29a      	uxth	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800601a:	b662      	cpsie	i
}
 800601c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	691a      	ldr	r2, [r3, #16]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006028:	b2d2      	uxtb	r2, r2
 800602a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006030:	1c5a      	adds	r2, r3, #1
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800603a:	3b01      	subs	r3, #1
 800603c:	b29a      	uxth	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006046:	b29b      	uxth	r3, r3
 8006048:	3b01      	subs	r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006050:	e0e2      	b.n	8006218 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006058:	2200      	movs	r2, #0
 800605a:	497b      	ldr	r1, [pc, #492]	; (8006248 <HAL_I2C_Master_Receive+0x4b4>)
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 ff29 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d001      	beq.n	800606c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e0e9      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800607a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800607c:	b672      	cpsid	i
}
 800607e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	691a      	ldr	r2, [r3, #16]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	b2d2      	uxtb	r2, r2
 800608c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006092:	1c5a      	adds	r2, r3, #1
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800609c:	3b01      	subs	r3, #1
 800609e:	b29a      	uxth	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	3b01      	subs	r3, #1
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80060b2:	4b66      	ldr	r3, [pc, #408]	; (800624c <HAL_I2C_Master_Receive+0x4b8>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	08db      	lsrs	r3, r3, #3
 80060b8:	4a65      	ldr	r2, [pc, #404]	; (8006250 <HAL_I2C_Master_Receive+0x4bc>)
 80060ba:	fba2 2303 	umull	r2, r3, r2, r3
 80060be:	0a1a      	lsrs	r2, r3, #8
 80060c0:	4613      	mov	r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	4413      	add	r3, r2
 80060c6:	00da      	lsls	r2, r3, #3
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80060cc:	6a3b      	ldr	r3, [r7, #32]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80060d2:	6a3b      	ldr	r3, [r7, #32]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d118      	bne.n	800610a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2220      	movs	r2, #32
 80060e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f2:	f043 0220 	orr.w	r2, r3, #32
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80060fa:	b662      	cpsie	i
}
 80060fc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e09a      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	f003 0304 	and.w	r3, r3, #4
 8006114:	2b04      	cmp	r3, #4
 8006116:	d1d9      	bne.n	80060cc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006126:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691a      	ldr	r2, [r3, #16]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	b2d2      	uxtb	r2, r2
 8006134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613a:	1c5a      	adds	r2, r3, #1
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006144:	3b01      	subs	r3, #1
 8006146:	b29a      	uxth	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006150:	b29b      	uxth	r3, r3
 8006152:	3b01      	subs	r3, #1
 8006154:	b29a      	uxth	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800615a:	b662      	cpsie	i
}
 800615c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	691a      	ldr	r2, [r3, #16]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006168:	b2d2      	uxtb	r2, r2
 800616a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006170:	1c5a      	adds	r2, r3, #1
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006186:	b29b      	uxth	r3, r3
 8006188:	3b01      	subs	r3, #1
 800618a:	b29a      	uxth	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006190:	e042      	b.n	8006218 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006194:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f000 ffe4 	bl	8007164 <I2C_WaitOnRXNEFlagUntilTimeout>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d001      	beq.n	80061a6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e04c      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	691a      	ldr	r2, [r3, #16]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b0:	b2d2      	uxtb	r2, r2
 80061b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b8:	1c5a      	adds	r2, r3, #1
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ce:	b29b      	uxth	r3, r3
 80061d0:	3b01      	subs	r3, #1
 80061d2:	b29a      	uxth	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	f003 0304 	and.w	r3, r3, #4
 80061e2:	2b04      	cmp	r3, #4
 80061e4:	d118      	bne.n	8006218 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	691a      	ldr	r2, [r3, #16]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f0:	b2d2      	uxtb	r2, r2
 80061f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f8:	1c5a      	adds	r2, r3, #1
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006202:	3b01      	subs	r3, #1
 8006204:	b29a      	uxth	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800620e:	b29b      	uxth	r3, r3
 8006210:	3b01      	subs	r3, #1
 8006212:	b29a      	uxth	r2, r3
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800621c:	2b00      	cmp	r3, #0
 800621e:	f47f ae94 	bne.w	8005f4a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2220      	movs	r2, #32
 8006226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800623a:	2300      	movs	r3, #0
 800623c:	e000      	b.n	8006240 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 800623e:	2302      	movs	r3, #2
  }
}
 8006240:	4618      	mov	r0, r3
 8006242:	3728      	adds	r7, #40	; 0x28
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	00010004 	.word	0x00010004
 800624c:	20000008 	.word	0x20000008
 8006250:	14f8b589 	.word	0x14f8b589

08006254 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b088      	sub	sp, #32
 8006258:	af02      	add	r7, sp, #8
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	4608      	mov	r0, r1
 800625e:	4611      	mov	r1, r2
 8006260:	461a      	mov	r2, r3
 8006262:	4603      	mov	r3, r0
 8006264:	817b      	strh	r3, [r7, #10]
 8006266:	460b      	mov	r3, r1
 8006268:	813b      	strh	r3, [r7, #8]
 800626a:	4613      	mov	r3, r2
 800626c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800626e:	f7ff f85d 	bl	800532c <HAL_GetTick>
 8006272:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b20      	cmp	r3, #32
 800627e:	f040 80d9 	bne.w	8006434 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	2319      	movs	r3, #25
 8006288:	2201      	movs	r2, #1
 800628a:	496d      	ldr	r1, [pc, #436]	; (8006440 <HAL_I2C_Mem_Write+0x1ec>)
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	f000 fe11 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d001      	beq.n	800629c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006298:	2302      	movs	r3, #2
 800629a:	e0cc      	b.n	8006436 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d101      	bne.n	80062aa <HAL_I2C_Mem_Write+0x56>
 80062a6:	2302      	movs	r3, #2
 80062a8:	e0c5      	b.n	8006436 <HAL_I2C_Mem_Write+0x1e2>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2201      	movs	r2, #1
 80062ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d007      	beq.n	80062d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f042 0201 	orr.w	r2, r2, #1
 80062ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2221      	movs	r2, #33	; 0x21
 80062e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2240      	movs	r2, #64	; 0x40
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6a3a      	ldr	r2, [r7, #32]
 80062fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006300:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006306:	b29a      	uxth	r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	4a4d      	ldr	r2, [pc, #308]	; (8006444 <HAL_I2C_Mem_Write+0x1f0>)
 8006310:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006312:	88f8      	ldrh	r0, [r7, #6]
 8006314:	893a      	ldrh	r2, [r7, #8]
 8006316:	8979      	ldrh	r1, [r7, #10]
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	9301      	str	r3, [sp, #4]
 800631c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	4603      	mov	r3, r0
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 fc48 	bl	8006bb8 <I2C_RequestMemoryWrite>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d052      	beq.n	80063d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e081      	b.n	8006436 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f000 fe92 	bl	8007060 <I2C_WaitOnTXEFlagUntilTimeout>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00d      	beq.n	800635e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006346:	2b04      	cmp	r3, #4
 8006348:	d107      	bne.n	800635a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006358:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e06b      	b.n	8006436 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006362:	781a      	ldrb	r2, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636e:	1c5a      	adds	r2, r3, #1
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006378:	3b01      	subs	r3, #1
 800637a:	b29a      	uxth	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006384:	b29b      	uxth	r3, r3
 8006386:	3b01      	subs	r3, #1
 8006388:	b29a      	uxth	r2, r3
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	695b      	ldr	r3, [r3, #20]
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b04      	cmp	r3, #4
 800639a:	d11b      	bne.n	80063d4 <HAL_I2C_Mem_Write+0x180>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d017      	beq.n	80063d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a8:	781a      	ldrb	r2, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	1c5a      	adds	r2, r3, #1
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063be:	3b01      	subs	r3, #1
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	3b01      	subs	r3, #1
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1aa      	bne.n	8006332 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f000 fe7e 	bl	80070e2 <I2C_WaitOnBTFFlagUntilTimeout>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00d      	beq.n	8006408 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f0:	2b04      	cmp	r3, #4
 80063f2:	d107      	bne.n	8006404 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006402:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e016      	b.n	8006436 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006416:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2220      	movs	r2, #32
 800641c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006430:	2300      	movs	r3, #0
 8006432:	e000      	b.n	8006436 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006434:	2302      	movs	r3, #2
  }
}
 8006436:	4618      	mov	r0, r3
 8006438:	3718      	adds	r7, #24
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
 800643e:	bf00      	nop
 8006440:	00100002 	.word	0x00100002
 8006444:	ffff0000 	.word	0xffff0000

08006448 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b08c      	sub	sp, #48	; 0x30
 800644c:	af02      	add	r7, sp, #8
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	4608      	mov	r0, r1
 8006452:	4611      	mov	r1, r2
 8006454:	461a      	mov	r2, r3
 8006456:	4603      	mov	r3, r0
 8006458:	817b      	strh	r3, [r7, #10]
 800645a:	460b      	mov	r3, r1
 800645c:	813b      	strh	r3, [r7, #8]
 800645e:	4613      	mov	r3, r2
 8006460:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006462:	2300      	movs	r3, #0
 8006464:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006466:	f7fe ff61 	bl	800532c <HAL_GetTick>
 800646a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006472:	b2db      	uxtb	r3, r3
 8006474:	2b20      	cmp	r3, #32
 8006476:	f040 8244 	bne.w	8006902 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	2319      	movs	r3, #25
 8006480:	2201      	movs	r2, #1
 8006482:	4982      	ldr	r1, [pc, #520]	; (800668c <HAL_I2C_Mem_Read+0x244>)
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f000 fd15 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006490:	2302      	movs	r3, #2
 8006492:	e237      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800649a:	2b01      	cmp	r3, #1
 800649c:	d101      	bne.n	80064a2 <HAL_I2C_Mem_Read+0x5a>
 800649e:	2302      	movs	r3, #2
 80064a0:	e230      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0301 	and.w	r3, r3, #1
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d007      	beq.n	80064c8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f042 0201 	orr.w	r2, r2, #1
 80064c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2222      	movs	r2, #34	; 0x22
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2240      	movs	r2, #64	; 0x40
 80064e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80064f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064fe:	b29a      	uxth	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	4a62      	ldr	r2, [pc, #392]	; (8006690 <HAL_I2C_Mem_Read+0x248>)
 8006508:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800650a:	88f8      	ldrh	r0, [r7, #6]
 800650c:	893a      	ldrh	r2, [r7, #8]
 800650e:	8979      	ldrh	r1, [r7, #10]
 8006510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006512:	9301      	str	r3, [sp, #4]
 8006514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	4603      	mov	r3, r0
 800651a:	68f8      	ldr	r0, [r7, #12]
 800651c:	f000 fbe2 	bl	8006ce4 <I2C_RequestMemoryRead>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e1ec      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800652e:	2b00      	cmp	r3, #0
 8006530:	d113      	bne.n	800655a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006532:	2300      	movs	r3, #0
 8006534:	61fb      	str	r3, [r7, #28]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	61fb      	str	r3, [r7, #28]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	699b      	ldr	r3, [r3, #24]
 8006544:	61fb      	str	r3, [r7, #28]
 8006546:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006556:	601a      	str	r2, [r3, #0]
 8006558:	e1c0      	b.n	80068dc <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800655e:	2b01      	cmp	r3, #1
 8006560:	d11e      	bne.n	80065a0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006570:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006572:	b672      	cpsid	i
}
 8006574:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006576:	2300      	movs	r3, #0
 8006578:	61bb      	str	r3, [r7, #24]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	695b      	ldr	r3, [r3, #20]
 8006580:	61bb      	str	r3, [r7, #24]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	61bb      	str	r3, [r7, #24]
 800658a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800659a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800659c:	b662      	cpsie	i
}
 800659e:	e035      	b.n	800660c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d11e      	bne.n	80065e6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80065b8:	b672      	cpsid	i
}
 80065ba:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065bc:	2300      	movs	r3, #0
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	617b      	str	r3, [r7, #20]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	617b      	str	r3, [r7, #20]
 80065d0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80065e2:	b662      	cpsie	i
}
 80065e4:	e012      	b.n	800660c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065f4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065f6:	2300      	movs	r3, #0
 80065f8:	613b      	str	r3, [r7, #16]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	695b      	ldr	r3, [r3, #20]
 8006600:	613b      	str	r3, [r7, #16]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	613b      	str	r3, [r7, #16]
 800660a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800660c:	e166      	b.n	80068dc <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006612:	2b03      	cmp	r3, #3
 8006614:	f200 811f 	bhi.w	8006856 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800661c:	2b01      	cmp	r3, #1
 800661e:	d123      	bne.n	8006668 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006622:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f000 fd9d 	bl	8007164 <I2C_WaitOnRXNEFlagUntilTimeout>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d001      	beq.n	8006634 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e167      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	691a      	ldr	r2, [r3, #16]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663e:	b2d2      	uxtb	r2, r2
 8006640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006646:	1c5a      	adds	r2, r3, #1
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006650:	3b01      	subs	r3, #1
 8006652:	b29a      	uxth	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006666:	e139      	b.n	80068dc <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800666c:	2b02      	cmp	r3, #2
 800666e:	d152      	bne.n	8006716 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006672:	9300      	str	r3, [sp, #0]
 8006674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006676:	2200      	movs	r2, #0
 8006678:	4906      	ldr	r1, [pc, #24]	; (8006694 <HAL_I2C_Mem_Read+0x24c>)
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	f000 fc1a 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d008      	beq.n	8006698 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e13c      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
 800668a:	bf00      	nop
 800668c:	00100002 	.word	0x00100002
 8006690:	ffff0000 	.word	0xffff0000
 8006694:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006698:	b672      	cpsid	i
}
 800669a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	691a      	ldr	r2, [r3, #16]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b6:	b2d2      	uxtb	r2, r2
 80066b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066be:	1c5a      	adds	r2, r3, #1
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066c8:	3b01      	subs	r3, #1
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	3b01      	subs	r3, #1
 80066d8:	b29a      	uxth	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80066de:	b662      	cpsie	i
}
 80066e0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	691a      	ldr	r2, [r3, #16]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ec:	b2d2      	uxtb	r2, r2
 80066ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f4:	1c5a      	adds	r2, r3, #1
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066fe:	3b01      	subs	r3, #1
 8006700:	b29a      	uxth	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800670a:	b29b      	uxth	r3, r3
 800670c:	3b01      	subs	r3, #1
 800670e:	b29a      	uxth	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006714:	e0e2      	b.n	80068dc <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671c:	2200      	movs	r2, #0
 800671e:	497b      	ldr	r1, [pc, #492]	; (800690c <HAL_I2C_Mem_Read+0x4c4>)
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f000 fbc7 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d001      	beq.n	8006730 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e0e9      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800673e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006740:	b672      	cpsid	i
}
 8006742:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	691a      	ldr	r2, [r3, #16]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674e:	b2d2      	uxtb	r2, r2
 8006750:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006756:	1c5a      	adds	r2, r3, #1
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006760:	3b01      	subs	r3, #1
 8006762:	b29a      	uxth	r2, r3
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800676c:	b29b      	uxth	r3, r3
 800676e:	3b01      	subs	r3, #1
 8006770:	b29a      	uxth	r2, r3
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006776:	4b66      	ldr	r3, [pc, #408]	; (8006910 <HAL_I2C_Mem_Read+0x4c8>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	08db      	lsrs	r3, r3, #3
 800677c:	4a65      	ldr	r2, [pc, #404]	; (8006914 <HAL_I2C_Mem_Read+0x4cc>)
 800677e:	fba2 2303 	umull	r2, r3, r2, r3
 8006782:	0a1a      	lsrs	r2, r3, #8
 8006784:	4613      	mov	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4413      	add	r3, r2
 800678a:	00da      	lsls	r2, r3, #3
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	3b01      	subs	r3, #1
 8006794:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d118      	bne.n	80067ce <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b6:	f043 0220 	orr.w	r2, r3, #32
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80067be:	b662      	cpsie	i
}
 80067c0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e09a      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	f003 0304 	and.w	r3, r3, #4
 80067d8:	2b04      	cmp	r3, #4
 80067da:	d1d9      	bne.n	8006790 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	691a      	ldr	r2, [r3, #16]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f6:	b2d2      	uxtb	r2, r2
 80067f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fe:	1c5a      	adds	r2, r3, #1
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006814:	b29b      	uxth	r3, r3
 8006816:	3b01      	subs	r3, #1
 8006818:	b29a      	uxth	r2, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800681e:	b662      	cpsie	i
}
 8006820:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	691a      	ldr	r2, [r3, #16]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	b2d2      	uxtb	r2, r2
 800682e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	1c5a      	adds	r2, r3, #1
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800683e:	3b01      	subs	r3, #1
 8006840:	b29a      	uxth	r2, r3
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800684a:	b29b      	uxth	r3, r3
 800684c:	3b01      	subs	r3, #1
 800684e:	b29a      	uxth	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006854:	e042      	b.n	80068dc <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006858:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 fc82 	bl	8007164 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d001      	beq.n	800686a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e04c      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	691a      	ldr	r2, [r3, #16]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006874:	b2d2      	uxtb	r2, r2
 8006876:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687c:	1c5a      	adds	r2, r3, #1
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006886:	3b01      	subs	r3, #1
 8006888:	b29a      	uxth	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	f003 0304 	and.w	r3, r3, #4
 80068a6:	2b04      	cmp	r3, #4
 80068a8:	d118      	bne.n	80068dc <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	691a      	ldr	r2, [r3, #16]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b4:	b2d2      	uxtb	r2, r2
 80068b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	1c5a      	adds	r2, r3, #1
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068c6:	3b01      	subs	r3, #1
 80068c8:	b29a      	uxth	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	3b01      	subs	r3, #1
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f47f ae94 	bne.w	800660e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2220      	movs	r2, #32
 80068ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80068fe:	2300      	movs	r3, #0
 8006900:	e000      	b.n	8006904 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8006902:	2302      	movs	r3, #2
  }
}
 8006904:	4618      	mov	r0, r3
 8006906:	3728      	adds	r7, #40	; 0x28
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}
 800690c:	00010004 	.word	0x00010004
 8006910:	20000008 	.word	0x20000008
 8006914:	14f8b589 	.word	0x14f8b589

08006918 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b088      	sub	sp, #32
 800691c:	af02      	add	r7, sp, #8
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	607a      	str	r2, [r7, #4]
 8006922:	603b      	str	r3, [r7, #0]
 8006924:	460b      	mov	r3, r1
 8006926:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	2b08      	cmp	r3, #8
 8006932:	d006      	beq.n	8006942 <I2C_MasterRequestWrite+0x2a>
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d003      	beq.n	8006942 <I2C_MasterRequestWrite+0x2a>
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006940:	d108      	bne.n	8006954 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006950:	601a      	str	r2, [r3, #0]
 8006952:	e00b      	b.n	800696c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006958:	2b12      	cmp	r3, #18
 800695a:	d107      	bne.n	800696c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800696a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f000 fa9b 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00d      	beq.n	80069a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800698e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006992:	d103      	bne.n	800699c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f44f 7200 	mov.w	r2, #512	; 0x200
 800699a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e035      	b.n	8006a0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069a8:	d108      	bne.n	80069bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80069aa:	897b      	ldrh	r3, [r7, #10]
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	461a      	mov	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80069b8:	611a      	str	r2, [r3, #16]
 80069ba:	e01b      	b.n	80069f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80069bc:	897b      	ldrh	r3, [r7, #10]
 80069be:	11db      	asrs	r3, r3, #7
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	f003 0306 	and.w	r3, r3, #6
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	f063 030f 	orn	r3, r3, #15
 80069cc:	b2da      	uxtb	r2, r3
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	490e      	ldr	r1, [pc, #56]	; (8006a14 <I2C_MasterRequestWrite+0xfc>)
 80069da:	68f8      	ldr	r0, [r7, #12]
 80069dc:	f000 fac1 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d001      	beq.n	80069ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e010      	b.n	8006a0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80069ea:	897b      	ldrh	r3, [r7, #10]
 80069ec:	b2da      	uxtb	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	4907      	ldr	r1, [pc, #28]	; (8006a18 <I2C_MasterRequestWrite+0x100>)
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f000 fab1 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d001      	beq.n	8006a0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3718      	adds	r7, #24
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	00010008 	.word	0x00010008
 8006a18:	00010002 	.word	0x00010002

08006a1c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b088      	sub	sp, #32
 8006a20:	af02      	add	r7, sp, #8
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	607a      	str	r2, [r7, #4]
 8006a26:	603b      	str	r3, [r7, #0]
 8006a28:	460b      	mov	r3, r1
 8006a2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a30:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a40:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d006      	beq.n	8006a56 <I2C_MasterRequestRead+0x3a>
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d003      	beq.n	8006a56 <I2C_MasterRequestRead+0x3a>
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a54:	d108      	bne.n	8006a68 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	e00b      	b.n	8006a80 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a6c:	2b11      	cmp	r3, #17
 8006a6e:	d107      	bne.n	8006a80 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a7e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006a8c:	68f8      	ldr	r0, [r7, #12]
 8006a8e:	f000 fa11 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00d      	beq.n	8006ab4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006aa6:	d103      	bne.n	8006ab0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006aae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e079      	b.n	8006ba8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006abc:	d108      	bne.n	8006ad0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006abe:	897b      	ldrh	r3, [r7, #10]
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	f043 0301 	orr.w	r3, r3, #1
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	611a      	str	r2, [r3, #16]
 8006ace:	e05f      	b.n	8006b90 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006ad0:	897b      	ldrh	r3, [r7, #10]
 8006ad2:	11db      	asrs	r3, r3, #7
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	f003 0306 	and.w	r3, r3, #6
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	f063 030f 	orn	r3, r3, #15
 8006ae0:	b2da      	uxtb	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	4930      	ldr	r1, [pc, #192]	; (8006bb0 <I2C_MasterRequestRead+0x194>)
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f000 fa37 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e054      	b.n	8006ba8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006afe:	897b      	ldrh	r3, [r7, #10]
 8006b00:	b2da      	uxtb	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	4929      	ldr	r1, [pc, #164]	; (8006bb4 <I2C_MasterRequestRead+0x198>)
 8006b0e:	68f8      	ldr	r0, [r7, #12]
 8006b10:	f000 fa27 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d001      	beq.n	8006b1e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e044      	b.n	8006ba8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b1e:	2300      	movs	r3, #0
 8006b20:	613b      	str	r3, [r7, #16]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	695b      	ldr	r3, [r3, #20]
 8006b28:	613b      	str	r3, [r7, #16]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	613b      	str	r3, [r7, #16]
 8006b32:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b42:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 f9af 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00d      	beq.n	8006b78 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b6a:	d103      	bne.n	8006b74 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b72:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006b74:	2303      	movs	r3, #3
 8006b76:	e017      	b.n	8006ba8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006b78:	897b      	ldrh	r3, [r7, #10]
 8006b7a:	11db      	asrs	r3, r3, #7
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	f003 0306 	and.w	r3, r3, #6
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	f063 030e 	orn	r3, r3, #14
 8006b88:	b2da      	uxtb	r2, r3
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	4907      	ldr	r1, [pc, #28]	; (8006bb4 <I2C_MasterRequestRead+0x198>)
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 f9e3 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e000      	b.n	8006ba8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006ba6:	2300      	movs	r3, #0
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3718      	adds	r7, #24
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	00010008 	.word	0x00010008
 8006bb4:	00010002 	.word	0x00010002

08006bb8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b088      	sub	sp, #32
 8006bbc:	af02      	add	r7, sp, #8
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	4608      	mov	r0, r1
 8006bc2:	4611      	mov	r1, r2
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	817b      	strh	r3, [r7, #10]
 8006bca:	460b      	mov	r3, r1
 8006bcc:	813b      	strh	r3, [r7, #8]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006be0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	6a3b      	ldr	r3, [r7, #32]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f000 f960 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00d      	beq.n	8006c16 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c08:	d103      	bne.n	8006c12 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c12:	2303      	movs	r3, #3
 8006c14:	e05f      	b.n	8006cd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c16:	897b      	ldrh	r3, [r7, #10]
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c28:	6a3a      	ldr	r2, [r7, #32]
 8006c2a:	492d      	ldr	r1, [pc, #180]	; (8006ce0 <I2C_RequestMemoryWrite+0x128>)
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 f998 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e04c      	b.n	8006cd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	617b      	str	r3, [r7, #20]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	695b      	ldr	r3, [r3, #20]
 8006c46:	617b      	str	r3, [r7, #20]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	617b      	str	r3, [r7, #20]
 8006c50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c54:	6a39      	ldr	r1, [r7, #32]
 8006c56:	68f8      	ldr	r0, [r7, #12]
 8006c58:	f000 fa02 	bl	8007060 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00d      	beq.n	8006c7e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c66:	2b04      	cmp	r3, #4
 8006c68:	d107      	bne.n	8006c7a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e02b      	b.n	8006cd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c7e:	88fb      	ldrh	r3, [r7, #6]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d105      	bne.n	8006c90 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c84:	893b      	ldrh	r3, [r7, #8]
 8006c86:	b2da      	uxtb	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	611a      	str	r2, [r3, #16]
 8006c8e:	e021      	b.n	8006cd4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c90:	893b      	ldrh	r3, [r7, #8]
 8006c92:	0a1b      	lsrs	r3, r3, #8
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ca0:	6a39      	ldr	r1, [r7, #32]
 8006ca2:	68f8      	ldr	r0, [r7, #12]
 8006ca4:	f000 f9dc 	bl	8007060 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00d      	beq.n	8006cca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb2:	2b04      	cmp	r3, #4
 8006cb4:	d107      	bne.n	8006cc6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cc4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e005      	b.n	8006cd6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cca:	893b      	ldrh	r3, [r7, #8]
 8006ccc:	b2da      	uxtb	r2, r3
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3718      	adds	r7, #24
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	00010002 	.word	0x00010002

08006ce4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b088      	sub	sp, #32
 8006ce8:	af02      	add	r7, sp, #8
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	4608      	mov	r0, r1
 8006cee:	4611      	mov	r1, r2
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	817b      	strh	r3, [r7, #10]
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	813b      	strh	r3, [r7, #8]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d0c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d20:	9300      	str	r3, [sp, #0]
 8006d22:	6a3b      	ldr	r3, [r7, #32]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 f8c2 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00d      	beq.n	8006d52 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d44:	d103      	bne.n	8006d4e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	e0aa      	b.n	8006ea8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d52:	897b      	ldrh	r3, [r7, #10]
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	461a      	mov	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d64:	6a3a      	ldr	r2, [r7, #32]
 8006d66:	4952      	ldr	r1, [pc, #328]	; (8006eb0 <I2C_RequestMemoryRead+0x1cc>)
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 f8fa 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d001      	beq.n	8006d78 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e097      	b.n	8006ea8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d78:	2300      	movs	r3, #0
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	617b      	str	r3, [r7, #20]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	617b      	str	r3, [r7, #20]
 8006d8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d90:	6a39      	ldr	r1, [r7, #32]
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 f964 	bl	8007060 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00d      	beq.n	8006dba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	d107      	bne.n	8006db6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006db4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e076      	b.n	8006ea8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006dba:	88fb      	ldrh	r3, [r7, #6]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d105      	bne.n	8006dcc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dc0:	893b      	ldrh	r3, [r7, #8]
 8006dc2:	b2da      	uxtb	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	611a      	str	r2, [r3, #16]
 8006dca:	e021      	b.n	8006e10 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006dcc:	893b      	ldrh	r3, [r7, #8]
 8006dce:	0a1b      	lsrs	r3, r3, #8
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	b2da      	uxtb	r2, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ddc:	6a39      	ldr	r1, [r7, #32]
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	f000 f93e 	bl	8007060 <I2C_WaitOnTXEFlagUntilTimeout>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00d      	beq.n	8006e06 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dee:	2b04      	cmp	r3, #4
 8006df0:	d107      	bne.n	8006e02 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e050      	b.n	8006ea8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e06:	893b      	ldrh	r3, [r7, #8]
 8006e08:	b2da      	uxtb	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e12:	6a39      	ldr	r1, [r7, #32]
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 f923 	bl	8007060 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00d      	beq.n	8006e3c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e24:	2b04      	cmp	r3, #4
 8006e26:	d107      	bne.n	8006e38 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e36:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e035      	b.n	8006ea8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e4a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	6a3b      	ldr	r3, [r7, #32]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e58:	68f8      	ldr	r0, [r7, #12]
 8006e5a:	f000 f82b 	bl	8006eb4 <I2C_WaitOnFlagUntilTimeout>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00d      	beq.n	8006e80 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e72:	d103      	bne.n	8006e7c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	e013      	b.n	8006ea8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e80:	897b      	ldrh	r3, [r7, #10]
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	f043 0301 	orr.w	r3, r3, #1
 8006e88:	b2da      	uxtb	r2, r3
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e92:	6a3a      	ldr	r2, [r7, #32]
 8006e94:	4906      	ldr	r1, [pc, #24]	; (8006eb0 <I2C_RequestMemoryRead+0x1cc>)
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 f863 	bl	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d001      	beq.n	8006ea6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e000      	b.n	8006ea8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3718      	adds	r7, #24
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	00010002 	.word	0x00010002

08006eb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	603b      	str	r3, [r7, #0]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ec4:	e025      	b.n	8006f12 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ecc:	d021      	beq.n	8006f12 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ece:	f7fe fa2d 	bl	800532c <HAL_GetTick>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	683a      	ldr	r2, [r7, #0]
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d302      	bcc.n	8006ee4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d116      	bne.n	8006f12 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2220      	movs	r2, #32
 8006eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efe:	f043 0220 	orr.w	r2, r3, #32
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e023      	b.n	8006f5a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	0c1b      	lsrs	r3, r3, #16
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d10d      	bne.n	8006f38 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	43da      	mvns	r2, r3
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4013      	ands	r3, r2
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	bf0c      	ite	eq
 8006f2e:	2301      	moveq	r3, #1
 8006f30:	2300      	movne	r3, #0
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	461a      	mov	r2, r3
 8006f36:	e00c      	b.n	8006f52 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	43da      	mvns	r2, r3
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	4013      	ands	r3, r2
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	bf0c      	ite	eq
 8006f4a:	2301      	moveq	r3, #1
 8006f4c:	2300      	movne	r3, #0
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	461a      	mov	r2, r3
 8006f52:	79fb      	ldrb	r3, [r7, #7]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d0b6      	beq.n	8006ec6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b084      	sub	sp, #16
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	60f8      	str	r0, [r7, #12]
 8006f6a:	60b9      	str	r1, [r7, #8]
 8006f6c:	607a      	str	r2, [r7, #4]
 8006f6e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f70:	e051      	b.n	8007016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	695b      	ldr	r3, [r3, #20]
 8006f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f80:	d123      	bne.n	8006fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f90:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f9a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2220      	movs	r2, #32
 8006fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	f043 0204 	orr.w	r2, r3, #4
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e046      	b.n	8007058 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd0:	d021      	beq.n	8007016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fd2:	f7fe f9ab 	bl	800532c <HAL_GetTick>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d302      	bcc.n	8006fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d116      	bne.n	8007016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2220      	movs	r2, #32
 8006ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007002:	f043 0220 	orr.w	r2, r3, #32
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e020      	b.n	8007058 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	0c1b      	lsrs	r3, r3, #16
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b01      	cmp	r3, #1
 800701e:	d10c      	bne.n	800703a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	43da      	mvns	r2, r3
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	4013      	ands	r3, r2
 800702c:	b29b      	uxth	r3, r3
 800702e:	2b00      	cmp	r3, #0
 8007030:	bf14      	ite	ne
 8007032:	2301      	movne	r3, #1
 8007034:	2300      	moveq	r3, #0
 8007036:	b2db      	uxtb	r3, r3
 8007038:	e00b      	b.n	8007052 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	43da      	mvns	r2, r3
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	4013      	ands	r3, r2
 8007046:	b29b      	uxth	r3, r3
 8007048:	2b00      	cmp	r3, #0
 800704a:	bf14      	ite	ne
 800704c:	2301      	movne	r3, #1
 800704e:	2300      	moveq	r3, #0
 8007050:	b2db      	uxtb	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d18d      	bne.n	8006f72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007056:	2300      	movs	r3, #0
}
 8007058:	4618      	mov	r0, r3
 800705a:	3710      	adds	r7, #16
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800706c:	e02d      	b.n	80070ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	f000 f8ce 	bl	8007210 <I2C_IsAcknowledgeFailed>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d001      	beq.n	800707e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e02d      	b.n	80070da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007084:	d021      	beq.n	80070ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007086:	f7fe f951 	bl	800532c <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	429a      	cmp	r2, r3
 8007094:	d302      	bcc.n	800709c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d116      	bne.n	80070ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2220      	movs	r2, #32
 80070a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b6:	f043 0220 	orr.w	r2, r3, #32
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e007      	b.n	80070da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	695b      	ldr	r3, [r3, #20]
 80070d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070d4:	2b80      	cmp	r3, #128	; 0x80
 80070d6:	d1ca      	bne.n	800706e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3710      	adds	r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b084      	sub	sp, #16
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	60f8      	str	r0, [r7, #12]
 80070ea:	60b9      	str	r1, [r7, #8]
 80070ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80070ee:	e02d      	b.n	800714c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f000 f88d 	bl	8007210 <I2C_IsAcknowledgeFailed>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e02d      	b.n	800715c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007106:	d021      	beq.n	800714c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007108:	f7fe f910 	bl	800532c <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	68ba      	ldr	r2, [r7, #8]
 8007114:	429a      	cmp	r2, r3
 8007116:	d302      	bcc.n	800711e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d116      	bne.n	800714c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2220      	movs	r2, #32
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007138:	f043 0220 	orr.w	r2, r3, #32
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2200      	movs	r2, #0
 8007144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e007      	b.n	800715c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	f003 0304 	and.w	r3, r3, #4
 8007156:	2b04      	cmp	r3, #4
 8007158:	d1ca      	bne.n	80070f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	60f8      	str	r0, [r7, #12]
 800716c:	60b9      	str	r1, [r7, #8]
 800716e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007170:	e042      	b.n	80071f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	f003 0310 	and.w	r3, r3, #16
 800717c:	2b10      	cmp	r3, #16
 800717e:	d119      	bne.n	80071b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f06f 0210 	mvn.w	r2, #16
 8007188:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2220      	movs	r2, #32
 8007194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e029      	b.n	8007208 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071b4:	f7fe f8ba 	bl	800532c <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d302      	bcc.n	80071ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d116      	bne.n	80071f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2220      	movs	r2, #32
 80071d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e4:	f043 0220 	orr.w	r2, r3, #32
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e007      	b.n	8007208 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007202:	2b40      	cmp	r3, #64	; 0x40
 8007204:	d1b5      	bne.n	8007172 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007206:	2300      	movs	r3, #0
}
 8007208:	4618      	mov	r0, r3
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007226:	d11b      	bne.n	8007260 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007230:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2220      	movs	r2, #32
 800723c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724c:	f043 0204 	orr.w	r2, r3, #4
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	e000      	b.n	8007262 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	370c      	adds	r7, #12
 8007266:	46bd      	mov	sp, r7
 8007268:	bc80      	pop	{r7}
 800726a:	4770      	bx	lr

0800726c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d101      	bne.n	800727e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e26c      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 8087 	beq.w	800739a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800728c:	4b92      	ldr	r3, [pc, #584]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f003 030c 	and.w	r3, r3, #12
 8007294:	2b04      	cmp	r3, #4
 8007296:	d00c      	beq.n	80072b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007298:	4b8f      	ldr	r3, [pc, #572]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	f003 030c 	and.w	r3, r3, #12
 80072a0:	2b08      	cmp	r3, #8
 80072a2:	d112      	bne.n	80072ca <HAL_RCC_OscConfig+0x5e>
 80072a4:	4b8c      	ldr	r3, [pc, #560]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072b0:	d10b      	bne.n	80072ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072b2:	4b89      	ldr	r3, [pc, #548]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d06c      	beq.n	8007398 <HAL_RCC_OscConfig+0x12c>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d168      	bne.n	8007398 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e246      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d2:	d106      	bne.n	80072e2 <HAL_RCC_OscConfig+0x76>
 80072d4:	4b80      	ldr	r3, [pc, #512]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a7f      	ldr	r2, [pc, #508]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072de:	6013      	str	r3, [r2, #0]
 80072e0:	e02e      	b.n	8007340 <HAL_RCC_OscConfig+0xd4>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d10c      	bne.n	8007304 <HAL_RCC_OscConfig+0x98>
 80072ea:	4b7b      	ldr	r3, [pc, #492]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a7a      	ldr	r2, [pc, #488]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	4b78      	ldr	r3, [pc, #480]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a77      	ldr	r2, [pc, #476]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80072fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007300:	6013      	str	r3, [r2, #0]
 8007302:	e01d      	b.n	8007340 <HAL_RCC_OscConfig+0xd4>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800730c:	d10c      	bne.n	8007328 <HAL_RCC_OscConfig+0xbc>
 800730e:	4b72      	ldr	r3, [pc, #456]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a71      	ldr	r2, [pc, #452]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 8007314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007318:	6013      	str	r3, [r2, #0]
 800731a:	4b6f      	ldr	r3, [pc, #444]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a6e      	ldr	r2, [pc, #440]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 8007320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007324:	6013      	str	r3, [r2, #0]
 8007326:	e00b      	b.n	8007340 <HAL_RCC_OscConfig+0xd4>
 8007328:	4b6b      	ldr	r3, [pc, #428]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a6a      	ldr	r2, [pc, #424]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800732e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007332:	6013      	str	r3, [r2, #0]
 8007334:	4b68      	ldr	r3, [pc, #416]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a67      	ldr	r2, [pc, #412]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800733a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800733e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d013      	beq.n	8007370 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007348:	f7fd fff0 	bl	800532c <HAL_GetTick>
 800734c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800734e:	e008      	b.n	8007362 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007350:	f7fd ffec 	bl	800532c <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	2b64      	cmp	r3, #100	; 0x64
 800735c:	d901      	bls.n	8007362 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e1fa      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007362:	4b5d      	ldr	r3, [pc, #372]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d0f0      	beq.n	8007350 <HAL_RCC_OscConfig+0xe4>
 800736e:	e014      	b.n	800739a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007370:	f7fd ffdc 	bl	800532c <HAL_GetTick>
 8007374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007376:	e008      	b.n	800738a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007378:	f7fd ffd8 	bl	800532c <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	2b64      	cmp	r3, #100	; 0x64
 8007384:	d901      	bls.n	800738a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e1e6      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800738a:	4b53      	ldr	r3, [pc, #332]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1f0      	bne.n	8007378 <HAL_RCC_OscConfig+0x10c>
 8007396:	e000      	b.n	800739a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 0302 	and.w	r3, r3, #2
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d063      	beq.n	800746e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80073a6:	4b4c      	ldr	r3, [pc, #304]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f003 030c 	and.w	r3, r3, #12
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d00b      	beq.n	80073ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80073b2:	4b49      	ldr	r3, [pc, #292]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	f003 030c 	and.w	r3, r3, #12
 80073ba:	2b08      	cmp	r3, #8
 80073bc:	d11c      	bne.n	80073f8 <HAL_RCC_OscConfig+0x18c>
 80073be:	4b46      	ldr	r3, [pc, #280]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d116      	bne.n	80073f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073ca:	4b43      	ldr	r3, [pc, #268]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 0302 	and.w	r3, r3, #2
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d005      	beq.n	80073e2 <HAL_RCC_OscConfig+0x176>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d001      	beq.n	80073e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e1ba      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073e2:	4b3d      	ldr	r3, [pc, #244]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	00db      	lsls	r3, r3, #3
 80073f0:	4939      	ldr	r1, [pc, #228]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80073f2:	4313      	orrs	r3, r2
 80073f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073f6:	e03a      	b.n	800746e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d020      	beq.n	8007442 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007400:	4b36      	ldr	r3, [pc, #216]	; (80074dc <HAL_RCC_OscConfig+0x270>)
 8007402:	2201      	movs	r2, #1
 8007404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007406:	f7fd ff91 	bl	800532c <HAL_GetTick>
 800740a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800740c:	e008      	b.n	8007420 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800740e:	f7fd ff8d 	bl	800532c <HAL_GetTick>
 8007412:	4602      	mov	r2, r0
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	1ad3      	subs	r3, r2, r3
 8007418:	2b02      	cmp	r3, #2
 800741a:	d901      	bls.n	8007420 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800741c:	2303      	movs	r3, #3
 800741e:	e19b      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007420:	4b2d      	ldr	r3, [pc, #180]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 0302 	and.w	r3, r3, #2
 8007428:	2b00      	cmp	r3, #0
 800742a:	d0f0      	beq.n	800740e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800742c:	4b2a      	ldr	r3, [pc, #168]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	695b      	ldr	r3, [r3, #20]
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	4927      	ldr	r1, [pc, #156]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 800743c:	4313      	orrs	r3, r2
 800743e:	600b      	str	r3, [r1, #0]
 8007440:	e015      	b.n	800746e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007442:	4b26      	ldr	r3, [pc, #152]	; (80074dc <HAL_RCC_OscConfig+0x270>)
 8007444:	2200      	movs	r2, #0
 8007446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007448:	f7fd ff70 	bl	800532c <HAL_GetTick>
 800744c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800744e:	e008      	b.n	8007462 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007450:	f7fd ff6c 	bl	800532c <HAL_GetTick>
 8007454:	4602      	mov	r2, r0
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	1ad3      	subs	r3, r2, r3
 800745a:	2b02      	cmp	r3, #2
 800745c:	d901      	bls.n	8007462 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800745e:	2303      	movs	r3, #3
 8007460:	e17a      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007462:	4b1d      	ldr	r3, [pc, #116]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 0302 	and.w	r3, r3, #2
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1f0      	bne.n	8007450 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 0308 	and.w	r3, r3, #8
 8007476:	2b00      	cmp	r3, #0
 8007478:	d03a      	beq.n	80074f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d019      	beq.n	80074b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007482:	4b17      	ldr	r3, [pc, #92]	; (80074e0 <HAL_RCC_OscConfig+0x274>)
 8007484:	2201      	movs	r2, #1
 8007486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007488:	f7fd ff50 	bl	800532c <HAL_GetTick>
 800748c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800748e:	e008      	b.n	80074a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007490:	f7fd ff4c 	bl	800532c <HAL_GetTick>
 8007494:	4602      	mov	r2, r0
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	2b02      	cmp	r3, #2
 800749c:	d901      	bls.n	80074a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e15a      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074a2:	4b0d      	ldr	r3, [pc, #52]	; (80074d8 <HAL_RCC_OscConfig+0x26c>)
 80074a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d0f0      	beq.n	8007490 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80074ae:	2001      	movs	r0, #1
 80074b0:	f000 fad8 	bl	8007a64 <RCC_Delay>
 80074b4:	e01c      	b.n	80074f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074b6:	4b0a      	ldr	r3, [pc, #40]	; (80074e0 <HAL_RCC_OscConfig+0x274>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074bc:	f7fd ff36 	bl	800532c <HAL_GetTick>
 80074c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074c2:	e00f      	b.n	80074e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074c4:	f7fd ff32 	bl	800532c <HAL_GetTick>
 80074c8:	4602      	mov	r2, r0
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	1ad3      	subs	r3, r2, r3
 80074ce:	2b02      	cmp	r3, #2
 80074d0:	d908      	bls.n	80074e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e140      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
 80074d6:	bf00      	nop
 80074d8:	40021000 	.word	0x40021000
 80074dc:	42420000 	.word	0x42420000
 80074e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074e4:	4b9e      	ldr	r3, [pc, #632]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80074e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e8:	f003 0302 	and.w	r3, r3, #2
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1e9      	bne.n	80074c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f003 0304 	and.w	r3, r3, #4
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 80a6 	beq.w	800764a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074fe:	2300      	movs	r3, #0
 8007500:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007502:	4b97      	ldr	r3, [pc, #604]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007504:	69db      	ldr	r3, [r3, #28]
 8007506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d10d      	bne.n	800752a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800750e:	4b94      	ldr	r3, [pc, #592]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007510:	69db      	ldr	r3, [r3, #28]
 8007512:	4a93      	ldr	r2, [pc, #588]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007514:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007518:	61d3      	str	r3, [r2, #28]
 800751a:	4b91      	ldr	r3, [pc, #580]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 800751c:	69db      	ldr	r3, [r3, #28]
 800751e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007522:	60bb      	str	r3, [r7, #8]
 8007524:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007526:	2301      	movs	r3, #1
 8007528:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800752a:	4b8e      	ldr	r3, [pc, #568]	; (8007764 <HAL_RCC_OscConfig+0x4f8>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007532:	2b00      	cmp	r3, #0
 8007534:	d118      	bne.n	8007568 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007536:	4b8b      	ldr	r3, [pc, #556]	; (8007764 <HAL_RCC_OscConfig+0x4f8>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a8a      	ldr	r2, [pc, #552]	; (8007764 <HAL_RCC_OscConfig+0x4f8>)
 800753c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007540:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007542:	f7fd fef3 	bl	800532c <HAL_GetTick>
 8007546:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007548:	e008      	b.n	800755c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800754a:	f7fd feef 	bl	800532c <HAL_GetTick>
 800754e:	4602      	mov	r2, r0
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	1ad3      	subs	r3, r2, r3
 8007554:	2b64      	cmp	r3, #100	; 0x64
 8007556:	d901      	bls.n	800755c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e0fd      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800755c:	4b81      	ldr	r3, [pc, #516]	; (8007764 <HAL_RCC_OscConfig+0x4f8>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007564:	2b00      	cmp	r3, #0
 8007566:	d0f0      	beq.n	800754a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	2b01      	cmp	r3, #1
 800756e:	d106      	bne.n	800757e <HAL_RCC_OscConfig+0x312>
 8007570:	4b7b      	ldr	r3, [pc, #492]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007572:	6a1b      	ldr	r3, [r3, #32]
 8007574:	4a7a      	ldr	r2, [pc, #488]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007576:	f043 0301 	orr.w	r3, r3, #1
 800757a:	6213      	str	r3, [r2, #32]
 800757c:	e02d      	b.n	80075da <HAL_RCC_OscConfig+0x36e>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10c      	bne.n	80075a0 <HAL_RCC_OscConfig+0x334>
 8007586:	4b76      	ldr	r3, [pc, #472]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007588:	6a1b      	ldr	r3, [r3, #32]
 800758a:	4a75      	ldr	r2, [pc, #468]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 800758c:	f023 0301 	bic.w	r3, r3, #1
 8007590:	6213      	str	r3, [r2, #32]
 8007592:	4b73      	ldr	r3, [pc, #460]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	4a72      	ldr	r2, [pc, #456]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007598:	f023 0304 	bic.w	r3, r3, #4
 800759c:	6213      	str	r3, [r2, #32]
 800759e:	e01c      	b.n	80075da <HAL_RCC_OscConfig+0x36e>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	2b05      	cmp	r3, #5
 80075a6:	d10c      	bne.n	80075c2 <HAL_RCC_OscConfig+0x356>
 80075a8:	4b6d      	ldr	r3, [pc, #436]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075aa:	6a1b      	ldr	r3, [r3, #32]
 80075ac:	4a6c      	ldr	r2, [pc, #432]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075ae:	f043 0304 	orr.w	r3, r3, #4
 80075b2:	6213      	str	r3, [r2, #32]
 80075b4:	4b6a      	ldr	r3, [pc, #424]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075b6:	6a1b      	ldr	r3, [r3, #32]
 80075b8:	4a69      	ldr	r2, [pc, #420]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075ba:	f043 0301 	orr.w	r3, r3, #1
 80075be:	6213      	str	r3, [r2, #32]
 80075c0:	e00b      	b.n	80075da <HAL_RCC_OscConfig+0x36e>
 80075c2:	4b67      	ldr	r3, [pc, #412]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	4a66      	ldr	r2, [pc, #408]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075c8:	f023 0301 	bic.w	r3, r3, #1
 80075cc:	6213      	str	r3, [r2, #32]
 80075ce:	4b64      	ldr	r3, [pc, #400]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	4a63      	ldr	r2, [pc, #396]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80075d4:	f023 0304 	bic.w	r3, r3, #4
 80075d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d015      	beq.n	800760e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075e2:	f7fd fea3 	bl	800532c <HAL_GetTick>
 80075e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075e8:	e00a      	b.n	8007600 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075ea:	f7fd fe9f 	bl	800532c <HAL_GetTick>
 80075ee:	4602      	mov	r2, r0
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	1ad3      	subs	r3, r2, r3
 80075f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d901      	bls.n	8007600 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e0ab      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007600:	4b57      	ldr	r3, [pc, #348]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	f003 0302 	and.w	r3, r3, #2
 8007608:	2b00      	cmp	r3, #0
 800760a:	d0ee      	beq.n	80075ea <HAL_RCC_OscConfig+0x37e>
 800760c:	e014      	b.n	8007638 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800760e:	f7fd fe8d 	bl	800532c <HAL_GetTick>
 8007612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007614:	e00a      	b.n	800762c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007616:	f7fd fe89 	bl	800532c <HAL_GetTick>
 800761a:	4602      	mov	r2, r0
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	f241 3288 	movw	r2, #5000	; 0x1388
 8007624:	4293      	cmp	r3, r2
 8007626:	d901      	bls.n	800762c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e095      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800762c:	4b4c      	ldr	r3, [pc, #304]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 800762e:	6a1b      	ldr	r3, [r3, #32]
 8007630:	f003 0302 	and.w	r3, r3, #2
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1ee      	bne.n	8007616 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007638:	7dfb      	ldrb	r3, [r7, #23]
 800763a:	2b01      	cmp	r3, #1
 800763c:	d105      	bne.n	800764a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800763e:	4b48      	ldr	r3, [pc, #288]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	4a47      	ldr	r2, [pc, #284]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007644:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007648:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	69db      	ldr	r3, [r3, #28]
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 8081 	beq.w	8007756 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007654:	4b42      	ldr	r3, [pc, #264]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	f003 030c 	and.w	r3, r3, #12
 800765c:	2b08      	cmp	r3, #8
 800765e:	d061      	beq.n	8007724 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	69db      	ldr	r3, [r3, #28]
 8007664:	2b02      	cmp	r3, #2
 8007666:	d146      	bne.n	80076f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007668:	4b3f      	ldr	r3, [pc, #252]	; (8007768 <HAL_RCC_OscConfig+0x4fc>)
 800766a:	2200      	movs	r2, #0
 800766c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800766e:	f7fd fe5d 	bl	800532c <HAL_GetTick>
 8007672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007674:	e008      	b.n	8007688 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007676:	f7fd fe59 	bl	800532c <HAL_GetTick>
 800767a:	4602      	mov	r2, r0
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	2b02      	cmp	r3, #2
 8007682:	d901      	bls.n	8007688 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007684:	2303      	movs	r3, #3
 8007686:	e067      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007688:	4b35      	ldr	r3, [pc, #212]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1f0      	bne.n	8007676 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6a1b      	ldr	r3, [r3, #32]
 8007698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800769c:	d108      	bne.n	80076b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800769e:	4b30      	ldr	r3, [pc, #192]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	492d      	ldr	r1, [pc, #180]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80076ac:	4313      	orrs	r3, r2
 80076ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80076b0:	4b2b      	ldr	r3, [pc, #172]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a19      	ldr	r1, [r3, #32]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c0:	430b      	orrs	r3, r1
 80076c2:	4927      	ldr	r1, [pc, #156]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80076c4:	4313      	orrs	r3, r2
 80076c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076c8:	4b27      	ldr	r3, [pc, #156]	; (8007768 <HAL_RCC_OscConfig+0x4fc>)
 80076ca:	2201      	movs	r2, #1
 80076cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076ce:	f7fd fe2d 	bl	800532c <HAL_GetTick>
 80076d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80076d4:	e008      	b.n	80076e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076d6:	f7fd fe29 	bl	800532c <HAL_GetTick>
 80076da:	4602      	mov	r2, r0
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	2b02      	cmp	r3, #2
 80076e2:	d901      	bls.n	80076e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80076e4:	2303      	movs	r3, #3
 80076e6:	e037      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80076e8:	4b1d      	ldr	r3, [pc, #116]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d0f0      	beq.n	80076d6 <HAL_RCC_OscConfig+0x46a>
 80076f4:	e02f      	b.n	8007756 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076f6:	4b1c      	ldr	r3, [pc, #112]	; (8007768 <HAL_RCC_OscConfig+0x4fc>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076fc:	f7fd fe16 	bl	800532c <HAL_GetTick>
 8007700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007702:	e008      	b.n	8007716 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007704:	f7fd fe12 	bl	800532c <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d901      	bls.n	8007716 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e020      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007716:	4b12      	ldr	r3, [pc, #72]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1f0      	bne.n	8007704 <HAL_RCC_OscConfig+0x498>
 8007722:	e018      	b.n	8007756 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	2b01      	cmp	r3, #1
 800772a:	d101      	bne.n	8007730 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e013      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007730:	4b0b      	ldr	r3, [pc, #44]	; (8007760 <HAL_RCC_OscConfig+0x4f4>)
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a1b      	ldr	r3, [r3, #32]
 8007740:	429a      	cmp	r2, r3
 8007742:	d106      	bne.n	8007752 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800774e:	429a      	cmp	r2, r3
 8007750:	d001      	beq.n	8007756 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e000      	b.n	8007758 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3718      	adds	r7, #24
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	40021000 	.word	0x40021000
 8007764:	40007000 	.word	0x40007000
 8007768:	42420060 	.word	0x42420060

0800776c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d101      	bne.n	8007780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800777c:	2301      	movs	r3, #1
 800777e:	e0d0      	b.n	8007922 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007780:	4b6a      	ldr	r3, [pc, #424]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0307 	and.w	r3, r3, #7
 8007788:	683a      	ldr	r2, [r7, #0]
 800778a:	429a      	cmp	r2, r3
 800778c:	d910      	bls.n	80077b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800778e:	4b67      	ldr	r3, [pc, #412]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f023 0207 	bic.w	r2, r3, #7
 8007796:	4965      	ldr	r1, [pc, #404]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	4313      	orrs	r3, r2
 800779c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800779e:	4b63      	ldr	r3, [pc, #396]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0307 	and.w	r3, r3, #7
 80077a6:	683a      	ldr	r2, [r7, #0]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d001      	beq.n	80077b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80077ac:	2301      	movs	r3, #1
 80077ae:	e0b8      	b.n	8007922 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 0302 	and.w	r3, r3, #2
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d020      	beq.n	80077fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0304 	and.w	r3, r3, #4
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d005      	beq.n	80077d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077c8:	4b59      	ldr	r3, [pc, #356]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	4a58      	ldr	r2, [pc, #352]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80077ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80077d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f003 0308 	and.w	r3, r3, #8
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d005      	beq.n	80077ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077e0:	4b53      	ldr	r3, [pc, #332]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	4a52      	ldr	r2, [pc, #328]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80077e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80077ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077ec:	4b50      	ldr	r3, [pc, #320]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	494d      	ldr	r1, [pc, #308]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80077fa:	4313      	orrs	r3, r2
 80077fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 0301 	and.w	r3, r3, #1
 8007806:	2b00      	cmp	r3, #0
 8007808:	d040      	beq.n	800788c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	2b01      	cmp	r3, #1
 8007810:	d107      	bne.n	8007822 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007812:	4b47      	ldr	r3, [pc, #284]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800781a:	2b00      	cmp	r3, #0
 800781c:	d115      	bne.n	800784a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e07f      	b.n	8007922 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	2b02      	cmp	r3, #2
 8007828:	d107      	bne.n	800783a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800782a:	4b41      	ldr	r3, [pc, #260]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007832:	2b00      	cmp	r3, #0
 8007834:	d109      	bne.n	800784a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	e073      	b.n	8007922 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800783a:	4b3d      	ldr	r3, [pc, #244]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0302 	and.w	r3, r3, #2
 8007842:	2b00      	cmp	r3, #0
 8007844:	d101      	bne.n	800784a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e06b      	b.n	8007922 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800784a:	4b39      	ldr	r3, [pc, #228]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	f023 0203 	bic.w	r2, r3, #3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	4936      	ldr	r1, [pc, #216]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 8007858:	4313      	orrs	r3, r2
 800785a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800785c:	f7fd fd66 	bl	800532c <HAL_GetTick>
 8007860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007862:	e00a      	b.n	800787a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007864:	f7fd fd62 	bl	800532c <HAL_GetTick>
 8007868:	4602      	mov	r2, r0
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	1ad3      	subs	r3, r2, r3
 800786e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007872:	4293      	cmp	r3, r2
 8007874:	d901      	bls.n	800787a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007876:	2303      	movs	r3, #3
 8007878:	e053      	b.n	8007922 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800787a:	4b2d      	ldr	r3, [pc, #180]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f003 020c 	and.w	r2, r3, #12
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	429a      	cmp	r2, r3
 800788a:	d1eb      	bne.n	8007864 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800788c:	4b27      	ldr	r3, [pc, #156]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f003 0307 	and.w	r3, r3, #7
 8007894:	683a      	ldr	r2, [r7, #0]
 8007896:	429a      	cmp	r2, r3
 8007898:	d210      	bcs.n	80078bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800789a:	4b24      	ldr	r3, [pc, #144]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f023 0207 	bic.w	r2, r3, #7
 80078a2:	4922      	ldr	r1, [pc, #136]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078aa:	4b20      	ldr	r3, [pc, #128]	; (800792c <HAL_RCC_ClockConfig+0x1c0>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 0307 	and.w	r3, r3, #7
 80078b2:	683a      	ldr	r2, [r7, #0]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d001      	beq.n	80078bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e032      	b.n	8007922 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f003 0304 	and.w	r3, r3, #4
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d008      	beq.n	80078da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078c8:	4b19      	ldr	r3, [pc, #100]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	4916      	ldr	r1, [pc, #88]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80078d6:	4313      	orrs	r3, r2
 80078d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f003 0308 	and.w	r3, r3, #8
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d009      	beq.n	80078fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80078e6:	4b12      	ldr	r3, [pc, #72]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	00db      	lsls	r3, r3, #3
 80078f4:	490e      	ldr	r1, [pc, #56]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 80078f6:	4313      	orrs	r3, r2
 80078f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80078fa:	f000 f821 	bl	8007940 <HAL_RCC_GetSysClockFreq>
 80078fe:	4602      	mov	r2, r0
 8007900:	4b0b      	ldr	r3, [pc, #44]	; (8007930 <HAL_RCC_ClockConfig+0x1c4>)
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	091b      	lsrs	r3, r3, #4
 8007906:	f003 030f 	and.w	r3, r3, #15
 800790a:	490a      	ldr	r1, [pc, #40]	; (8007934 <HAL_RCC_ClockConfig+0x1c8>)
 800790c:	5ccb      	ldrb	r3, [r1, r3]
 800790e:	fa22 f303 	lsr.w	r3, r2, r3
 8007912:	4a09      	ldr	r2, [pc, #36]	; (8007938 <HAL_RCC_ClockConfig+0x1cc>)
 8007914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007916:	4b09      	ldr	r3, [pc, #36]	; (800793c <HAL_RCC_ClockConfig+0x1d0>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4618      	mov	r0, r3
 800791c:	f7fd fcc4 	bl	80052a8 <HAL_InitTick>

  return HAL_OK;
 8007920:	2300      	movs	r3, #0
}
 8007922:	4618      	mov	r0, r3
 8007924:	3710      	adds	r7, #16
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	40022000 	.word	0x40022000
 8007930:	40021000 	.word	0x40021000
 8007934:	0800f108 	.word	0x0800f108
 8007938:	20000008 	.word	0x20000008
 800793c:	2000000c 	.word	0x2000000c

08007940 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007940:	b490      	push	{r4, r7}
 8007942:	b08a      	sub	sp, #40	; 0x28
 8007944:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007946:	4b2a      	ldr	r3, [pc, #168]	; (80079f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8007948:	1d3c      	adds	r4, r7, #4
 800794a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800794c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007950:	f240 2301 	movw	r3, #513	; 0x201
 8007954:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007956:	2300      	movs	r3, #0
 8007958:	61fb      	str	r3, [r7, #28]
 800795a:	2300      	movs	r3, #0
 800795c:	61bb      	str	r3, [r7, #24]
 800795e:	2300      	movs	r3, #0
 8007960:	627b      	str	r3, [r7, #36]	; 0x24
 8007962:	2300      	movs	r3, #0
 8007964:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007966:	2300      	movs	r3, #0
 8007968:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800796a:	4b22      	ldr	r3, [pc, #136]	; (80079f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	f003 030c 	and.w	r3, r3, #12
 8007976:	2b04      	cmp	r3, #4
 8007978:	d002      	beq.n	8007980 <HAL_RCC_GetSysClockFreq+0x40>
 800797a:	2b08      	cmp	r3, #8
 800797c:	d003      	beq.n	8007986 <HAL_RCC_GetSysClockFreq+0x46>
 800797e:	e02d      	b.n	80079dc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007980:	4b1d      	ldr	r3, [pc, #116]	; (80079f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007982:	623b      	str	r3, [r7, #32]
      break;
 8007984:	e02d      	b.n	80079e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	0c9b      	lsrs	r3, r3, #18
 800798a:	f003 030f 	and.w	r3, r3, #15
 800798e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007992:	4413      	add	r3, r2
 8007994:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007998:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d013      	beq.n	80079cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80079a4:	4b13      	ldr	r3, [pc, #76]	; (80079f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	0c5b      	lsrs	r3, r3, #17
 80079aa:	f003 0301 	and.w	r3, r3, #1
 80079ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80079b2:	4413      	add	r3, r2
 80079b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80079b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	4a0e      	ldr	r2, [pc, #56]	; (80079f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079be:	fb02 f203 	mul.w	r2, r2, r3
 80079c2:	69bb      	ldr	r3, [r7, #24]
 80079c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80079c8:	627b      	str	r3, [r7, #36]	; 0x24
 80079ca:	e004      	b.n	80079d6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	4a0b      	ldr	r2, [pc, #44]	; (80079fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80079d0:	fb02 f303 	mul.w	r3, r2, r3
 80079d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80079d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d8:	623b      	str	r3, [r7, #32]
      break;
 80079da:	e002      	b.n	80079e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80079dc:	4b06      	ldr	r3, [pc, #24]	; (80079f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079de:	623b      	str	r3, [r7, #32]
      break;
 80079e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80079e2:	6a3b      	ldr	r3, [r7, #32]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3728      	adds	r7, #40	; 0x28
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bc90      	pop	{r4, r7}
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	0800f0c4 	.word	0x0800f0c4
 80079f4:	40021000 	.word	0x40021000
 80079f8:	007a1200 	.word	0x007a1200
 80079fc:	003d0900 	.word	0x003d0900

08007a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a00:	b480      	push	{r7}
 8007a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a04:	4b02      	ldr	r3, [pc, #8]	; (8007a10 <HAL_RCC_GetHCLKFreq+0x10>)
 8007a06:	681b      	ldr	r3, [r3, #0]
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bc80      	pop	{r7}
 8007a0e:	4770      	bx	lr
 8007a10:	20000008 	.word	0x20000008

08007a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007a18:	f7ff fff2 	bl	8007a00 <HAL_RCC_GetHCLKFreq>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	4b05      	ldr	r3, [pc, #20]	; (8007a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	0a1b      	lsrs	r3, r3, #8
 8007a24:	f003 0307 	and.w	r3, r3, #7
 8007a28:	4903      	ldr	r1, [pc, #12]	; (8007a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a2a:	5ccb      	ldrb	r3, [r1, r3]
 8007a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	40021000 	.word	0x40021000
 8007a38:	0800f118 	.word	0x0800f118

08007a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007a40:	f7ff ffde 	bl	8007a00 <HAL_RCC_GetHCLKFreq>
 8007a44:	4602      	mov	r2, r0
 8007a46:	4b05      	ldr	r3, [pc, #20]	; (8007a5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	0adb      	lsrs	r3, r3, #11
 8007a4c:	f003 0307 	and.w	r3, r3, #7
 8007a50:	4903      	ldr	r1, [pc, #12]	; (8007a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a52:	5ccb      	ldrb	r3, [r1, r3]
 8007a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	40021000 	.word	0x40021000
 8007a60:	0800f118 	.word	0x0800f118

08007a64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007a6c:	4b0a      	ldr	r3, [pc, #40]	; (8007a98 <RCC_Delay+0x34>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a0a      	ldr	r2, [pc, #40]	; (8007a9c <RCC_Delay+0x38>)
 8007a72:	fba2 2303 	umull	r2, r3, r2, r3
 8007a76:	0a5b      	lsrs	r3, r3, #9
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	fb02 f303 	mul.w	r3, r2, r3
 8007a7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007a80:	bf00      	nop
  }
  while (Delay --);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	1e5a      	subs	r2, r3, #1
 8007a86:	60fa      	str	r2, [r7, #12]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1f9      	bne.n	8007a80 <RCC_Delay+0x1c>
}
 8007a8c:	bf00      	nop
 8007a8e:	bf00      	nop
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bc80      	pop	{r7}
 8007a96:	4770      	bx	lr
 8007a98:	20000008 	.word	0x20000008
 8007a9c:	10624dd3 	.word	0x10624dd3

08007aa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e041      	b.n	8007b36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d106      	bne.n	8007acc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f7fd fa26 	bl	8004f18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2202      	movs	r2, #2
 8007ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	3304      	adds	r3, #4
 8007adc:	4619      	mov	r1, r3
 8007ade:	4610      	mov	r0, r2
 8007ae0:	f000 fe98 	bl	8008814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3708      	adds	r7, #8
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
	...

08007b40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b085      	sub	sp, #20
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d001      	beq.n	8007b58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e032      	b.n	8007bbe <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a18      	ldr	r2, [pc, #96]	; (8007bc8 <HAL_TIM_Base_Start+0x88>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d00e      	beq.n	8007b88 <HAL_TIM_Base_Start+0x48>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b72:	d009      	beq.n	8007b88 <HAL_TIM_Base_Start+0x48>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a14      	ldr	r2, [pc, #80]	; (8007bcc <HAL_TIM_Base_Start+0x8c>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d004      	beq.n	8007b88 <HAL_TIM_Base_Start+0x48>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a13      	ldr	r2, [pc, #76]	; (8007bd0 <HAL_TIM_Base_Start+0x90>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d111      	bne.n	8007bac <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	f003 0307 	and.w	r3, r3, #7
 8007b92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2b06      	cmp	r3, #6
 8007b98:	d010      	beq.n	8007bbc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f042 0201 	orr.w	r2, r2, #1
 8007ba8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007baa:	e007      	b.n	8007bbc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f042 0201 	orr.w	r2, r2, #1
 8007bba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3714      	adds	r7, #20
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bc80      	pop	{r7}
 8007bc6:	4770      	bx	lr
 8007bc8:	40012c00 	.word	0x40012c00
 8007bcc:	40000400 	.word	0x40000400
 8007bd0:	40000800 	.word	0x40000800

08007bd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d001      	beq.n	8007bec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	e03a      	b.n	8007c62 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68da      	ldr	r2, [r3, #12]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f042 0201 	orr.w	r2, r2, #1
 8007c02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a18      	ldr	r2, [pc, #96]	; (8007c6c <HAL_TIM_Base_Start_IT+0x98>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d00e      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x58>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c16:	d009      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x58>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a14      	ldr	r2, [pc, #80]	; (8007c70 <HAL_TIM_Base_Start_IT+0x9c>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d004      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x58>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a13      	ldr	r2, [pc, #76]	; (8007c74 <HAL_TIM_Base_Start_IT+0xa0>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d111      	bne.n	8007c50 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	f003 0307 	and.w	r3, r3, #7
 8007c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b06      	cmp	r3, #6
 8007c3c:	d010      	beq.n	8007c60 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f042 0201 	orr.w	r2, r2, #1
 8007c4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c4e:	e007      	b.n	8007c60 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3714      	adds	r7, #20
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bc80      	pop	{r7}
 8007c6a:	4770      	bx	lr
 8007c6c:	40012c00 	.word	0x40012c00
 8007c70:	40000400 	.word	0x40000400
 8007c74:	40000800 	.word	0x40000800

08007c78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d101      	bne.n	8007c8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e041      	b.n	8007d0e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d106      	bne.n	8007ca4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f7fd f91c 	bl	8004edc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	4610      	mov	r0, r2
 8007cb8:	f000 fdac 	bl	8008814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3708      	adds	r7, #8
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
	...

08007d18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d109      	bne.n	8007d3c <HAL_TIM_PWM_Start+0x24>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	bf14      	ite	ne
 8007d34:	2301      	movne	r3, #1
 8007d36:	2300      	moveq	r3, #0
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	e022      	b.n	8007d82 <HAL_TIM_PWM_Start+0x6a>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b04      	cmp	r3, #4
 8007d40:	d109      	bne.n	8007d56 <HAL_TIM_PWM_Start+0x3e>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	bf14      	ite	ne
 8007d4e:	2301      	movne	r3, #1
 8007d50:	2300      	moveq	r3, #0
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	e015      	b.n	8007d82 <HAL_TIM_PWM_Start+0x6a>
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b08      	cmp	r3, #8
 8007d5a:	d109      	bne.n	8007d70 <HAL_TIM_PWM_Start+0x58>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	bf14      	ite	ne
 8007d68:	2301      	movne	r3, #1
 8007d6a:	2300      	moveq	r3, #0
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	e008      	b.n	8007d82 <HAL_TIM_PWM_Start+0x6a>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	bf14      	ite	ne
 8007d7c:	2301      	movne	r3, #1
 8007d7e:	2300      	moveq	r3, #0
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d001      	beq.n	8007d8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e05e      	b.n	8007e48 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d104      	bne.n	8007d9a <HAL_TIM_PWM_Start+0x82>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2202      	movs	r2, #2
 8007d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d98:	e013      	b.n	8007dc2 <HAL_TIM_PWM_Start+0xaa>
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	2b04      	cmp	r3, #4
 8007d9e:	d104      	bne.n	8007daa <HAL_TIM_PWM_Start+0x92>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2202      	movs	r2, #2
 8007da4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007da8:	e00b      	b.n	8007dc2 <HAL_TIM_PWM_Start+0xaa>
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	2b08      	cmp	r3, #8
 8007dae:	d104      	bne.n	8007dba <HAL_TIM_PWM_Start+0xa2>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2202      	movs	r2, #2
 8007db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007db8:	e003      	b.n	8007dc2 <HAL_TIM_PWM_Start+0xaa>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2202      	movs	r2, #2
 8007dbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	6839      	ldr	r1, [r7, #0]
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f001 f8af 	bl	8008f2e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a1e      	ldr	r2, [pc, #120]	; (8007e50 <HAL_TIM_PWM_Start+0x138>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d107      	bne.n	8007dea <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007de8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a18      	ldr	r2, [pc, #96]	; (8007e50 <HAL_TIM_PWM_Start+0x138>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d00e      	beq.n	8007e12 <HAL_TIM_PWM_Start+0xfa>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dfc:	d009      	beq.n	8007e12 <HAL_TIM_PWM_Start+0xfa>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a14      	ldr	r2, [pc, #80]	; (8007e54 <HAL_TIM_PWM_Start+0x13c>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d004      	beq.n	8007e12 <HAL_TIM_PWM_Start+0xfa>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a12      	ldr	r2, [pc, #72]	; (8007e58 <HAL_TIM_PWM_Start+0x140>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d111      	bne.n	8007e36 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f003 0307 	and.w	r3, r3, #7
 8007e1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2b06      	cmp	r3, #6
 8007e22:	d010      	beq.n	8007e46 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0201 	orr.w	r2, r2, #1
 8007e32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e34:	e007      	b.n	8007e46 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f042 0201 	orr.w	r2, r2, #1
 8007e44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e46:	2300      	movs	r3, #0
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	40012c00 	.word	0x40012c00
 8007e54:	40000400 	.word	0x40000400
 8007e58:	40000800 	.word	0x40000800

08007e5c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d101      	bne.n	8007e6e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e041      	b.n	8007ef2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d106      	bne.n	8007e88 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f839 	bl	8007efa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3304      	adds	r3, #4
 8007e98:	4619      	mov	r1, r3
 8007e9a:	4610      	mov	r0, r2
 8007e9c:	f000 fcba 	bl	8008814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ef0:	2300      	movs	r3, #0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3708      	adds	r7, #8
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007efa:	b480      	push	{r7}
 8007efc:	b083      	sub	sp, #12
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007f02:	bf00      	nop
 8007f04:	370c      	adds	r7, #12
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bc80      	pop	{r7}
 8007f0a:	4770      	bx	lr

08007f0c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d104      	bne.n	8007f26 <HAL_TIM_IC_Start_IT+0x1a>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	e013      	b.n	8007f4e <HAL_TIM_IC_Start_IT+0x42>
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	2b04      	cmp	r3, #4
 8007f2a:	d104      	bne.n	8007f36 <HAL_TIM_IC_Start_IT+0x2a>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	e00b      	b.n	8007f4e <HAL_TIM_IC_Start_IT+0x42>
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	2b08      	cmp	r3, #8
 8007f3a:	d104      	bne.n	8007f46 <HAL_TIM_IC_Start_IT+0x3a>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	e003      	b.n	8007f4e <HAL_TIM_IC_Start_IT+0x42>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d104      	bne.n	8007f60 <HAL_TIM_IC_Start_IT+0x54>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	e013      	b.n	8007f88 <HAL_TIM_IC_Start_IT+0x7c>
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	2b04      	cmp	r3, #4
 8007f64:	d104      	bne.n	8007f70 <HAL_TIM_IC_Start_IT+0x64>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	e00b      	b.n	8007f88 <HAL_TIM_IC_Start_IT+0x7c>
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	2b08      	cmp	r3, #8
 8007f74:	d104      	bne.n	8007f80 <HAL_TIM_IC_Start_IT+0x74>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	e003      	b.n	8007f88 <HAL_TIM_IC_Start_IT+0x7c>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d102      	bne.n	8007f96 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f90:	7bbb      	ldrb	r3, [r7, #14]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d001      	beq.n	8007f9a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e0b3      	b.n	8008102 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d104      	bne.n	8007faa <HAL_TIM_IC_Start_IT+0x9e>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2202      	movs	r2, #2
 8007fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fa8:	e013      	b.n	8007fd2 <HAL_TIM_IC_Start_IT+0xc6>
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	2b04      	cmp	r3, #4
 8007fae:	d104      	bne.n	8007fba <HAL_TIM_IC_Start_IT+0xae>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fb8:	e00b      	b.n	8007fd2 <HAL_TIM_IC_Start_IT+0xc6>
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	2b08      	cmp	r3, #8
 8007fbe:	d104      	bne.n	8007fca <HAL_TIM_IC_Start_IT+0xbe>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fc8:	e003      	b.n	8007fd2 <HAL_TIM_IC_Start_IT+0xc6>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2202      	movs	r2, #2
 8007fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d104      	bne.n	8007fe2 <HAL_TIM_IC_Start_IT+0xd6>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2202      	movs	r2, #2
 8007fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fe0:	e013      	b.n	800800a <HAL_TIM_IC_Start_IT+0xfe>
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	2b04      	cmp	r3, #4
 8007fe6:	d104      	bne.n	8007ff2 <HAL_TIM_IC_Start_IT+0xe6>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ff0:	e00b      	b.n	800800a <HAL_TIM_IC_Start_IT+0xfe>
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	2b08      	cmp	r3, #8
 8007ff6:	d104      	bne.n	8008002 <HAL_TIM_IC_Start_IT+0xf6>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008000:	e003      	b.n	800800a <HAL_TIM_IC_Start_IT+0xfe>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2202      	movs	r2, #2
 8008006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	2b0c      	cmp	r3, #12
 800800e:	d841      	bhi.n	8008094 <HAL_TIM_IC_Start_IT+0x188>
 8008010:	a201      	add	r2, pc, #4	; (adr r2, 8008018 <HAL_TIM_IC_Start_IT+0x10c>)
 8008012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008016:	bf00      	nop
 8008018:	0800804d 	.word	0x0800804d
 800801c:	08008095 	.word	0x08008095
 8008020:	08008095 	.word	0x08008095
 8008024:	08008095 	.word	0x08008095
 8008028:	0800805f 	.word	0x0800805f
 800802c:	08008095 	.word	0x08008095
 8008030:	08008095 	.word	0x08008095
 8008034:	08008095 	.word	0x08008095
 8008038:	08008071 	.word	0x08008071
 800803c:	08008095 	.word	0x08008095
 8008040:	08008095 	.word	0x08008095
 8008044:	08008095 	.word	0x08008095
 8008048:	08008083 	.word	0x08008083
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68da      	ldr	r2, [r3, #12]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f042 0202 	orr.w	r2, r2, #2
 800805a:	60da      	str	r2, [r3, #12]
      break;
 800805c:	e01b      	b.n	8008096 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68da      	ldr	r2, [r3, #12]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f042 0204 	orr.w	r2, r2, #4
 800806c:	60da      	str	r2, [r3, #12]
      break;
 800806e:	e012      	b.n	8008096 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68da      	ldr	r2, [r3, #12]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f042 0208 	orr.w	r2, r2, #8
 800807e:	60da      	str	r2, [r3, #12]
      break;
 8008080:	e009      	b.n	8008096 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68da      	ldr	r2, [r3, #12]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f042 0210 	orr.w	r2, r2, #16
 8008090:	60da      	str	r2, [r3, #12]
      break;
 8008092:	e000      	b.n	8008096 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8008094:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	2201      	movs	r2, #1
 800809c:	6839      	ldr	r1, [r7, #0]
 800809e:	4618      	mov	r0, r3
 80080a0:	f000 ff45 	bl	8008f2e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a18      	ldr	r2, [pc, #96]	; (800810c <HAL_TIM_IC_Start_IT+0x200>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d00e      	beq.n	80080cc <HAL_TIM_IC_Start_IT+0x1c0>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080b6:	d009      	beq.n	80080cc <HAL_TIM_IC_Start_IT+0x1c0>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a14      	ldr	r2, [pc, #80]	; (8008110 <HAL_TIM_IC_Start_IT+0x204>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d004      	beq.n	80080cc <HAL_TIM_IC_Start_IT+0x1c0>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a13      	ldr	r2, [pc, #76]	; (8008114 <HAL_TIM_IC_Start_IT+0x208>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d111      	bne.n	80080f0 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f003 0307 	and.w	r3, r3, #7
 80080d6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	2b06      	cmp	r3, #6
 80080dc:	d010      	beq.n	8008100 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f042 0201 	orr.w	r2, r2, #1
 80080ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080ee:	e007      	b.n	8008100 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f042 0201 	orr.w	r2, r2, #1
 80080fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	40012c00 	.word	0x40012c00
 8008110:	40000400 	.word	0x40000400
 8008114:	40000800 	.word	0x40000800

08008118 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	691b      	ldr	r3, [r3, #16]
 8008126:	f003 0302 	and.w	r3, r3, #2
 800812a:	2b02      	cmp	r3, #2
 800812c:	d122      	bne.n	8008174 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	2b02      	cmp	r3, #2
 800813a:	d11b      	bne.n	8008174 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f06f 0202 	mvn.w	r2, #2
 8008144:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2201      	movs	r2, #1
 800814a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	699b      	ldr	r3, [r3, #24]
 8008152:	f003 0303 	and.w	r3, r3, #3
 8008156:	2b00      	cmp	r3, #0
 8008158:	d003      	beq.n	8008162 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f7fc fb64 	bl	8004828 <HAL_TIM_IC_CaptureCallback>
 8008160:	e005      	b.n	800816e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 fb3a 	bl	80087dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f000 fb40 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	f003 0304 	and.w	r3, r3, #4
 800817e:	2b04      	cmp	r3, #4
 8008180:	d122      	bne.n	80081c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	68db      	ldr	r3, [r3, #12]
 8008188:	f003 0304 	and.w	r3, r3, #4
 800818c:	2b04      	cmp	r3, #4
 800818e:	d11b      	bne.n	80081c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f06f 0204 	mvn.w	r2, #4
 8008198:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2202      	movs	r2, #2
 800819e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	699b      	ldr	r3, [r3, #24]
 80081a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d003      	beq.n	80081b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f7fc fb3a 	bl	8004828 <HAL_TIM_IC_CaptureCallback>
 80081b4:	e005      	b.n	80081c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 fb10 	bl	80087dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 fb16 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	f003 0308 	and.w	r3, r3, #8
 80081d2:	2b08      	cmp	r3, #8
 80081d4:	d122      	bne.n	800821c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	f003 0308 	and.w	r3, r3, #8
 80081e0:	2b08      	cmp	r3, #8
 80081e2:	d11b      	bne.n	800821c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f06f 0208 	mvn.w	r2, #8
 80081ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2204      	movs	r2, #4
 80081f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	69db      	ldr	r3, [r3, #28]
 80081fa:	f003 0303 	and.w	r3, r3, #3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d003      	beq.n	800820a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f7fc fb10 	bl	8004828 <HAL_TIM_IC_CaptureCallback>
 8008208:	e005      	b.n	8008216 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fae6 	bl	80087dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 faec 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	f003 0310 	and.w	r3, r3, #16
 8008226:	2b10      	cmp	r3, #16
 8008228:	d122      	bne.n	8008270 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	f003 0310 	and.w	r3, r3, #16
 8008234:	2b10      	cmp	r3, #16
 8008236:	d11b      	bne.n	8008270 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f06f 0210 	mvn.w	r2, #16
 8008240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2208      	movs	r2, #8
 8008246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	69db      	ldr	r3, [r3, #28]
 800824e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008252:	2b00      	cmp	r3, #0
 8008254:	d003      	beq.n	800825e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7fc fae6 	bl	8004828 <HAL_TIM_IC_CaptureCallback>
 800825c:	e005      	b.n	800826a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 fabc 	bl	80087dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 fac2 	bl	80087ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b01      	cmp	r3, #1
 800827c:	d10e      	bne.n	800829c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68db      	ldr	r3, [r3, #12]
 8008284:	f003 0301 	and.w	r3, r3, #1
 8008288:	2b01      	cmp	r3, #1
 800828a:	d107      	bne.n	800829c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f06f 0201 	mvn.w	r2, #1
 8008294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f7fa f9c2 	bl	8002620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082a6:	2b80      	cmp	r3, #128	; 0x80
 80082a8:	d10e      	bne.n	80082c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082b4:	2b80      	cmp	r3, #128	; 0x80
 80082b6:	d107      	bne.n	80082c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80082c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 ff10 	bl	80090e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	691b      	ldr	r3, [r3, #16]
 80082ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d2:	2b40      	cmp	r3, #64	; 0x40
 80082d4:	d10e      	bne.n	80082f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082e0:	2b40      	cmp	r3, #64	; 0x40
 80082e2:	d107      	bne.n	80082f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80082ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fa86 	bl	8008800 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	f003 0320 	and.w	r3, r3, #32
 80082fe:	2b20      	cmp	r3, #32
 8008300:	d10e      	bne.n	8008320 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	f003 0320 	and.w	r3, r3, #32
 800830c:	2b20      	cmp	r3, #32
 800830e:	d107      	bne.n	8008320 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f06f 0220 	mvn.w	r2, #32
 8008318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 fedb 	bl	80090d6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008320:	bf00      	nop
 8008322:	3708      	adds	r7, #8
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800833a:	2b01      	cmp	r3, #1
 800833c:	d101      	bne.n	8008342 <HAL_TIM_IC_ConfigChannel+0x1a>
 800833e:	2302      	movs	r3, #2
 8008340:	e082      	b.n	8008448 <HAL_TIM_IC_ConfigChannel+0x120>
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2201      	movs	r2, #1
 8008346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d11b      	bne.n	8008388 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6818      	ldr	r0, [r3, #0]
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	6819      	ldr	r1, [r3, #0]
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	f000 fc42 	bl	8008be8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	699a      	ldr	r2, [r3, #24]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f022 020c 	bic.w	r2, r2, #12
 8008372:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6999      	ldr	r1, [r3, #24]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	689a      	ldr	r2, [r3, #8]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	430a      	orrs	r2, r1
 8008384:	619a      	str	r2, [r3, #24]
 8008386:	e05a      	b.n	800843e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2b04      	cmp	r3, #4
 800838c:	d11c      	bne.n	80083c8 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6818      	ldr	r0, [r3, #0]
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	6819      	ldr	r1, [r3, #0]
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	685a      	ldr	r2, [r3, #4]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	f000 fcab 	bl	8008cf8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	699a      	ldr	r2, [r3, #24]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80083b0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	6999      	ldr	r1, [r3, #24]
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	689b      	ldr	r3, [r3, #8]
 80083bc:	021a      	lsls	r2, r3, #8
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	430a      	orrs	r2, r1
 80083c4:	619a      	str	r2, [r3, #24]
 80083c6:	e03a      	b.n	800843e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2b08      	cmp	r3, #8
 80083cc:	d11b      	bne.n	8008406 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6818      	ldr	r0, [r3, #0]
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	6819      	ldr	r1, [r3, #0]
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	685a      	ldr	r2, [r3, #4]
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	f000 fcf6 	bl	8008dce <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	69da      	ldr	r2, [r3, #28]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f022 020c 	bic.w	r2, r2, #12
 80083f0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69d9      	ldr	r1, [r3, #28]
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	689a      	ldr	r2, [r3, #8]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	430a      	orrs	r2, r1
 8008402:	61da      	str	r2, [r3, #28]
 8008404:	e01b      	b.n	800843e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6818      	ldr	r0, [r3, #0]
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	6819      	ldr	r1, [r3, #0]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	685a      	ldr	r2, [r3, #4]
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	f000 fd15 	bl	8008e44 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	69da      	ldr	r2, [r3, #28]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008428:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	69d9      	ldr	r1, [r3, #28]
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	021a      	lsls	r2, r3, #8
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	430a      	orrs	r2, r1
 800843c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	3710      	adds	r7, #16
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008462:	2b01      	cmp	r3, #1
 8008464:	d101      	bne.n	800846a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008466:	2302      	movs	r3, #2
 8008468:	e0ac      	b.n	80085c4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2b0c      	cmp	r3, #12
 8008476:	f200 809f 	bhi.w	80085b8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800847a:	a201      	add	r2, pc, #4	; (adr r2, 8008480 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800847c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008480:	080084b5 	.word	0x080084b5
 8008484:	080085b9 	.word	0x080085b9
 8008488:	080085b9 	.word	0x080085b9
 800848c:	080085b9 	.word	0x080085b9
 8008490:	080084f5 	.word	0x080084f5
 8008494:	080085b9 	.word	0x080085b9
 8008498:	080085b9 	.word	0x080085b9
 800849c:	080085b9 	.word	0x080085b9
 80084a0:	08008537 	.word	0x08008537
 80084a4:	080085b9 	.word	0x080085b9
 80084a8:	080085b9 	.word	0x080085b9
 80084ac:	080085b9 	.word	0x080085b9
 80084b0:	08008577 	.word	0x08008577
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68b9      	ldr	r1, [r7, #8]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f000 fa0c 	bl	80088d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	699a      	ldr	r2, [r3, #24]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f042 0208 	orr.w	r2, r2, #8
 80084ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	699a      	ldr	r2, [r3, #24]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f022 0204 	bic.w	r2, r2, #4
 80084de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6999      	ldr	r1, [r3, #24]
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	691a      	ldr	r2, [r3, #16]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	430a      	orrs	r2, r1
 80084f0:	619a      	str	r2, [r3, #24]
      break;
 80084f2:	e062      	b.n	80085ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68b9      	ldr	r1, [r7, #8]
 80084fa:	4618      	mov	r0, r3
 80084fc:	f000 fa52 	bl	80089a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	699a      	ldr	r2, [r3, #24]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800850e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	699a      	ldr	r2, [r3, #24]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800851e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	6999      	ldr	r1, [r3, #24]
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	691b      	ldr	r3, [r3, #16]
 800852a:	021a      	lsls	r2, r3, #8
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	430a      	orrs	r2, r1
 8008532:	619a      	str	r2, [r3, #24]
      break;
 8008534:	e041      	b.n	80085ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68b9      	ldr	r1, [r7, #8]
 800853c:	4618      	mov	r0, r3
 800853e:	f000 fa9b 	bl	8008a78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	69da      	ldr	r2, [r3, #28]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f042 0208 	orr.w	r2, r2, #8
 8008550:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	69da      	ldr	r2, [r3, #28]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f022 0204 	bic.w	r2, r2, #4
 8008560:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	69d9      	ldr	r1, [r3, #28]
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	691a      	ldr	r2, [r3, #16]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	430a      	orrs	r2, r1
 8008572:	61da      	str	r2, [r3, #28]
      break;
 8008574:	e021      	b.n	80085ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	68b9      	ldr	r1, [r7, #8]
 800857c:	4618      	mov	r0, r3
 800857e:	f000 fae5 	bl	8008b4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	69da      	ldr	r2, [r3, #28]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008590:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	69da      	ldr	r2, [r3, #28]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	69d9      	ldr	r1, [r3, #28]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	021a      	lsls	r2, r3, #8
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	430a      	orrs	r2, r1
 80085b4:	61da      	str	r2, [r3, #28]
      break;
 80085b6:	e000      	b.n	80085ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80085b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085c2:	2300      	movs	r3, #0
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d101      	bne.n	80085e4 <HAL_TIM_ConfigClockSource+0x18>
 80085e0:	2302      	movs	r3, #2
 80085e2:	e0b3      	b.n	800874c <HAL_TIM_ConfigClockSource+0x180>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2202      	movs	r2, #2
 80085f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008602:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800860a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800861c:	d03e      	beq.n	800869c <HAL_TIM_ConfigClockSource+0xd0>
 800861e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008622:	f200 8087 	bhi.w	8008734 <HAL_TIM_ConfigClockSource+0x168>
 8008626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800862a:	f000 8085 	beq.w	8008738 <HAL_TIM_ConfigClockSource+0x16c>
 800862e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008632:	d87f      	bhi.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
 8008634:	2b70      	cmp	r3, #112	; 0x70
 8008636:	d01a      	beq.n	800866e <HAL_TIM_ConfigClockSource+0xa2>
 8008638:	2b70      	cmp	r3, #112	; 0x70
 800863a:	d87b      	bhi.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
 800863c:	2b60      	cmp	r3, #96	; 0x60
 800863e:	d050      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x116>
 8008640:	2b60      	cmp	r3, #96	; 0x60
 8008642:	d877      	bhi.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
 8008644:	2b50      	cmp	r3, #80	; 0x50
 8008646:	d03c      	beq.n	80086c2 <HAL_TIM_ConfigClockSource+0xf6>
 8008648:	2b50      	cmp	r3, #80	; 0x50
 800864a:	d873      	bhi.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
 800864c:	2b40      	cmp	r3, #64	; 0x40
 800864e:	d058      	beq.n	8008702 <HAL_TIM_ConfigClockSource+0x136>
 8008650:	2b40      	cmp	r3, #64	; 0x40
 8008652:	d86f      	bhi.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
 8008654:	2b30      	cmp	r3, #48	; 0x30
 8008656:	d064      	beq.n	8008722 <HAL_TIM_ConfigClockSource+0x156>
 8008658:	2b30      	cmp	r3, #48	; 0x30
 800865a:	d86b      	bhi.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
 800865c:	2b20      	cmp	r3, #32
 800865e:	d060      	beq.n	8008722 <HAL_TIM_ConfigClockSource+0x156>
 8008660:	2b20      	cmp	r3, #32
 8008662:	d867      	bhi.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
 8008664:	2b00      	cmp	r3, #0
 8008666:	d05c      	beq.n	8008722 <HAL_TIM_ConfigClockSource+0x156>
 8008668:	2b10      	cmp	r3, #16
 800866a:	d05a      	beq.n	8008722 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800866c:	e062      	b.n	8008734 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6818      	ldr	r0, [r3, #0]
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	6899      	ldr	r1, [r3, #8]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	685a      	ldr	r2, [r3, #4]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	f000 fc37 	bl	8008ef0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008690:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	68fa      	ldr	r2, [r7, #12]
 8008698:	609a      	str	r2, [r3, #8]
      break;
 800869a:	e04e      	b.n	800873a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6818      	ldr	r0, [r3, #0]
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	6899      	ldr	r1, [r3, #8]
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	685a      	ldr	r2, [r3, #4]
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	f000 fc20 	bl	8008ef0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	689a      	ldr	r2, [r3, #8]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80086be:	609a      	str	r2, [r3, #8]
      break;
 80086c0:	e03b      	b.n	800873a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6818      	ldr	r0, [r3, #0]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	6859      	ldr	r1, [r3, #4]
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
 80086ce:	461a      	mov	r2, r3
 80086d0:	f000 fae4 	bl	8008c9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	2150      	movs	r1, #80	; 0x50
 80086da:	4618      	mov	r0, r3
 80086dc:	f000 fbee 	bl	8008ebc <TIM_ITRx_SetConfig>
      break;
 80086e0:	e02b      	b.n	800873a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6818      	ldr	r0, [r3, #0]
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	6859      	ldr	r1, [r3, #4]
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	461a      	mov	r2, r3
 80086f0:	f000 fb3e 	bl	8008d70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2160      	movs	r1, #96	; 0x60
 80086fa:	4618      	mov	r0, r3
 80086fc:	f000 fbde 	bl	8008ebc <TIM_ITRx_SetConfig>
      break;
 8008700:	e01b      	b.n	800873a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6818      	ldr	r0, [r3, #0]
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	6859      	ldr	r1, [r3, #4]
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	461a      	mov	r2, r3
 8008710:	f000 fac4 	bl	8008c9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	2140      	movs	r1, #64	; 0x40
 800871a:	4618      	mov	r0, r3
 800871c:	f000 fbce 	bl	8008ebc <TIM_ITRx_SetConfig>
      break;
 8008720:	e00b      	b.n	800873a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4619      	mov	r1, r3
 800872c:	4610      	mov	r0, r2
 800872e:	f000 fbc5 	bl	8008ebc <TIM_ITRx_SetConfig>
        break;
 8008732:	e002      	b.n	800873a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008734:	bf00      	nop
 8008736:	e000      	b.n	800873a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008738:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2201      	movs	r2, #1
 800873e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800875e:	2300      	movs	r3, #0
 8008760:	60fb      	str	r3, [r7, #12]
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	2b0c      	cmp	r3, #12
 8008766:	d831      	bhi.n	80087cc <HAL_TIM_ReadCapturedValue+0x78>
 8008768:	a201      	add	r2, pc, #4	; (adr r2, 8008770 <HAL_TIM_ReadCapturedValue+0x1c>)
 800876a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800876e:	bf00      	nop
 8008770:	080087a5 	.word	0x080087a5
 8008774:	080087cd 	.word	0x080087cd
 8008778:	080087cd 	.word	0x080087cd
 800877c:	080087cd 	.word	0x080087cd
 8008780:	080087af 	.word	0x080087af
 8008784:	080087cd 	.word	0x080087cd
 8008788:	080087cd 	.word	0x080087cd
 800878c:	080087cd 	.word	0x080087cd
 8008790:	080087b9 	.word	0x080087b9
 8008794:	080087cd 	.word	0x080087cd
 8008798:	080087cd 	.word	0x080087cd
 800879c:	080087cd 	.word	0x080087cd
 80087a0:	080087c3 	.word	0x080087c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087aa:	60fb      	str	r3, [r7, #12]

      break;
 80087ac:	e00f      	b.n	80087ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b4:	60fb      	str	r3, [r7, #12]

      break;
 80087b6:	e00a      	b.n	80087ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087be:	60fb      	str	r3, [r7, #12]

      break;
 80087c0:	e005      	b.n	80087ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c8:	60fb      	str	r3, [r7, #12]

      break;
 80087ca:	e000      	b.n	80087ce <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80087cc:	bf00      	nop
  }

  return tmpreg;
 80087ce:	68fb      	ldr	r3, [r7, #12]
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3714      	adds	r7, #20
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bc80      	pop	{r7}
 80087d8:	4770      	bx	lr
 80087da:	bf00      	nop

080087dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087e4:	bf00      	nop
 80087e6:	370c      	adds	r7, #12
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bc80      	pop	{r7}
 80087ec:	4770      	bx	lr

080087ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b083      	sub	sp, #12
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80087f6:	bf00      	nop
 80087f8:	370c      	adds	r7, #12
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bc80      	pop	{r7}
 80087fe:	4770      	bx	lr

08008800 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008808:	bf00      	nop
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	bc80      	pop	{r7}
 8008810:	4770      	bx	lr
	...

08008814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a29      	ldr	r2, [pc, #164]	; (80088cc <TIM_Base_SetConfig+0xb8>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d00b      	beq.n	8008844 <TIM_Base_SetConfig+0x30>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008832:	d007      	beq.n	8008844 <TIM_Base_SetConfig+0x30>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a26      	ldr	r2, [pc, #152]	; (80088d0 <TIM_Base_SetConfig+0xbc>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d003      	beq.n	8008844 <TIM_Base_SetConfig+0x30>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a25      	ldr	r2, [pc, #148]	; (80088d4 <TIM_Base_SetConfig+0xc0>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d108      	bne.n	8008856 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800884a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	4313      	orrs	r3, r2
 8008854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a1c      	ldr	r2, [pc, #112]	; (80088cc <TIM_Base_SetConfig+0xb8>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d00b      	beq.n	8008876 <TIM_Base_SetConfig+0x62>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008864:	d007      	beq.n	8008876 <TIM_Base_SetConfig+0x62>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	4a19      	ldr	r2, [pc, #100]	; (80088d0 <TIM_Base_SetConfig+0xbc>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d003      	beq.n	8008876 <TIM_Base_SetConfig+0x62>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	4a18      	ldr	r2, [pc, #96]	; (80088d4 <TIM_Base_SetConfig+0xc0>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d108      	bne.n	8008888 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800887c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	4313      	orrs	r3, r2
 8008886:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	4313      	orrs	r3, r2
 8008894:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	68fa      	ldr	r2, [r7, #12]
 800889a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	689a      	ldr	r2, [r3, #8]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	4a07      	ldr	r2, [pc, #28]	; (80088cc <TIM_Base_SetConfig+0xb8>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d103      	bne.n	80088bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	691a      	ldr	r2, [r3, #16]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	615a      	str	r2, [r3, #20]
}
 80088c2:	bf00      	nop
 80088c4:	3714      	adds	r7, #20
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bc80      	pop	{r7}
 80088ca:	4770      	bx	lr
 80088cc:	40012c00 	.word	0x40012c00
 80088d0:	40000400 	.word	0x40000400
 80088d4:	40000800 	.word	0x40000800

080088d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088d8:	b480      	push	{r7}
 80088da:	b087      	sub	sp, #28
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a1b      	ldr	r3, [r3, #32]
 80088e6:	f023 0201 	bic.w	r2, r3, #1
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6a1b      	ldr	r3, [r3, #32]
 80088f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f023 0303 	bic.w	r3, r3, #3
 800890e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	68fa      	ldr	r2, [r7, #12]
 8008916:	4313      	orrs	r3, r2
 8008918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	f023 0302 	bic.w	r3, r3, #2
 8008920:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	697a      	ldr	r2, [r7, #20]
 8008928:	4313      	orrs	r3, r2
 800892a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4a1c      	ldr	r2, [pc, #112]	; (80089a0 <TIM_OC1_SetConfig+0xc8>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d10c      	bne.n	800894e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	f023 0308 	bic.w	r3, r3, #8
 800893a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	697a      	ldr	r2, [r7, #20]
 8008942:	4313      	orrs	r3, r2
 8008944:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	f023 0304 	bic.w	r3, r3, #4
 800894c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4a13      	ldr	r2, [pc, #76]	; (80089a0 <TIM_OC1_SetConfig+0xc8>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d111      	bne.n	800897a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800895c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	695b      	ldr	r3, [r3, #20]
 800896a:	693a      	ldr	r2, [r7, #16]
 800896c:	4313      	orrs	r3, r2
 800896e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	699b      	ldr	r3, [r3, #24]
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	4313      	orrs	r3, r2
 8008978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	693a      	ldr	r2, [r7, #16]
 800897e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	68fa      	ldr	r2, [r7, #12]
 8008984:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	685a      	ldr	r2, [r3, #4]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	697a      	ldr	r2, [r7, #20]
 8008992:	621a      	str	r2, [r3, #32]
}
 8008994:	bf00      	nop
 8008996:	371c      	adds	r7, #28
 8008998:	46bd      	mov	sp, r7
 800899a:	bc80      	pop	{r7}
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	40012c00 	.word	0x40012c00

080089a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b087      	sub	sp, #28
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6a1b      	ldr	r3, [r3, #32]
 80089b2:	f023 0210 	bic.w	r2, r3, #16
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6a1b      	ldr	r3, [r3, #32]
 80089be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	021b      	lsls	r3, r3, #8
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	f023 0320 	bic.w	r3, r3, #32
 80089ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	011b      	lsls	r3, r3, #4
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4a1d      	ldr	r2, [pc, #116]	; (8008a74 <TIM_OC2_SetConfig+0xd0>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d10d      	bne.n	8008a20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	68db      	ldr	r3, [r3, #12]
 8008a10:	011b      	lsls	r3, r3, #4
 8008a12:	697a      	ldr	r2, [r7, #20]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a14      	ldr	r2, [pc, #80]	; (8008a74 <TIM_OC2_SetConfig+0xd0>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d113      	bne.n	8008a50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	693a      	ldr	r2, [r7, #16]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	009b      	lsls	r3, r3, #2
 8008a4a:	693a      	ldr	r2, [r7, #16]
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	68fa      	ldr	r2, [r7, #12]
 8008a5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	697a      	ldr	r2, [r7, #20]
 8008a68:	621a      	str	r2, [r3, #32]
}
 8008a6a:	bf00      	nop
 8008a6c:	371c      	adds	r7, #28
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bc80      	pop	{r7}
 8008a72:	4770      	bx	lr
 8008a74:	40012c00 	.word	0x40012c00

08008a78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b087      	sub	sp, #28
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a1b      	ldr	r3, [r3, #32]
 8008a92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	69db      	ldr	r3, [r3, #28]
 8008a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f023 0303 	bic.w	r3, r3, #3
 8008aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	021b      	lsls	r3, r3, #8
 8008ac8:	697a      	ldr	r2, [r7, #20]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a1d      	ldr	r2, [pc, #116]	; (8008b48 <TIM_OC3_SetConfig+0xd0>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d10d      	bne.n	8008af2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008adc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	021b      	lsls	r3, r3, #8
 8008ae4:	697a      	ldr	r2, [r7, #20]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a14      	ldr	r2, [pc, #80]	; (8008b48 <TIM_OC3_SetConfig+0xd0>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d113      	bne.n	8008b22 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	011b      	lsls	r3, r3, #4
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	011b      	lsls	r3, r3, #4
 8008b1c:	693a      	ldr	r2, [r7, #16]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	685a      	ldr	r2, [r3, #4]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	621a      	str	r2, [r3, #32]
}
 8008b3c:	bf00      	nop
 8008b3e:	371c      	adds	r7, #28
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bc80      	pop	{r7}
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	40012c00 	.word	0x40012c00

08008b4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b087      	sub	sp, #28
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6a1b      	ldr	r3, [r3, #32]
 8008b5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a1b      	ldr	r3, [r3, #32]
 8008b66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	69db      	ldr	r3, [r3, #28]
 8008b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	021b      	lsls	r3, r3, #8
 8008b8a:	68fa      	ldr	r2, [r7, #12]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	031b      	lsls	r3, r3, #12
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a0f      	ldr	r2, [pc, #60]	; (8008be4 <TIM_OC4_SetConfig+0x98>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d109      	bne.n	8008bc0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008bb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	695b      	ldr	r3, [r3, #20]
 8008bb8:	019b      	lsls	r3, r3, #6
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	68fa      	ldr	r2, [r7, #12]
 8008bca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	685a      	ldr	r2, [r3, #4]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	693a      	ldr	r2, [r7, #16]
 8008bd8:	621a      	str	r2, [r3, #32]
}
 8008bda:	bf00      	nop
 8008bdc:	371c      	adds	r7, #28
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bc80      	pop	{r7}
 8008be2:	4770      	bx	lr
 8008be4:	40012c00 	.word	0x40012c00

08008be8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b087      	sub	sp, #28
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	607a      	str	r2, [r7, #4]
 8008bf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6a1b      	ldr	r3, [r3, #32]
 8008bfa:	f023 0201 	bic.w	r2, r3, #1
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	699b      	ldr	r3, [r3, #24]
 8008c06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6a1b      	ldr	r3, [r3, #32]
 8008c0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	4a1f      	ldr	r2, [pc, #124]	; (8008c90 <TIM_TI1_SetConfig+0xa8>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d00b      	beq.n	8008c2e <TIM_TI1_SetConfig+0x46>
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c1c:	d007      	beq.n	8008c2e <TIM_TI1_SetConfig+0x46>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	4a1c      	ldr	r2, [pc, #112]	; (8008c94 <TIM_TI1_SetConfig+0xac>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d003      	beq.n	8008c2e <TIM_TI1_SetConfig+0x46>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	4a1b      	ldr	r2, [pc, #108]	; (8008c98 <TIM_TI1_SetConfig+0xb0>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d101      	bne.n	8008c32 <TIM_TI1_SetConfig+0x4a>
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e000      	b.n	8008c34 <TIM_TI1_SetConfig+0x4c>
 8008c32:	2300      	movs	r3, #0
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d008      	beq.n	8008c4a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	f023 0303 	bic.w	r3, r3, #3
 8008c3e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008c40:	697a      	ldr	r2, [r7, #20]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4313      	orrs	r3, r2
 8008c46:	617b      	str	r3, [r7, #20]
 8008c48:	e003      	b.n	8008c52 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	f043 0301 	orr.w	r3, r3, #1
 8008c50:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	011b      	lsls	r3, r3, #4
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	697a      	ldr	r2, [r7, #20]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	f023 030a 	bic.w	r3, r3, #10
 8008c6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f003 030a 	and.w	r3, r3, #10
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	697a      	ldr	r2, [r7, #20]
 8008c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	693a      	ldr	r2, [r7, #16]
 8008c84:	621a      	str	r2, [r3, #32]
}
 8008c86:	bf00      	nop
 8008c88:	371c      	adds	r7, #28
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bc80      	pop	{r7}
 8008c8e:	4770      	bx	lr
 8008c90:	40012c00 	.word	0x40012c00
 8008c94:	40000400 	.word	0x40000400
 8008c98:	40000800 	.word	0x40000800

08008c9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b087      	sub	sp, #28
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	6a1b      	ldr	r3, [r3, #32]
 8008cac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6a1b      	ldr	r3, [r3, #32]
 8008cb2:	f023 0201 	bic.w	r2, r3, #1
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	699b      	ldr	r3, [r3, #24]
 8008cbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008cc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	011b      	lsls	r3, r3, #4
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f023 030a 	bic.w	r3, r3, #10
 8008cd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	693a      	ldr	r2, [r7, #16]
 8008ce6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	697a      	ldr	r2, [r7, #20]
 8008cec:	621a      	str	r2, [r3, #32]
}
 8008cee:	bf00      	nop
 8008cf0:	371c      	adds	r7, #28
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bc80      	pop	{r7}
 8008cf6:	4770      	bx	lr

08008cf8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b087      	sub	sp, #28
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	60b9      	str	r1, [r7, #8]
 8008d02:	607a      	str	r2, [r7, #4]
 8008d04:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6a1b      	ldr	r3, [r3, #32]
 8008d0a:	f023 0210 	bic.w	r2, r3, #16
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	699b      	ldr	r3, [r3, #24]
 8008d16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6a1b      	ldr	r3, [r3, #32]
 8008d1c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	021b      	lsls	r3, r3, #8
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d36:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	031b      	lsls	r3, r3, #12
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008d4a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	011b      	lsls	r3, r3, #4
 8008d50:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008d54:	693a      	ldr	r2, [r7, #16]
 8008d56:	4313      	orrs	r3, r2
 8008d58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	697a      	ldr	r2, [r7, #20]
 8008d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	693a      	ldr	r2, [r7, #16]
 8008d64:	621a      	str	r2, [r3, #32]
}
 8008d66:	bf00      	nop
 8008d68:	371c      	adds	r7, #28
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bc80      	pop	{r7}
 8008d6e:	4770      	bx	lr

08008d70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b087      	sub	sp, #28
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	60b9      	str	r1, [r7, #8]
 8008d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	f023 0210 	bic.w	r2, r3, #16
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	699b      	ldr	r3, [r3, #24]
 8008d8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	6a1b      	ldr	r3, [r3, #32]
 8008d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	031b      	lsls	r3, r3, #12
 8008da0:	697a      	ldr	r2, [r7, #20]
 8008da2:	4313      	orrs	r3, r2
 8008da4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008dac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	011b      	lsls	r3, r3, #4
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	697a      	ldr	r2, [r7, #20]
 8008dbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	693a      	ldr	r2, [r7, #16]
 8008dc2:	621a      	str	r2, [r3, #32]
}
 8008dc4:	bf00      	nop
 8008dc6:	371c      	adds	r7, #28
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bc80      	pop	{r7}
 8008dcc:	4770      	bx	lr

08008dce <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008dce:	b480      	push	{r7}
 8008dd0:	b087      	sub	sp, #28
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	60f8      	str	r0, [r7, #12]
 8008dd6:	60b9      	str	r1, [r7, #8]
 8008dd8:	607a      	str	r2, [r7, #4]
 8008dda:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6a1b      	ldr	r3, [r3, #32]
 8008de0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	69db      	ldr	r3, [r3, #28]
 8008dec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	f023 0303 	bic.w	r3, r3, #3
 8008dfa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008dfc:	697a      	ldr	r2, [r7, #20]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e0a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	011b      	lsls	r3, r3, #4
 8008e10:	b2db      	uxtb	r3, r3
 8008e12:	697a      	ldr	r2, [r7, #20]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e1e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	021b      	lsls	r3, r3, #8
 8008e24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	697a      	ldr	r2, [r7, #20]
 8008e32:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	693a      	ldr	r2, [r7, #16]
 8008e38:	621a      	str	r2, [r3, #32]
}
 8008e3a:	bf00      	nop
 8008e3c:	371c      	adds	r7, #28
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bc80      	pop	{r7}
 8008e42:	4770      	bx	lr

08008e44 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b087      	sub	sp, #28
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	60f8      	str	r0, [r7, #12]
 8008e4c:	60b9      	str	r1, [r7, #8]
 8008e4e:	607a      	str	r2, [r7, #4]
 8008e50:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	6a1b      	ldr	r3, [r3, #32]
 8008e56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	69db      	ldr	r3, [r3, #28]
 8008e62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6a1b      	ldr	r3, [r3, #32]
 8008e68:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e70:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	021b      	lsls	r3, r3, #8
 8008e76:	697a      	ldr	r2, [r7, #20]
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e82:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	031b      	lsls	r3, r3, #12
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	697a      	ldr	r2, [r7, #20]
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e96:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	031b      	lsls	r3, r3, #12
 8008e9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ea0:	693a      	ldr	r2, [r7, #16]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	621a      	str	r2, [r3, #32]
}
 8008eb2:	bf00      	nop
 8008eb4:	371c      	adds	r7, #28
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bc80      	pop	{r7}
 8008eba:	4770      	bx	lr

08008ebc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b085      	sub	sp, #20
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ed2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ed4:	683a      	ldr	r2, [r7, #0]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	f043 0307 	orr.w	r3, r3, #7
 8008ede:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	609a      	str	r2, [r3, #8]
}
 8008ee6:	bf00      	nop
 8008ee8:	3714      	adds	r7, #20
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bc80      	pop	{r7}
 8008eee:	4770      	bx	lr

08008ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b087      	sub	sp, #28
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	607a      	str	r2, [r7, #4]
 8008efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008f0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	021a      	lsls	r2, r3, #8
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	431a      	orrs	r2, r3
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	697a      	ldr	r2, [r7, #20]
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	697a      	ldr	r2, [r7, #20]
 8008f22:	609a      	str	r2, [r3, #8]
}
 8008f24:	bf00      	nop
 8008f26:	371c      	adds	r7, #28
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bc80      	pop	{r7}
 8008f2c:	4770      	bx	lr

08008f2e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f2e:	b480      	push	{r7}
 8008f30:	b087      	sub	sp, #28
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	60f8      	str	r0, [r7, #12]
 8008f36:	60b9      	str	r1, [r7, #8]
 8008f38:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	f003 031f 	and.w	r3, r3, #31
 8008f40:	2201      	movs	r2, #1
 8008f42:	fa02 f303 	lsl.w	r3, r2, r3
 8008f46:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6a1a      	ldr	r2, [r3, #32]
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	43db      	mvns	r3, r3
 8008f50:	401a      	ands	r2, r3
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6a1a      	ldr	r2, [r3, #32]
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f003 031f 	and.w	r3, r3, #31
 8008f60:	6879      	ldr	r1, [r7, #4]
 8008f62:	fa01 f303 	lsl.w	r3, r1, r3
 8008f66:	431a      	orrs	r2, r3
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	621a      	str	r2, [r3, #32]
}
 8008f6c:	bf00      	nop
 8008f6e:	371c      	adds	r7, #28
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bc80      	pop	{r7}
 8008f74:	4770      	bx	lr
	...

08008f78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b085      	sub	sp, #20
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d101      	bne.n	8008f90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f8c:	2302      	movs	r3, #2
 8008f8e:	e046      	b.n	800901e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2202      	movs	r2, #2
 8008f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	689b      	ldr	r3, [r3, #8]
 8008fae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	68fa      	ldr	r2, [r7, #12]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68fa      	ldr	r2, [r7, #12]
 8008fc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a16      	ldr	r2, [pc, #88]	; (8009028 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d00e      	beq.n	8008ff2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fdc:	d009      	beq.n	8008ff2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a12      	ldr	r2, [pc, #72]	; (800902c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d004      	beq.n	8008ff2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a10      	ldr	r2, [pc, #64]	; (8009030 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d10c      	bne.n	800900c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ff8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	68ba      	ldr	r2, [r7, #8]
 8009000:	4313      	orrs	r3, r2
 8009002:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3714      	adds	r7, #20
 8009022:	46bd      	mov	sp, r7
 8009024:	bc80      	pop	{r7}
 8009026:	4770      	bx	lr
 8009028:	40012c00 	.word	0x40012c00
 800902c:	40000400 	.word	0x40000400
 8009030:	40000800 	.word	0x40000800

08009034 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800903e:	2300      	movs	r3, #0
 8009040:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009048:	2b01      	cmp	r3, #1
 800904a:	d101      	bne.n	8009050 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800904c:	2302      	movs	r3, #2
 800904e:	e03d      	b.n	80090cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	68db      	ldr	r3, [r3, #12]
 8009062:	4313      	orrs	r3, r2
 8009064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	4313      	orrs	r3, r2
 8009072:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4313      	orrs	r3, r2
 800908e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	4313      	orrs	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	695b      	ldr	r3, [r3, #20]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	69db      	ldr	r3, [r3, #28]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090ca:	2300      	movs	r3, #0
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3714      	adds	r7, #20
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bc80      	pop	{r7}
 80090d4:	4770      	bx	lr

080090d6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80090d6:	b480      	push	{r7}
 80090d8:	b083      	sub	sp, #12
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80090de:	bf00      	nop
 80090e0:	370c      	adds	r7, #12
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bc80      	pop	{r7}
 80090e6:	4770      	bx	lr

080090e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bc80      	pop	{r7}
 80090f8:	4770      	bx	lr

080090fa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b082      	sub	sp, #8
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d101      	bne.n	800910c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	e03f      	b.n	800918c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009112:	b2db      	uxtb	r3, r3
 8009114:	2b00      	cmp	r3, #0
 8009116:	d106      	bne.n	8009126 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f7fb ffa1 	bl	8005068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2224      	movs	r2, #36	; 0x24
 800912a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	68da      	ldr	r2, [r3, #12]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800913c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 f904 	bl	800934c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	691a      	ldr	r2, [r3, #16]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009152:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	695a      	ldr	r2, [r3, #20]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009162:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68da      	ldr	r2, [r3, #12]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009172:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2220      	movs	r2, #32
 800917e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2220      	movs	r2, #32
 8009186:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	3708      	adds	r7, #8
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b08a      	sub	sp, #40	; 0x28
 8009198:	af02      	add	r7, sp, #8
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	603b      	str	r3, [r7, #0]
 80091a0:	4613      	mov	r3, r2
 80091a2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80091a4:	2300      	movs	r3, #0
 80091a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	2b20      	cmp	r3, #32
 80091b2:	d17c      	bne.n	80092ae <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <HAL_UART_Transmit+0x2c>
 80091ba:	88fb      	ldrh	r3, [r7, #6]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e075      	b.n	80092b0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d101      	bne.n	80091d2 <HAL_UART_Transmit+0x3e>
 80091ce:	2302      	movs	r3, #2
 80091d0:	e06e      	b.n	80092b0 <HAL_UART_Transmit+0x11c>
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2221      	movs	r2, #33	; 0x21
 80091e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80091e8:	f7fc f8a0 	bl	800532c <HAL_GetTick>
 80091ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	88fa      	ldrh	r2, [r7, #6]
 80091f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	88fa      	ldrh	r2, [r7, #6]
 80091f8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009202:	d108      	bne.n	8009216 <HAL_UART_Transmit+0x82>
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	691b      	ldr	r3, [r3, #16]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d104      	bne.n	8009216 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800920c:	2300      	movs	r3, #0
 800920e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	61bb      	str	r3, [r7, #24]
 8009214:	e003      	b.n	800921e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800921a:	2300      	movs	r3, #0
 800921c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2200      	movs	r2, #0
 8009222:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009226:	e02a      	b.n	800927e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	2200      	movs	r2, #0
 8009230:	2180      	movs	r1, #128	; 0x80
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	f000 f840 	bl	80092b8 <UART_WaitOnFlagUntilTimeout>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d001      	beq.n	8009242 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800923e:	2303      	movs	r3, #3
 8009240:	e036      	b.n	80092b0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009242:	69fb      	ldr	r3, [r7, #28]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10b      	bne.n	8009260 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009248:	69bb      	ldr	r3, [r7, #24]
 800924a:	881b      	ldrh	r3, [r3, #0]
 800924c:	461a      	mov	r2, r3
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009256:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	3302      	adds	r3, #2
 800925c:	61bb      	str	r3, [r7, #24]
 800925e:	e007      	b.n	8009270 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009260:	69fb      	ldr	r3, [r7, #28]
 8009262:	781a      	ldrb	r2, [r3, #0]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800926a:	69fb      	ldr	r3, [r7, #28]
 800926c:	3301      	adds	r3, #1
 800926e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009274:	b29b      	uxth	r3, r3
 8009276:	3b01      	subs	r3, #1
 8009278:	b29a      	uxth	r2, r3
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009282:	b29b      	uxth	r3, r3
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1cf      	bne.n	8009228 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	2200      	movs	r2, #0
 8009290:	2140      	movs	r1, #64	; 0x40
 8009292:	68f8      	ldr	r0, [r7, #12]
 8009294:	f000 f810 	bl	80092b8 <UART_WaitOnFlagUntilTimeout>
 8009298:	4603      	mov	r3, r0
 800929a:	2b00      	cmp	r3, #0
 800929c:	d001      	beq.n	80092a2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800929e:	2303      	movs	r3, #3
 80092a0:	e006      	b.n	80092b0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2220      	movs	r2, #32
 80092a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80092aa:	2300      	movs	r3, #0
 80092ac:	e000      	b.n	80092b0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80092ae:	2302      	movs	r3, #2
  }
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3720      	adds	r7, #32
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	60f8      	str	r0, [r7, #12]
 80092c0:	60b9      	str	r1, [r7, #8]
 80092c2:	603b      	str	r3, [r7, #0]
 80092c4:	4613      	mov	r3, r2
 80092c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092c8:	e02c      	b.n	8009324 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092d0:	d028      	beq.n	8009324 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d007      	beq.n	80092e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80092d8:	f7fc f828 	bl	800532c <HAL_GetTick>
 80092dc:	4602      	mov	r2, r0
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	1ad3      	subs	r3, r2, r3
 80092e2:	69ba      	ldr	r2, [r7, #24]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d21d      	bcs.n	8009324 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68da      	ldr	r2, [r3, #12]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80092f6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	695a      	ldr	r2, [r3, #20]
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f022 0201 	bic.w	r2, r2, #1
 8009306:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2220      	movs	r2, #32
 800930c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2220      	movs	r2, #32
 8009314:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009320:	2303      	movs	r3, #3
 8009322:	e00f      	b.n	8009344 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	4013      	ands	r3, r2
 800932e:	68ba      	ldr	r2, [r7, #8]
 8009330:	429a      	cmp	r2, r3
 8009332:	bf0c      	ite	eq
 8009334:	2301      	moveq	r3, #1
 8009336:	2300      	movne	r3, #0
 8009338:	b2db      	uxtb	r3, r3
 800933a:	461a      	mov	r2, r3
 800933c:	79fb      	ldrb	r3, [r7, #7]
 800933e:	429a      	cmp	r2, r3
 8009340:	d0c3      	beq.n	80092ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	3710      	adds	r7, #16
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	68da      	ldr	r2, [r3, #12]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	689a      	ldr	r2, [r3, #8]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	431a      	orrs	r2, r3
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	695b      	ldr	r3, [r3, #20]
 8009378:	4313      	orrs	r3, r2
 800937a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009386:	f023 030c 	bic.w	r3, r3, #12
 800938a:	687a      	ldr	r2, [r7, #4]
 800938c:	6812      	ldr	r2, [r2, #0]
 800938e:	68b9      	ldr	r1, [r7, #8]
 8009390:	430b      	orrs	r3, r1
 8009392:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	695b      	ldr	r3, [r3, #20]
 800939a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	699a      	ldr	r2, [r3, #24]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	430a      	orrs	r2, r1
 80093a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a2c      	ldr	r2, [pc, #176]	; (8009460 <UART_SetConfig+0x114>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d103      	bne.n	80093bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80093b4:	f7fe fb42 	bl	8007a3c <HAL_RCC_GetPCLK2Freq>
 80093b8:	60f8      	str	r0, [r7, #12]
 80093ba:	e002      	b.n	80093c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80093bc:	f7fe fb2a 	bl	8007a14 <HAL_RCC_GetPCLK1Freq>
 80093c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	4613      	mov	r3, r2
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4413      	add	r3, r2
 80093ca:	009a      	lsls	r2, r3, #2
 80093cc:	441a      	add	r2, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80093d8:	4a22      	ldr	r2, [pc, #136]	; (8009464 <UART_SetConfig+0x118>)
 80093da:	fba2 2303 	umull	r2, r3, r2, r3
 80093de:	095b      	lsrs	r3, r3, #5
 80093e0:	0119      	lsls	r1, r3, #4
 80093e2:	68fa      	ldr	r2, [r7, #12]
 80093e4:	4613      	mov	r3, r2
 80093e6:	009b      	lsls	r3, r3, #2
 80093e8:	4413      	add	r3, r2
 80093ea:	009a      	lsls	r2, r3, #2
 80093ec:	441a      	add	r2, r3
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80093f8:	4b1a      	ldr	r3, [pc, #104]	; (8009464 <UART_SetConfig+0x118>)
 80093fa:	fba3 0302 	umull	r0, r3, r3, r2
 80093fe:	095b      	lsrs	r3, r3, #5
 8009400:	2064      	movs	r0, #100	; 0x64
 8009402:	fb00 f303 	mul.w	r3, r0, r3
 8009406:	1ad3      	subs	r3, r2, r3
 8009408:	011b      	lsls	r3, r3, #4
 800940a:	3332      	adds	r3, #50	; 0x32
 800940c:	4a15      	ldr	r2, [pc, #84]	; (8009464 <UART_SetConfig+0x118>)
 800940e:	fba2 2303 	umull	r2, r3, r2, r3
 8009412:	095b      	lsrs	r3, r3, #5
 8009414:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009418:	4419      	add	r1, r3
 800941a:	68fa      	ldr	r2, [r7, #12]
 800941c:	4613      	mov	r3, r2
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	4413      	add	r3, r2
 8009422:	009a      	lsls	r2, r3, #2
 8009424:	441a      	add	r2, r3
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009430:	4b0c      	ldr	r3, [pc, #48]	; (8009464 <UART_SetConfig+0x118>)
 8009432:	fba3 0302 	umull	r0, r3, r3, r2
 8009436:	095b      	lsrs	r3, r3, #5
 8009438:	2064      	movs	r0, #100	; 0x64
 800943a:	fb00 f303 	mul.w	r3, r0, r3
 800943e:	1ad3      	subs	r3, r2, r3
 8009440:	011b      	lsls	r3, r3, #4
 8009442:	3332      	adds	r3, #50	; 0x32
 8009444:	4a07      	ldr	r2, [pc, #28]	; (8009464 <UART_SetConfig+0x118>)
 8009446:	fba2 2303 	umull	r2, r3, r2, r3
 800944a:	095b      	lsrs	r3, r3, #5
 800944c:	f003 020f 	and.w	r2, r3, #15
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	440a      	add	r2, r1
 8009456:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009458:	bf00      	nop
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}
 8009460:	40013800 	.word	0x40013800
 8009464:	51eb851f 	.word	0x51eb851f

08009468 <_ZN10ControllerC1Ev>:
    float angles[3];
    float rates[3];
    float bias[3];
};

Controller::Controller() {}
 8009468:	b580      	push	{r7, lr}
 800946a:	b086      	sub	sp, #24
 800946c:	af04      	add	r7, sp, #16
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	4a6f      	ldr	r2, [pc, #444]	; (8009630 <_ZN10ControllerC1Ev+0x1c8>)
 8009474:	651a      	str	r2, [r3, #80]	; 0x50
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a6e      	ldr	r2, [pc, #440]	; (8009634 <_ZN10ControllerC1Ev+0x1cc>)
 800947a:	655a      	str	r2, [r3, #84]	; 0x54
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8009482:	659a      	str	r2, [r3, #88]	; 0x58
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009488:	4618      	mov	r0, r3
 800948a:	f7f7 fbff 	bl	8000c8c <__aeabi_i2f>
 800948e:	4603      	mov	r3, r0
 8009490:	4619      	mov	r1, r3
 8009492:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009496:	f7f7 fd01 	bl	8000e9c <__aeabi_fdiv>
 800949a:	4603      	mov	r3, r0
 800949c:	461a      	mov	r2, r3
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a64      	ldr	r2, [pc, #400]	; (8009638 <_ZN10ControllerC1Ev+0x1d0>)
 80094a6:	661a      	str	r2, [r3, #96]	; 0x60
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a64      	ldr	r2, [pc, #400]	; (800963c <_ZN10ControllerC1Ev+0x1d4>)
 80094ac:	665a      	str	r2, [r3, #100]	; 0x64
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	4a63      	ldr	r2, [pc, #396]	; (8009640 <_ZN10ControllerC1Ev+0x1d8>)
 80094b2:	669a      	str	r2, [r3, #104]	; 0x68
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f04f 0200 	mov.w	r2, #0
 80094ba:	66da      	str	r2, [r3, #108]	; 0x6c
 80094bc:	6879      	ldr	r1, [r7, #4]
 80094be:	a350      	add	r3, pc, #320	; (adr r3, 8009600 <_ZN10ControllerC1Ev+0x198>)
 80094c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c4:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 80094c8:	6879      	ldr	r1, [r7, #4]
 80094ca:	a34f      	add	r3, pc, #316	; (adr r3, 8009608 <_ZN10ControllerC1Ev+0x1a0>)
 80094cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d0:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 80094d4:	6879      	ldr	r1, [r7, #4]
 80094d6:	a34e      	add	r3, pc, #312	; (adr r3, 8009610 <_ZN10ControllerC1Ev+0x1a8>)
 80094d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094dc:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80094e6:	6879      	ldr	r1, [r7, #4]
 80094e8:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80094f2:	6879      	ldr	r1, [r7, #4]
 80094f4:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80094fe:	6879      	ldr	r1, [r7, #4]
 8009500:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
 8009504:	6879      	ldr	r1, [r7, #4]
 8009506:	f04f 0200 	mov.w	r2, #0
 800950a:	4b4e      	ldr	r3, [pc, #312]	; (8009644 <_ZN10ControllerC1Ev+0x1dc>)
 800950c:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
 8009510:	6879      	ldr	r1, [r7, #4]
 8009512:	f04f 0200 	mov.w	r2, #0
 8009516:	4b4c      	ldr	r3, [pc, #304]	; (8009648 <_ZN10ControllerC1Ev+0x1e0>)
 8009518:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009520:	4618      	mov	r0, r3
 8009522:	f7f6 ff67 	bl	80003f4 <__aeabi_i2d>
 8009526:	a33c      	add	r3, pc, #240	; (adr r3, 8009618 <_ZN10ControllerC1Ev+0x1b0>)
 8009528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800952c:	f7f6 ffcc 	bl	80004c8 <__aeabi_dmul>
 8009530:	4602      	mov	r2, r0
 8009532:	460b      	mov	r3, r1
 8009534:	4610      	mov	r0, r2
 8009536:	4619      	mov	r1, r3
 8009538:	f7f7 fa9e 	bl	8000a78 <__aeabi_d2f>
 800953c:	4602      	mov	r2, r0
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a41      	ldr	r2, [pc, #260]	; (800964c <_ZN10ControllerC1Ev+0x1e4>)
 8009548:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a3f      	ldr	r2, [pc, #252]	; (800964c <_ZN10ControllerC1Ev+0x1e4>)
 8009550:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f103 01c0 	add.w	r1, r3, #192	; 0xc0
 800955a:	a331      	add	r3, pc, #196	; (adr r3, 8009620 <_ZN10ControllerC1Ev+0x1b8>)
 800955c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009560:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009564:	a32e      	add	r3, pc, #184	; (adr r3, 8009620 <_ZN10ControllerC1Ev+0x1b8>)
 8009566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800956a:	e9cd 2300 	strd	r2, r3, [sp]
 800956e:	a32e      	add	r3, pc, #184	; (adr r3, 8009628 <_ZN10ControllerC1Ev+0x1c0>)
 8009570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009574:	4608      	mov	r0, r1
 8009576:	f003 fc11 	bl	800cd9c <_ZN3lpfC1Eddd>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f103 01e8 	add.w	r1, r3, #232	; 0xe8
 8009580:	a327      	add	r3, pc, #156	; (adr r3, 8009620 <_ZN10ControllerC1Ev+0x1b8>)
 8009582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009586:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800958a:	a325      	add	r3, pc, #148	; (adr r3, 8009620 <_ZN10ControllerC1Ev+0x1b8>)
 800958c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009590:	e9cd 2300 	strd	r2, r3, [sp]
 8009594:	a324      	add	r3, pc, #144	; (adr r3, 8009628 <_ZN10ControllerC1Ev+0x1c0>)
 8009596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959a:	4608      	mov	r0, r1
 800959c:	f003 fbfe 	bl	800cd9c <_ZN3lpfC1Eddd>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f503 7188 	add.w	r1, r3, #272	; 0x110
 80095a6:	a31e      	add	r3, pc, #120	; (adr r3, 8009620 <_ZN10ControllerC1Ev+0x1b8>)
 80095a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80095b0:	a31b      	add	r3, pc, #108	; (adr r3, 8009620 <_ZN10ControllerC1Ev+0x1b8>)
 80095b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b6:	e9cd 2300 	strd	r2, r3, [sp]
 80095ba:	a31b      	add	r3, pc, #108	; (adr r3, 8009628 <_ZN10ControllerC1Ev+0x1c0>)
 80095bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c0:	4608      	mov	r0, r1
 80095c2:	f003 fbeb 	bl	800cd9c <_ZN3lpfC1Eddd>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 80095cc:	4618      	mov	r0, r3
 80095ce:	f003 f809 	bl	800c5e4 <_ZN3PIDC1Ev>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80095d8:	4618      	mov	r0, r3
 80095da:	f003 f803 	bl	800c5e4 <_ZN3PIDC1Ev>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f503 731c 	add.w	r3, r3, #624	; 0x270
 80095e4:	4618      	mov	r0, r3
 80095e6:	f002 fffd 	bl	800c5e4 <_ZN3PIDC1Ev>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 80095f0:	4618      	mov	r0, r3
 80095f2:	f002 fff7 	bl	800c5e4 <_ZN3PIDC1Ev>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	4618      	mov	r0, r3
 80095fa:	3708      	adds	r7, #8
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	5c28f5c3 	.word	0x5c28f5c3
 8009604:	3fc5c28f 	.word	0x3fc5c28f
 8009608:	47ae147b 	.word	0x47ae147b
 800960c:	3fb47ae1 	.word	0x3fb47ae1
 8009610:	eb851eb8 	.word	0xeb851eb8
 8009614:	3f8eb851 	.word	0x3f8eb851
 8009618:	eb851eb8 	.word	0xeb851eb8
 800961c:	3f9eb851 	.word	0x3f9eb851
 8009620:	fc3b4f61 	.word	0xfc3b4f61
 8009624:	3fa35935 	.word	0x3fa35935
 8009628:	4f0d844d 	.word	0x4f0d844d
 800962c:	3fed94af 	.word	0x3fed94af
 8009630:	44c1c000 	.word	0x44c1c000
 8009634:	42654ca3 	.word	0x42654ca3
 8009638:	3fb33333 	.word	0x3fb33333
 800963c:	411cf5c3 	.word	0x411cf5c3
 8009640:	41f9d70a 	.word	0x41f9d70a
 8009644:	40140000 	.word	0x40140000
 8009648:	401a0000 	.word	0x401a0000
 800964c:	41700000 	.word	0x41700000

08009650 <_ZN10Controller3RunE5stateS0_i>:

std::vector<double> Controller::Run (struct state state, struct state state_des, int thr) {
 8009650:	b082      	sub	sp, #8
 8009652:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009656:	b09f      	sub	sp, #124	; 0x7c
 8009658:	af08      	add	r7, sp, #32
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	60b9      	str	r1, [r7, #8]
 800965e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8009662:	e881 000c 	stmia.w	r1, {r2, r3}
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 8009666:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800966a:	4618      	mov	r0, r3
 800966c:	f7f6 fed4 	bl	8000418 <__aeabi_f2d>
 8009670:	4602      	mov	r2, r0
 8009672:	460b      	mov	r3, r1
 8009674:	68b9      	ldr	r1, [r7, #8]
 8009676:	e9c1 2304 	strd	r2, r3, [r1, #16]
        pitch = state.angles[1];
 800967a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800967e:	4618      	mov	r0, r3
 8009680:	f7f6 feca 	bl	8000418 <__aeabi_f2d>
 8009684:	4602      	mov	r2, r0
 8009686:	460b      	mov	r3, r1
 8009688:	68b9      	ldr	r1, [r7, #8]
 800968a:	e9c1 2306 	strd	r2, r3, [r1, #24]
        yaw    = state.angles[2];
 800968e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009692:	4618      	mov	r0, r3
 8009694:	f7f6 fec0 	bl	8000418 <__aeabi_f2d>
 8009698:	4602      	mov	r2, r0
 800969a:	460b      	mov	r3, r1
 800969c:	68b9      	ldr	r1, [r7, #8]
 800969e:	e9c1 2308 	strd	r2, r3, [r1, #32]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 80096a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7f6 feb6 	bl	8000418 <__aeabi_f2d>
 80096ac:	4602      	mov	r2, r0
 80096ae:	460b      	mov	r3, r1
 80096b0:	68b9      	ldr	r1, [r7, #8]
 80096b2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        pitch_rate = state.rates[1];
 80096b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7f6 feac 	bl	8000418 <__aeabi_f2d>
 80096c0:	4602      	mov	r2, r0
 80096c2:	460b      	mov	r3, r1
 80096c4:	68b9      	ldr	r1, [r7, #8]
 80096c6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        yaw_rate   = state.rates[2];
 80096ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7f6 fea2 	bl	8000418 <__aeabi_f2d>
 80096d4:	4602      	mov	r2, r0
 80096d6:	460b      	mov	r3, r1
 80096d8:	68b9      	ldr	r1, [r7, #8]
 80096da:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

        roll_bias = state.bias[0];
 80096de:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 80096e6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 80096ee:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	609a      	str	r2, [r3, #8]
        
        float roll_des     = state_des.angles[0];
 80096f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80096fa:	657b      	str	r3, [r7, #84]	; 0x54
        float pitch_des 	 = state_des.angles[1];
 80096fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009700:	653b      	str	r3, [r7, #80]	; 0x50
        float yaw_rate_des = state_des.rates[2];
 8009702:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009706:	64fb      	str	r3, [r7, #76]	; 0x4c

        roll_des 	  	= roll_des_filt.Run(roll_des);
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	33c0      	adds	r3, #192	; 0xc0
 800970c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800970e:	4618      	mov	r0, r3
 8009710:	f003 fb5f 	bl	800cdd2 <_ZN3lpf3RunEf>
 8009714:	6578      	str	r0, [r7, #84]	; 0x54
        pitch_des 		= pitch_des_filt.Run(pitch_des);
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	33e8      	adds	r3, #232	; 0xe8
 800971a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800971c:	4618      	mov	r0, r3
 800971e:	f003 fb58 	bl	800cdd2 <_ZN3lpf3RunEf>
 8009722:	6538      	str	r0, [r7, #80]	; 0x50
        yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800972a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800972c:	4618      	mov	r0, r3
 800972e:	f003 fb50 	bl	800cdd2 <_ZN3lpf3RunEf>
 8009732:	64f8      	str	r0, [r7, #76]	; 0x4c

    roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle);
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	f503 76b8 	add.w	r6, r3, #368	; 0x170
 800973a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800973c:	f7f6 fe6c 	bl	8000418 <__aeabi_f2d>
 8009740:	4680      	mov	r8, r0
 8009742:	4689      	mov	r9, r1
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009750:	4618      	mov	r0, r3
 8009752:	f7f6 fe61 	bl	8000418 <__aeabi_f2d>
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800975e:	e9cd 4500 	strd	r4, r5, [sp]
 8009762:	4642      	mov	r2, r8
 8009764:	464b      	mov	r3, r9
 8009766:	4630      	mov	r0, r6
 8009768:	f002 ff78 	bl	800c65c <_ZN3PID7P_AngleEddd>
 800976c:	4602      	mov	r2, r0
 800976e:	460b      	mov	r3, r1
 8009770:	4610      	mov	r0, r2
 8009772:	4619      	mov	r1, r3
 8009774:	f7f7 f980 	bl	8000a78 <__aeabi_d2f>
 8009778:	4602      	mov	r2, r0
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
    pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle);
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f503 76f8 	add.w	r6, r3, #496	; 0x1f0
 8009786:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8009788:	f7f6 fe46 	bl	8000418 <__aeabi_f2d>
 800978c:	4680      	mov	r8, r0
 800978e:	4689      	mov	r9, r1
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800979c:	4618      	mov	r0, r3
 800979e:	f7f6 fe3b 	bl	8000418 <__aeabi_f2d>
 80097a2:	4602      	mov	r2, r0
 80097a4:	460b      	mov	r3, r1
 80097a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80097aa:	e9cd 4500 	strd	r4, r5, [sp]
 80097ae:	4642      	mov	r2, r8
 80097b0:	464b      	mov	r3, r9
 80097b2:	4630      	mov	r0, r6
 80097b4:	f002 ff52 	bl	800c65c <_ZN3PID7P_AngleEddd>
 80097b8:	4602      	mov	r2, r0
 80097ba:	460b      	mov	r3, r1
 80097bc:	4610      	mov	r0, r2
 80097be:	4619      	mov	r1, r3
 80097c0:	f7f7 f95a 	bl	8000a78 <__aeabi_d2f>
 80097c4:	4602      	mov	r2, r0
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
/*
    //printf("\nroll_rate_des: %.2f",roll_rate_des);
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    //printf("\nyaw_rate_des: %.2f",yaw_rate_des);
*/  //printf("\nroll_rate_des: %.2f",roll_rate_des);
    pd_roll  = pid_roll.PD_Rate(roll_rate_des,roll_rate, Kp_roll, Ki_roll, Kd_roll);
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 80097d2:	607b      	str	r3, [r7, #4]
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80097da:	4618      	mov	r0, r3
 80097dc:	f7f6 fe1c 	bl	8000418 <__aeabi_f2d>
 80097e0:	4682      	mov	sl, r0
 80097e2:	468b      	mov	fp, r1
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80097ea:	68b9      	ldr	r1, [r7, #8]
 80097ec:	e9d1 011c 	ldrd	r0, r1, [r1, #112]	; 0x70
 80097f0:	68bc      	ldr	r4, [r7, #8]
 80097f2:	f104 0578 	add.w	r5, r4, #120	; 0x78
 80097f6:	e9d5 4500 	ldrd	r4, r5, [r5]
 80097fa:	68be      	ldr	r6, [r7, #8]
 80097fc:	e9d6 8920 	ldrd	r8, r9, [r6, #128]	; 0x80
 8009800:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009804:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009808:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800980c:	e9cd 2300 	strd	r2, r3, [sp]
 8009810:	4652      	mov	r2, sl
 8009812:	465b      	mov	r3, fp
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f002 ffc7 	bl	800c7a8 <_ZN3PID7PD_RateEddddd>
 800981a:	4602      	mov	r2, r0
 800981c:	460b      	mov	r3, r1
 800981e:	68b9      	ldr	r1, [r7, #8]
 8009820:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    pd_pitch = pid_pitch.PD_Rate(pitch_rate_des,pitch_rate,Kp_pitch,Ki_pitch,Kd_pitch);
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 800982a:	607b      	str	r3, [r7, #4]
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8009832:	4618      	mov	r0, r3
 8009834:	f7f6 fdf0 	bl	8000418 <__aeabi_f2d>
 8009838:	4682      	mov	sl, r0
 800983a:	468b      	mov	fp, r1
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8009842:	68b9      	ldr	r1, [r7, #8]
 8009844:	e9d1 0122 	ldrd	r0, r1, [r1, #136]	; 0x88
 8009848:	68bc      	ldr	r4, [r7, #8]
 800984a:	f104 0590 	add.w	r5, r4, #144	; 0x90
 800984e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009852:	68be      	ldr	r6, [r7, #8]
 8009854:	e9d6 8926 	ldrd	r8, r9, [r6, #152]	; 0x98
 8009858:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800985c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009860:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009864:	e9cd 2300 	strd	r2, r3, [sp]
 8009868:	4652      	mov	r2, sl
 800986a:	465b      	mov	r3, fp
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f002 ff9b 	bl	800c7a8 <_ZN3PID7PD_RateEddddd>
 8009872:	4602      	mov	r2, r0
 8009874:	460b      	mov	r3, r1
 8009876:	68b9      	ldr	r1, [r7, #8]
 8009878:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150
    //p_yaw    = pid_yaw.P_Rate_Yaw(yaw_rate_des,yaw_rate,Kp_yaw);
    p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	f503 761c 	add.w	r6, r3, #624	; 0x270
 8009882:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8009884:	f7f6 fdc8 	bl	8000418 <__aeabi_f2d>
 8009888:	4680      	mov	r8, r0
 800988a:	4689      	mov	r9, r1
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8009892:	68b9      	ldr	r1, [r7, #8]
 8009894:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	; 0xa0
 8009898:	68bc      	ldr	r4, [r7, #8]
 800989a:	f104 05a8 	add.w	r5, r4, #168	; 0xa8
 800989e:	e9d5 4500 	ldrd	r4, r5, [r5]
 80098a2:	f04f 0a00 	mov.w	sl, #0
 80098a6:	f04f 0b00 	mov.w	fp, #0
 80098aa:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80098ae:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80098b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098b6:	e9cd 2300 	strd	r2, r3, [sp]
 80098ba:	4642      	mov	r2, r8
 80098bc:	464b      	mov	r3, r9
 80098be:	4630      	mov	r0, r6
 80098c0:	f002 ff72 	bl	800c7a8 <_ZN3PID7PD_RateEddddd>
 80098c4:	4602      	mov	r2, r0
 80098c6:	460b      	mov	r3, r1
 80098c8:	68b9      	ldr	r1, [r7, #8]
 80098ca:	e9c1 2356 	strd	r2, r3, [r1, #344]	; 0x158
    //printf("\npd_pitch: %.2f",pd_pitch);
    //printf("\np_yaw: %.2f",p_yaw);

    ////printf("\nst: %.3f",st);

    thr = pid_roll.Sat(thr, 1800, 1000);
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	f503 74b8 	add.w	r4, r3, #368	; 0x170
 80098d4:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80098d8:	f7f6 fd8c 	bl	80003f4 <__aeabi_i2d>
 80098dc:	4602      	mov	r2, r0
 80098de:	460b      	mov	r3, r1
 80098e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80098e4:	9101      	str	r1, [sp, #4]
 80098e6:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 80098ea:	9100      	str	r1, [sp, #0]
 80098ec:	4620      	mov	r0, r4
 80098ee:	f003 f91d 	bl	800cb2c <_ZN3PID3SatEdii>
 80098f2:	4602      	mov	r2, r0
 80098f4:	460b      	mov	r3, r1
 80098f6:	4610      	mov	r0, r2
 80098f8:	4619      	mov	r1, r3
 80098fa:	f7f7 f895 	bl	8000a28 <__aeabi_d2iz>
 80098fe:	4603      	mov	r3, r0
 8009900:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 8009904:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8009908:	f7f6 fd74 	bl	80003f4 <__aeabi_i2d>
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 8009912:	f7f6 fc23 	bl	800015c <__adddf3>
 8009916:	4602      	mov	r2, r0
 8009918:	460b      	mov	r3, r1
 800991a:	4610      	mov	r0, r2
 800991c:	4619      	mov	r1, r3
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 8009924:	f7f6 fc18 	bl	8000158 <__aeabi_dsub>
 8009928:	4602      	mov	r2, r0
 800992a:	460b      	mov	r3, r1
 800992c:	4610      	mov	r0, r2
 800992e:	4619      	mov	r1, r3
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 8009936:	f7f6 fc0f 	bl	8000158 <__aeabi_dsub>
 800993a:	4602      	mov	r2, r0
 800993c:	460b      	mov	r3, r1
 800993e:	4610      	mov	r0, r2
 8009940:	4619      	mov	r1, r3
 8009942:	a3c7      	add	r3, pc, #796	; (adr r3, 8009c60 <_ZN10Controller3RunE5stateS0_i+0x610>)
 8009944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009948:	f7f6 fc06 	bl	8000158 <__aeabi_dsub>
 800994c:	4602      	mov	r2, r0
 800994e:	460b      	mov	r3, r1
 8009950:	4610      	mov	r0, r2
 8009952:	4619      	mov	r1, r3
 8009954:	a3c4      	add	r3, pc, #784	; (adr r3, 8009c68 <_ZN10Controller3RunE5stateS0_i+0x618>)
 8009956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995a:	f7f6 fbfd 	bl	8000158 <__aeabi_dsub>
 800995e:	4602      	mov	r2, r0
 8009960:	460b      	mov	r3, r1
 8009962:	4610      	mov	r0, r2
 8009964:	4619      	mov	r1, r3
 8009966:	f7f7 f85f 	bl	8000a28 <__aeabi_d2iz>
 800996a:	4603      	mov	r3, r0
 800996c:	64bb      	str	r3, [r7, #72]	; 0x48
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 800996e:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8009972:	f7f6 fd3f 	bl	80003f4 <__aeabi_i2d>
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800997c:	f7f6 fbec 	bl	8000158 <__aeabi_dsub>
 8009980:	4602      	mov	r2, r0
 8009982:	460b      	mov	r3, r1
 8009984:	4610      	mov	r0, r2
 8009986:	4619      	mov	r1, r3
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 800998e:	f7f6 fbe5 	bl	800015c <__adddf3>
 8009992:	4602      	mov	r2, r0
 8009994:	460b      	mov	r3, r1
 8009996:	4610      	mov	r0, r2
 8009998:	4619      	mov	r1, r3
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 80099a0:	f7f6 fbda 	bl	8000158 <__aeabi_dsub>
 80099a4:	4602      	mov	r2, r0
 80099a6:	460b      	mov	r3, r1
 80099a8:	4610      	mov	r0, r2
 80099aa:	4619      	mov	r1, r3
 80099ac:	a3ac      	add	r3, pc, #688	; (adr r3, 8009c60 <_ZN10Controller3RunE5stateS0_i+0x610>)
 80099ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b2:	f7f6 fbd3 	bl	800015c <__adddf3>
 80099b6:	4602      	mov	r2, r0
 80099b8:	460b      	mov	r3, r1
 80099ba:	4610      	mov	r0, r2
 80099bc:	4619      	mov	r1, r3
 80099be:	a3aa      	add	r3, pc, #680	; (adr r3, 8009c68 <_ZN10Controller3RunE5stateS0_i+0x618>)
 80099c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c4:	f7f6 fbca 	bl	800015c <__adddf3>
 80099c8:	4602      	mov	r2, r0
 80099ca:	460b      	mov	r3, r1
 80099cc:	4610      	mov	r0, r2
 80099ce:	4619      	mov	r1, r3
 80099d0:	f7f7 f82a 	bl	8000a28 <__aeabi_d2iz>
 80099d4:	4603      	mov	r3, r0
 80099d6:	647b      	str	r3, [r7, #68]	; 0x44
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 80099d8:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80099dc:	f7f6 fd0a 	bl	80003f4 <__aeabi_i2d>
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 80099e6:	f7f6 fbb9 	bl	800015c <__adddf3>
 80099ea:	4602      	mov	r2, r0
 80099ec:	460b      	mov	r3, r1
 80099ee:	4610      	mov	r0, r2
 80099f0:	4619      	mov	r1, r3
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 80099f8:	f7f6 fbb0 	bl	800015c <__adddf3>
 80099fc:	4602      	mov	r2, r0
 80099fe:	460b      	mov	r3, r1
 8009a00:	4610      	mov	r0, r2
 8009a02:	4619      	mov	r1, r3
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 8009a0a:	f7f6 fba7 	bl	800015c <__adddf3>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	460b      	mov	r3, r1
 8009a12:	4610      	mov	r0, r2
 8009a14:	4619      	mov	r1, r3
 8009a16:	a392      	add	r3, pc, #584	; (adr r3, 8009c60 <_ZN10Controller3RunE5stateS0_i+0x610>)
 8009a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1c:	f7f6 fb9c 	bl	8000158 <__aeabi_dsub>
 8009a20:	4602      	mov	r2, r0
 8009a22:	460b      	mov	r3, r1
 8009a24:	4610      	mov	r0, r2
 8009a26:	4619      	mov	r1, r3
 8009a28:	a38f      	add	r3, pc, #572	; (adr r3, 8009c68 <_ZN10Controller3RunE5stateS0_i+0x618>)
 8009a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2e:	f7f6 fb95 	bl	800015c <__adddf3>
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	4610      	mov	r0, r2
 8009a38:	4619      	mov	r1, r3
 8009a3a:	f7f6 fff5 	bl	8000a28 <__aeabi_d2iz>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	643b      	str	r3, [r7, #64]	; 0x40
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 8009a42:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8009a46:	f7f6 fcd5 	bl	80003f4 <__aeabi_i2d>
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 8009a50:	f7f6 fb82 	bl	8000158 <__aeabi_dsub>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	4610      	mov	r0, r2
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 8009a62:	f7f6 fb79 	bl	8000158 <__aeabi_dsub>
 8009a66:	4602      	mov	r2, r0
 8009a68:	460b      	mov	r3, r1
 8009a6a:	4610      	mov	r0, r2
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 8009a74:	f7f6 fb72 	bl	800015c <__adddf3>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	4610      	mov	r0, r2
 8009a7e:	4619      	mov	r1, r3
 8009a80:	a377      	add	r3, pc, #476	; (adr r3, 8009c60 <_ZN10Controller3RunE5stateS0_i+0x610>)
 8009a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a86:	f7f6 fb69 	bl	800015c <__adddf3>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	4610      	mov	r0, r2
 8009a90:	4619      	mov	r1, r3
 8009a92:	a375      	add	r3, pc, #468	; (adr r3, 8009c68 <_ZN10Controller3RunE5stateS0_i+0x618>)
 8009a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a98:	f7f6 fb5e 	bl	8000158 <__aeabi_dsub>
 8009a9c:	4602      	mov	r2, r0
 8009a9e:	460b      	mov	r3, r1
 8009aa0:	4610      	mov	r0, r2
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	f7f6 ffc0 	bl	8000a28 <__aeabi_d2iz>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	63fb      	str	r3, [r7, #60]	; 0x3c


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	f503 74b8 	add.w	r4, r3, #368	; 0x170
 8009ab2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8009ab4:	f7f6 fc9e 	bl	80003f4 <__aeabi_i2d>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	460b      	mov	r3, r1
 8009abc:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8009ac0:	9102      	str	r1, [sp, #8]
 8009ac2:	f240 414c 	movw	r1, #1100	; 0x44c
 8009ac6:	9101      	str	r1, [sp, #4]
 8009ac8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009acc:	9100      	str	r1, [sp, #0]
 8009ace:	4620      	mov	r0, r4
 8009ad0:	f002 ffe6 	bl	800caa0 <_ZN3PID3SatEdiii>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	4610      	mov	r0, r2
 8009ada:	4619      	mov	r1, r3
 8009adc:	f7f6 ffa4 	bl	8000a28 <__aeabi_d2iz>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	64bb      	str	r3, [r7, #72]	; 0x48
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	f503 74b8 	add.w	r4, r3, #368	; 0x170
 8009aea:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009aec:	f7f6 fc82 	bl	80003f4 <__aeabi_i2d>
 8009af0:	4602      	mov	r2, r0
 8009af2:	460b      	mov	r3, r1
 8009af4:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8009af8:	9102      	str	r1, [sp, #8]
 8009afa:	f240 414c 	movw	r1, #1100	; 0x44c
 8009afe:	9101      	str	r1, [sp, #4]
 8009b00:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009b04:	9100      	str	r1, [sp, #0]
 8009b06:	4620      	mov	r0, r4
 8009b08:	f002 ffca 	bl	800caa0 <_ZN3PID3SatEdiii>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	460b      	mov	r3, r1
 8009b10:	4610      	mov	r0, r2
 8009b12:	4619      	mov	r1, r3
 8009b14:	f7f6 ff88 	bl	8000a28 <__aeabi_d2iz>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	647b      	str	r3, [r7, #68]	; 0x44
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	f503 74b8 	add.w	r4, r3, #368	; 0x170
 8009b22:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009b24:	f7f6 fc66 	bl	80003f4 <__aeabi_i2d>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8009b30:	9102      	str	r1, [sp, #8]
 8009b32:	f240 414c 	movw	r1, #1100	; 0x44c
 8009b36:	9101      	str	r1, [sp, #4]
 8009b38:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009b3c:	9100      	str	r1, [sp, #0]
 8009b3e:	4620      	mov	r0, r4
 8009b40:	f002 ffae 	bl	800caa0 <_ZN3PID3SatEdiii>
 8009b44:	4602      	mov	r2, r0
 8009b46:	460b      	mov	r3, r1
 8009b48:	4610      	mov	r0, r2
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	f7f6 ff6c 	bl	8000a28 <__aeabi_d2iz>
 8009b50:	4603      	mov	r3, r0
 8009b52:	643b      	str	r3, [r7, #64]	; 0x40
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	f503 74b8 	add.w	r4, r3, #368	; 0x170
 8009b5a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009b5c:	f7f6 fc4a 	bl	80003f4 <__aeabi_i2d>
 8009b60:	4602      	mov	r2, r0
 8009b62:	460b      	mov	r3, r1
 8009b64:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8009b68:	9102      	str	r1, [sp, #8]
 8009b6a:	f240 414c 	movw	r1, #1100	; 0x44c
 8009b6e:	9101      	str	r1, [sp, #4]
 8009b70:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009b74:	9100      	str	r1, [sp, #0]
 8009b76:	4620      	mov	r0, r4
 8009b78:	f002 ff92 	bl	800caa0 <_ZN3PID3SatEdiii>
 8009b7c:	4602      	mov	r2, r0
 8009b7e:	460b      	mov	r3, r1
 8009b80:	4610      	mov	r0, r2
 8009b82:	4619      	mov	r1, r3
 8009b84:	f7f6 ff50 	bl	8000a28 <__aeabi_d2iz>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	63fb      	str	r3, [r7, #60]	; 0x3c

    //Convert pwm to motor speed 
    w1 = pid_roll.pwm2mot(pwm1, 1);
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009b92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b94:	b291      	uxth	r1, r2
 8009b96:	2201      	movs	r2, #1
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f003 f867 	bl	800cc6c <_ZN3PID7pwm2motEti>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	641a      	str	r2, [r3, #64]	; 0x40
    w2 = pid_roll.pwm2mot(pwm2, 1);
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009baa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009bac:	b291      	uxth	r1, r2
 8009bae:	2201      	movs	r2, #1
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f003 f85b 	bl	800cc6c <_ZN3PID7pwm2motEti>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	645a      	str	r2, [r3, #68]	; 0x44
    w3 = pid_roll.pwm2mot(pwm3,-1);
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009bc2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009bc4:	b291      	uxth	r1, r2
 8009bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f003 f84e 	bl	800cc6c <_ZN3PID7pwm2motEti>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	649a      	str	r2, [r3, #72]	; 0x48
    w4 = pid_roll.pwm2mot(pwm4,-1);
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009bdc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009bde:	b291      	uxth	r1, r2
 8009be0:	f04f 32ff 	mov.w	r2, #4294967295
 8009be4:	4618      	mov	r0, r3
 8009be6:	f003 f841 	bl	800cc6c <_ZN3PID7pwm2motEti>
 8009bea:	4602      	mov	r2, r0
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	64da      	str	r2, [r3, #76]	; 0x4c


    std::vector<double> controller_output = 	{w1,w2,w3,w4};
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f7f6 fc0f 	bl	8000418 <__aeabi_f2d>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	460b      	mov	r3, r1
 8009bfe:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7f6 fc06 	bl	8000418 <__aeabi_f2d>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7f6 fbfd 	bl	8000418 <__aeabi_f2d>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	460b      	mov	r3, r1
 8009c22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7f6 fbf4 	bl	8000418 <__aeabi_f2d>
 8009c30:	4602      	mov	r2, r0
 8009c32:	460b      	mov	r3, r1
 8009c34:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8009c38:	f107 0318 	add.w	r3, r7, #24
 8009c3c:	613b      	str	r3, [r7, #16]
 8009c3e:	2304      	movs	r3, #4
 8009c40:	617b      	str	r3, [r7, #20]
 8009c42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7fa fef8 	bl	8004a3c <_ZNSaIdEC1Ev>
 8009c4c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009c50:	f107 0210 	add.w	r2, r7, #16
 8009c54:	ca06      	ldmia	r2, {r1, r2}
 8009c56:	68f8      	ldr	r0, [r7, #12]
 8009c58:	e00a      	b.n	8009c70 <_ZN10Controller3RunE5stateS0_i+0x620>
 8009c5a:	bf00      	nop
 8009c5c:	f3af 8000 	nop.w
 8009c60:	cccccccd 	.word	0xcccccccd
 8009c64:	402acccc 	.word	0x402acccc
 8009c68:	28f5c28f 	.word	0x28f5c28f
 8009c6c:	40068f5c 	.word	0x40068f5c
 8009c70:	f000 fc69 	bl	800a546 <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>
 8009c74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fa fe8a 	bl	8004992 <_ZNSaIdED1Ev>
    controller_output_pwm[0] = pwm1;
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c82:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
    controller_output_pwm[1] = pwm2;
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c8a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
    controller_output_pwm[2] = pwm3;
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009c92:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    controller_output_pwm[3] = pwm4;
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c9a:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

    return controller_output;
 8009c9e:	bf00      	nop
}
 8009ca0:	68f8      	ldr	r0, [r7, #12]
 8009ca2:	375c      	adds	r7, #92	; 0x5c
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009caa:	b002      	add	sp, #8
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop

08009cb0 <_ZN10Controller3RunE5stateS0_ffff>:

std::vector<double> Controller::Run (struct state state, struct state state_des, float z_vel, float z0, float z, float ch3) {
 8009cb0:	b082      	sub	sp, #8
 8009cb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb6:	b0a9      	sub	sp, #164	; 0xa4
 8009cb8:	af0a      	add	r7, sp, #40	; 0x28
 8009cba:	6178      	str	r0, [r7, #20]
 8009cbc:	6139      	str	r1, [r7, #16]
 8009cbe:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8009cc2:	e881 000c 	stmia.w	r1, {r2, r3}
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);

        roll  = state.angles[0];
 8009cc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7f6 fba4 	bl	8000418 <__aeabi_f2d>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	460b      	mov	r3, r1
 8009cd4:	6939      	ldr	r1, [r7, #16]
 8009cd6:	e9c1 2304 	strd	r2, r3, [r1, #16]
        pitch = state.angles[1];
 8009cda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f7f6 fb9a 	bl	8000418 <__aeabi_f2d>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	460b      	mov	r3, r1
 8009ce8:	6939      	ldr	r1, [r7, #16]
 8009cea:	e9c1 2306 	strd	r2, r3, [r1, #24]
        yaw    = state.angles[2];
 8009cee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7f6 fb90 	bl	8000418 <__aeabi_f2d>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	6939      	ldr	r1, [r7, #16]
 8009cfe:	e9c1 2308 	strd	r2, r3, [r1, #32]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 8009d02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7f6 fb86 	bl	8000418 <__aeabi_f2d>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	460b      	mov	r3, r1
 8009d10:	6939      	ldr	r1, [r7, #16]
 8009d12:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        pitch_rate = state.rates[1];
 8009d16:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f7f6 fb7c 	bl	8000418 <__aeabi_f2d>
 8009d20:	4602      	mov	r2, r0
 8009d22:	460b      	mov	r3, r1
 8009d24:	6939      	ldr	r1, [r7, #16]
 8009d26:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        yaw_rate   = state.rates[2];
 8009d2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7f6 fb72 	bl	8000418 <__aeabi_f2d>
 8009d34:	4602      	mov	r2, r0
 8009d36:	460b      	mov	r3, r1
 8009d38:	6939      	ldr	r1, [r7, #16]
 8009d3a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

        roll_bias = state.bias[0];
 8009d3e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 8009d46:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 8009d4e:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	609a      	str	r2, [r3, #8]

        float roll_des     = state_des.angles[0];
 8009d56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009d5a:	677b      	str	r3, [r7, #116]	; 0x74
        float pitch_des 	 = state_des.angles[1];
 8009d5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009d60:	673b      	str	r3, [r7, #112]	; 0x70
        float yaw_rate_des = state_des.rates[2];
 8009d62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009d66:	66fb      	str	r3, [r7, #108]	; 0x6c

        roll_des 	  	= roll_des_filt.Run(roll_des);
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	33c0      	adds	r3, #192	; 0xc0
 8009d6c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f003 f82f 	bl	800cdd2 <_ZN3lpf3RunEf>
 8009d74:	6778      	str	r0, [r7, #116]	; 0x74
        pitch_des 		= pitch_des_filt.Run(pitch_des);
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	33e8      	adds	r3, #232	; 0xe8
 8009d7a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f003 f828 	bl	800cdd2 <_ZN3lpf3RunEf>
 8009d82:	6738      	str	r0, [r7, #112]	; 0x70
        yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8009d8a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f003 f820 	bl	800cdd2 <_ZN3lpf3RunEf>
 8009d92:	66f8      	str	r0, [r7, #108]	; 0x6c


    roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle);
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	f503 76b8 	add.w	r6, r3, #368	; 0x170
 8009d9a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8009d9c:	f7f6 fb3c 	bl	8000418 <__aeabi_f2d>
 8009da0:	4680      	mov	r8, r0
 8009da2:	4689      	mov	r9, r1
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009db0:	4618      	mov	r0, r3
 8009db2:	f7f6 fb31 	bl	8000418 <__aeabi_f2d>
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009dbe:	e9cd 4500 	strd	r4, r5, [sp]
 8009dc2:	4642      	mov	r2, r8
 8009dc4:	464b      	mov	r3, r9
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	f002 fc48 	bl	800c65c <_ZN3PID7P_AngleEddd>
 8009dcc:	4602      	mov	r2, r0
 8009dce:	460b      	mov	r3, r1
 8009dd0:	4610      	mov	r0, r2
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	f7f6 fe50 	bl	8000a78 <__aeabi_d2f>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
    pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle);
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	f503 76f8 	add.w	r6, r3, #496	; 0x1f0
 8009de6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8009de8:	f7f6 fb16 	bl	8000418 <__aeabi_f2d>
 8009dec:	4680      	mov	r8, r0
 8009dee:	4689      	mov	r9, r1
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7f6 fb0b 	bl	8000418 <__aeabi_f2d>
 8009e02:	4602      	mov	r2, r0
 8009e04:	460b      	mov	r3, r1
 8009e06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e0a:	e9cd 4500 	strd	r4, r5, [sp]
 8009e0e:	4642      	mov	r2, r8
 8009e10:	464b      	mov	r3, r9
 8009e12:	4630      	mov	r0, r6
 8009e14:	f002 fc22 	bl	800c65c <_ZN3PID7P_AngleEddd>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	4619      	mov	r1, r3
 8009e20:	f7f6 fe2a 	bl	8000a78 <__aeabi_d2f>
 8009e24:	4602      	mov	r2, r0
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
/*
    //printf("\nroll_rate_des: %.2f",roll_rate_des);
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    //printf("\nyaw_rate_des: %.2f",yaw_rate_des);
*/  //printf("\nroll_rate_des: %.2f",roll_rate_des);
    pd_roll  = pid_roll.PD_Rate(roll_rate_des,roll_rate, Kp_roll, Ki_roll, Kd_roll);
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009e32:	60bb      	str	r3, [r7, #8]
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7f6 faec 	bl	8000418 <__aeabi_f2d>
 8009e40:	4682      	mov	sl, r0
 8009e42:	468b      	mov	fp, r1
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8009e4a:	6939      	ldr	r1, [r7, #16]
 8009e4c:	e9d1 011c 	ldrd	r0, r1, [r1, #112]	; 0x70
 8009e50:	693c      	ldr	r4, [r7, #16]
 8009e52:	f104 0578 	add.w	r5, r4, #120	; 0x78
 8009e56:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e5a:	693e      	ldr	r6, [r7, #16]
 8009e5c:	e9d6 8920 	ldrd	r8, r9, [r6, #128]	; 0x80
 8009e60:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009e64:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009e68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e6c:	e9cd 2300 	strd	r2, r3, [sp]
 8009e70:	4652      	mov	r2, sl
 8009e72:	465b      	mov	r3, fp
 8009e74:	68b8      	ldr	r0, [r7, #8]
 8009e76:	f002 fc97 	bl	800c7a8 <_ZN3PID7PD_RateEddddd>
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	460b      	mov	r3, r1
 8009e7e:	6939      	ldr	r1, [r7, #16]
 8009e80:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    pd_pitch = pid_pitch.PD_Rate(pitch_rate_des,pitch_rate,Kp_pitch,Ki_pitch,Kd_pitch);
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8009e8a:	60bb      	str	r3, [r7, #8]
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8009e92:	4618      	mov	r0, r3
 8009e94:	f7f6 fac0 	bl	8000418 <__aeabi_f2d>
 8009e98:	4682      	mov	sl, r0
 8009e9a:	468b      	mov	fp, r1
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8009ea2:	6939      	ldr	r1, [r7, #16]
 8009ea4:	e9d1 0122 	ldrd	r0, r1, [r1, #136]	; 0x88
 8009ea8:	693c      	ldr	r4, [r7, #16]
 8009eaa:	f104 0590 	add.w	r5, r4, #144	; 0x90
 8009eae:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009eb2:	693e      	ldr	r6, [r7, #16]
 8009eb4:	e9d6 8926 	ldrd	r8, r9, [r6, #152]	; 0x98
 8009eb8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009ebc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009ec0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ec4:	e9cd 2300 	strd	r2, r3, [sp]
 8009ec8:	4652      	mov	r2, sl
 8009eca:	465b      	mov	r3, fp
 8009ecc:	68b8      	ldr	r0, [r7, #8]
 8009ece:	f002 fc6b 	bl	800c7a8 <_ZN3PID7PD_RateEddddd>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	6939      	ldr	r1, [r7, #16]
 8009ed8:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150
    //p_yaw    = pid_yaw.P_Rate_Yaw(yaw_rate_des,yaw_rate,Kp_yaw);
    p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	f503 761c 	add.w	r6, r3, #624	; 0x270
 8009ee2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009ee4:	f7f6 fa98 	bl	8000418 <__aeabi_f2d>
 8009ee8:	4680      	mov	r8, r0
 8009eea:	4689      	mov	r9, r1
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8009ef2:	6939      	ldr	r1, [r7, #16]
 8009ef4:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	; 0xa0
 8009ef8:	693c      	ldr	r4, [r7, #16]
 8009efa:	f104 05a8 	add.w	r5, r4, #168	; 0xa8
 8009efe:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f02:	f04f 0a00 	mov.w	sl, #0
 8009f06:	f04f 0b00 	mov.w	fp, #0
 8009f0a:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8009f0e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009f12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f16:	e9cd 2300 	strd	r2, r3, [sp]
 8009f1a:	4642      	mov	r2, r8
 8009f1c:	464b      	mov	r3, r9
 8009f1e:	4630      	mov	r0, r6
 8009f20:	f002 fc42 	bl	800c7a8 <_ZN3PID7PD_RateEddddd>
 8009f24:	4602      	mov	r2, r0
 8009f26:	460b      	mov	r3, r1
 8009f28:	6939      	ldr	r1, [r7, #16]
 8009f2a:	e9c1 2356 	strd	r2, r3, [r1, #344]	; 0x158
    //printf("\np_yaw: %.2f",p_yaw);

    ////printf("\nst: %.3f",st);
    //F = p_alt.PD_Rate(0, z_vel, Kp_alt, Ki_alt, 0) + m*g;
    //double PI_Alt(double z0, double z, double v, double Kp_alt, double Ki_alt, unsigned int ch3);
    F = p_alt.PI_Alt(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	f503 763c 	add.w	r6, r3, #752	; 0x2f0
 8009f34:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 8009f38:	f7f6 fa6e 	bl	8000418 <__aeabi_f2d>
 8009f3c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8009f40:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 8009f44:	f7f6 fa68 	bl	8000418 <__aeabi_f2d>
 8009f48:	4604      	mov	r4, r0
 8009f4a:	460d      	mov	r5, r1
 8009f4c:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 8009f50:	f7f6 fa62 	bl	8000418 <__aeabi_f2d>
 8009f54:	4680      	mov	r8, r0
 8009f56:	4689      	mov	r9, r1
 8009f58:	693b      	ldr	r3, [r7, #16]
 8009f5a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7f6 fa5a 	bl	8000418 <__aeabi_f2d>
 8009f64:	4682      	mov	sl, r0
 8009f66:	468b      	mov	fp, r1
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f7f6 fa52 	bl	8000418 <__aeabi_f2d>
 8009f74:	e9c7 0100 	strd	r0, r1, [r7]
 8009f78:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 8009f7c:	f7f7 f8dc 	bl	8001138 <__aeabi_f2uiz>
 8009f80:	4603      	mov	r3, r0
 8009f82:	9308      	str	r3, [sp, #32]
 8009f84:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009f88:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8009f8c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8009f90:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009f94:	e9cd 4500 	strd	r4, r5, [sp]
 8009f98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f002 fb7e 	bl	800c69e <_ZN3PID6PI_AltEdddddj>
 8009fa2:	4604      	mov	r4, r0
 8009fa4:	460d      	mov	r5, r1
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fae:	4619      	mov	r1, r3
 8009fb0:	4610      	mov	r0, r2
 8009fb2:	f7f6 febf 	bl	8000d34 <__aeabi_fmul>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7f6 fa2d 	bl	8000418 <__aeabi_f2d>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	4629      	mov	r1, r5
 8009fc6:	f7f6 f8c9 	bl	800015c <__adddf3>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	460b      	mov	r3, r1
 8009fce:	4610      	mov	r0, r2
 8009fd0:	4619      	mov	r1, r3
 8009fd2:	f7f6 fd51 	bl	8000a78 <__aeabi_d2f>
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
    float deg2rad = 0.0175;
 8009fde:	4bc4      	ldr	r3, [pc, #784]	; (800a2f0 <_ZN10Controller3RunE5stateS0_ffff+0x640>)
 8009fe0:	66bb      	str	r3, [r7, #104]	; 0x68
    float roll_r = roll * deg2rad;
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8009fe8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8009fea:	f7f6 fa15 	bl	8000418 <__aeabi_f2d>
 8009fee:	4602      	mov	r2, r0
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	4629      	mov	r1, r5
 8009ff6:	f7f6 fa67 	bl	80004c8 <__aeabi_dmul>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	4610      	mov	r0, r2
 800a000:	4619      	mov	r1, r3
 800a002:	f7f6 fd39 	bl	8000a78 <__aeabi_d2f>
 800a006:	4603      	mov	r3, r0
 800a008:	667b      	str	r3, [r7, #100]	; 0x64
    float pitch_r = pitch * deg2rad;
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800a010:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800a012:	f7f6 fa01 	bl	8000418 <__aeabi_f2d>
 800a016:	4602      	mov	r2, r0
 800a018:	460b      	mov	r3, r1
 800a01a:	4620      	mov	r0, r4
 800a01c:	4629      	mov	r1, r5
 800a01e:	f7f6 fa53 	bl	80004c8 <__aeabi_dmul>
 800a022:	4602      	mov	r2, r0
 800a024:	460b      	mov	r3, r1
 800a026:	4610      	mov	r0, r2
 800a028:	4619      	mov	r1, r3
 800a02a:	f7f6 fd25 	bl	8000a78 <__aeabi_d2f>
 800a02e:	4603      	mov	r3, r0
 800a030:	663b      	str	r3, [r7, #96]	; 0x60
    float b2e = 1 / cos(roll_r) / cos(pitch_r);
 800a032:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800a034:	f7f7 fc36 	bl	80018a4 <_ZSt3cosf>
 800a038:	4603      	mov	r3, r0
 800a03a:	4619      	mov	r1, r3
 800a03c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a040:	f7f6 ff2c 	bl	8000e9c <__aeabi_fdiv>
 800a044:	4603      	mov	r3, r0
 800a046:	461c      	mov	r4, r3
 800a048:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800a04a:	f7f7 fc2b 	bl	80018a4 <_ZSt3cosf>
 800a04e:	4603      	mov	r3, r0
 800a050:	4619      	mov	r1, r3
 800a052:	4620      	mov	r0, r4
 800a054:	f7f6 ff22 	bl	8000e9c <__aeabi_fdiv>
 800a058:	4603      	mov	r3, r0
 800a05a:	65fb      	str	r3, [r7, #92]	; 0x5c

    F = F * b2e ; // Body to Earth
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800a062:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a064:	4618      	mov	r0, r3
 800a066:	f7f6 fe65 	bl	8000d34 <__aeabi_fmul>
 800a06a:	4603      	mov	r3, r0
 800a06c:	461a      	mov	r2, r3
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
    F = p_alt.Sat(F, F_max, F_min);
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	f503 763c 	add.w	r6, r3, #752	; 0x2f0
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800a080:	4618      	mov	r0, r3
 800a082:	f7f6 f9c9 	bl	8000418 <__aeabi_f2d>
 800a086:	4604      	mov	r4, r0
 800a088:	460d      	mov	r5, r1
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a08e:	4618      	mov	r0, r3
 800a090:	f7f7 f82c 	bl	80010ec <__aeabi_f2iz>
 800a094:	60b8      	str	r0, [r7, #8]
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7f7 f826 	bl	80010ec <__aeabi_f2iz>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	9301      	str	r3, [sp, #4]
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	9300      	str	r3, [sp, #0]
 800a0a8:	4622      	mov	r2, r4
 800a0aa:	462b      	mov	r3, r5
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	f002 fd3d 	bl	800cb2c <_ZN3PID3SatEdii>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	4610      	mov	r0, r2
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	f7f6 fcdd 	bl	8000a78 <__aeabi_d2f>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
    float thr = p_alt.F2thr(F);
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	f503 723c 	add.w	r2, r3, #752	; 0x2f0
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	4610      	mov	r0, r2
 800a0d6:	f002 fe11 	bl	800ccfc <_ZN3PID5F2thrEf>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f7f6 fdd1 	bl	8000c84 <__aeabi_ui2f>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	65bb      	str	r3, [r7, #88]	; 0x58
    thr = p_alt.Sat(thr, 1800, 1100);
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	f503 743c 	add.w	r4, r3, #752	; 0x2f0
 800a0ec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a0ee:	f7f6 f993 	bl	8000418 <__aeabi_f2d>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	f240 414c 	movw	r1, #1100	; 0x44c
 800a0fa:	9101      	str	r1, [sp, #4]
 800a0fc:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 800a100:	9100      	str	r1, [sp, #0]
 800a102:	4620      	mov	r0, r4
 800a104:	f002 fd12 	bl	800cb2c <_ZN3PID3SatEdii>
 800a108:	4602      	mov	r2, r0
 800a10a:	460b      	mov	r3, r1
 800a10c:	4610      	mov	r0, r2
 800a10e:	4619      	mov	r1, r3
 800a110:	f7f6 fcb2 	bl	8000a78 <__aeabi_d2f>
 800a114:	4603      	mov	r3, r0
 800a116:	65bb      	str	r3, [r7, #88]	; 0x58
    alt_thr = thr;
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a11c:	f8c3 2370 	str.w	r2, [r3, #880]	; 0x370
    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 800a120:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a122:	f7f6 f979 	bl	8000418 <__aeabi_f2d>
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800a12c:	f7f6 f816 	bl	800015c <__adddf3>
 800a130:	4602      	mov	r2, r0
 800a132:	460b      	mov	r3, r1
 800a134:	4610      	mov	r0, r2
 800a136:	4619      	mov	r1, r3
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 800a13e:	f7f6 f80b 	bl	8000158 <__aeabi_dsub>
 800a142:	4602      	mov	r2, r0
 800a144:	460b      	mov	r3, r1
 800a146:	4610      	mov	r0, r2
 800a148:	4619      	mov	r1, r3
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 800a150:	f7f6 f802 	bl	8000158 <__aeabi_dsub>
 800a154:	4602      	mov	r2, r0
 800a156:	460b      	mov	r3, r1
 800a158:	4610      	mov	r0, r2
 800a15a:	4619      	mov	r1, r3
 800a15c:	a360      	add	r3, pc, #384	; (adr r3, 800a2e0 <_ZN10Controller3RunE5stateS0_ffff+0x630>)
 800a15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a162:	f7f5 fff9 	bl	8000158 <__aeabi_dsub>
 800a166:	4602      	mov	r2, r0
 800a168:	460b      	mov	r3, r1
 800a16a:	4610      	mov	r0, r2
 800a16c:	4619      	mov	r1, r3
 800a16e:	a35e      	add	r3, pc, #376	; (adr r3, 800a2e8 <_ZN10Controller3RunE5stateS0_ffff+0x638>)
 800a170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a174:	f7f5 fff0 	bl	8000158 <__aeabi_dsub>
 800a178:	4602      	mov	r2, r0
 800a17a:	460b      	mov	r3, r1
 800a17c:	4610      	mov	r0, r2
 800a17e:	4619      	mov	r1, r3
 800a180:	f7f6 fc52 	bl	8000a28 <__aeabi_d2iz>
 800a184:	4603      	mov	r3, r0
 800a186:	657b      	str	r3, [r7, #84]	; 0x54
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 800a188:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a18a:	f7f6 f945 	bl	8000418 <__aeabi_f2d>
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800a194:	f7f5 ffe0 	bl	8000158 <__aeabi_dsub>
 800a198:	4602      	mov	r2, r0
 800a19a:	460b      	mov	r3, r1
 800a19c:	4610      	mov	r0, r2
 800a19e:	4619      	mov	r1, r3
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 800a1a6:	f7f5 ffd9 	bl	800015c <__adddf3>
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 800a1b8:	f7f5 ffce 	bl	8000158 <__aeabi_dsub>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	460b      	mov	r3, r1
 800a1c0:	4610      	mov	r0, r2
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	a346      	add	r3, pc, #280	; (adr r3, 800a2e0 <_ZN10Controller3RunE5stateS0_ffff+0x630>)
 800a1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ca:	f7f5 ffc7 	bl	800015c <__adddf3>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4610      	mov	r0, r2
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	a344      	add	r3, pc, #272	; (adr r3, 800a2e8 <_ZN10Controller3RunE5stateS0_ffff+0x638>)
 800a1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1dc:	f7f5 ffbe 	bl	800015c <__adddf3>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	4610      	mov	r0, r2
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	f7f6 fc1e 	bl	8000a28 <__aeabi_d2iz>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	653b      	str	r3, [r7, #80]	; 0x50
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 800a1f0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a1f2:	f7f6 f911 	bl	8000418 <__aeabi_f2d>
 800a1f6:	693b      	ldr	r3, [r7, #16]
 800a1f8:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800a1fc:	f7f5 ffae 	bl	800015c <__adddf3>
 800a200:	4602      	mov	r2, r0
 800a202:	460b      	mov	r3, r1
 800a204:	4610      	mov	r0, r2
 800a206:	4619      	mov	r1, r3
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 800a20e:	f7f5 ffa5 	bl	800015c <__adddf3>
 800a212:	4602      	mov	r2, r0
 800a214:	460b      	mov	r3, r1
 800a216:	4610      	mov	r0, r2
 800a218:	4619      	mov	r1, r3
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 800a220:	f7f5 ff9c 	bl	800015c <__adddf3>
 800a224:	4602      	mov	r2, r0
 800a226:	460b      	mov	r3, r1
 800a228:	4610      	mov	r0, r2
 800a22a:	4619      	mov	r1, r3
 800a22c:	a32c      	add	r3, pc, #176	; (adr r3, 800a2e0 <_ZN10Controller3RunE5stateS0_ffff+0x630>)
 800a22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a232:	f7f5 ff91 	bl	8000158 <__aeabi_dsub>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	4610      	mov	r0, r2
 800a23c:	4619      	mov	r1, r3
 800a23e:	a32a      	add	r3, pc, #168	; (adr r3, 800a2e8 <_ZN10Controller3RunE5stateS0_ffff+0x638>)
 800a240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a244:	f7f5 ff8a 	bl	800015c <__adddf3>
 800a248:	4602      	mov	r2, r0
 800a24a:	460b      	mov	r3, r1
 800a24c:	4610      	mov	r0, r2
 800a24e:	4619      	mov	r1, r3
 800a250:	f7f6 fbea 	bl	8000a28 <__aeabi_d2iz>
 800a254:	4603      	mov	r3, r0
 800a256:	64fb      	str	r3, [r7, #76]	; 0x4c
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 800a258:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a25a:	f7f6 f8dd 	bl	8000418 <__aeabi_f2d>
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800a264:	f7f5 ff78 	bl	8000158 <__aeabi_dsub>
 800a268:	4602      	mov	r2, r0
 800a26a:	460b      	mov	r3, r1
 800a26c:	4610      	mov	r0, r2
 800a26e:	4619      	mov	r1, r3
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	e9d3 2352 	ldrd	r2, r3, [r3, #328]	; 0x148
 800a276:	f7f5 ff6f 	bl	8000158 <__aeabi_dsub>
 800a27a:	4602      	mov	r2, r0
 800a27c:	460b      	mov	r3, r1
 800a27e:	4610      	mov	r0, r2
 800a280:	4619      	mov	r1, r3
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	e9d3 2356 	ldrd	r2, r3, [r3, #344]	; 0x158
 800a288:	f7f5 ff68 	bl	800015c <__adddf3>
 800a28c:	4602      	mov	r2, r0
 800a28e:	460b      	mov	r3, r1
 800a290:	4610      	mov	r0, r2
 800a292:	4619      	mov	r1, r3
 800a294:	a312      	add	r3, pc, #72	; (adr r3, 800a2e0 <_ZN10Controller3RunE5stateS0_ffff+0x630>)
 800a296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a29a:	f7f5 ff5f 	bl	800015c <__adddf3>
 800a29e:	4602      	mov	r2, r0
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	4610      	mov	r0, r2
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	a310      	add	r3, pc, #64	; (adr r3, 800a2e8 <_ZN10Controller3RunE5stateS0_ffff+0x638>)
 800a2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ac:	f7f5 ff54 	bl	8000158 <__aeabi_dsub>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	4610      	mov	r0, r2
 800a2b6:	4619      	mov	r1, r3
 800a2b8:	f7f6 fbb6 	bl	8000a28 <__aeabi_d2iz>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	64bb      	str	r3, [r7, #72]	; 0x48


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	f503 76b8 	add.w	r6, r3, #368	; 0x170
 800a2c6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800a2c8:	f7f6 f894 	bl	80003f4 <__aeabi_i2d>
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	460d      	mov	r5, r1
 800a2d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a2d2:	f7f6 ff0b 	bl	80010ec <__aeabi_f2iz>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	9302      	str	r3, [sp, #8]
 800a2da:	e00b      	b.n	800a2f4 <_ZN10Controller3RunE5stateS0_ffff+0x644>
 800a2dc:	f3af 8000 	nop.w
 800a2e0:	cccccccd 	.word	0xcccccccd
 800a2e4:	402acccc 	.word	0x402acccc
 800a2e8:	28f5c28f 	.word	0x28f5c28f
 800a2ec:	40068f5c 	.word	0x40068f5c
 800a2f0:	3c8f5c29 	.word	0x3c8f5c29
 800a2f4:	f240 434c 	movw	r3, #1100	; 0x44c
 800a2f8:	9301      	str	r3, [sp, #4]
 800a2fa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a2fe:	9300      	str	r3, [sp, #0]
 800a300:	4622      	mov	r2, r4
 800a302:	462b      	mov	r3, r5
 800a304:	4630      	mov	r0, r6
 800a306:	f002 fbcb 	bl	800caa0 <_ZN3PID3SatEdiii>
 800a30a:	4602      	mov	r2, r0
 800a30c:	460b      	mov	r3, r1
 800a30e:	4610      	mov	r0, r2
 800a310:	4619      	mov	r1, r3
 800a312:	f7f6 fb89 	bl	8000a28 <__aeabi_d2iz>
 800a316:	4603      	mov	r3, r0
 800a318:	657b      	str	r3, [r7, #84]	; 0x54
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	f503 76b8 	add.w	r6, r3, #368	; 0x170
 800a320:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800a322:	f7f6 f867 	bl	80003f4 <__aeabi_i2d>
 800a326:	4604      	mov	r4, r0
 800a328:	460d      	mov	r5, r1
 800a32a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a32c:	f7f6 fede 	bl	80010ec <__aeabi_f2iz>
 800a330:	4603      	mov	r3, r0
 800a332:	9302      	str	r3, [sp, #8]
 800a334:	f240 434c 	movw	r3, #1100	; 0x44c
 800a338:	9301      	str	r3, [sp, #4]
 800a33a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a33e:	9300      	str	r3, [sp, #0]
 800a340:	4622      	mov	r2, r4
 800a342:	462b      	mov	r3, r5
 800a344:	4630      	mov	r0, r6
 800a346:	f002 fbab 	bl	800caa0 <_ZN3PID3SatEdiii>
 800a34a:	4602      	mov	r2, r0
 800a34c:	460b      	mov	r3, r1
 800a34e:	4610      	mov	r0, r2
 800a350:	4619      	mov	r1, r3
 800a352:	f7f6 fb69 	bl	8000a28 <__aeabi_d2iz>
 800a356:	4603      	mov	r3, r0
 800a358:	653b      	str	r3, [r7, #80]	; 0x50
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	f503 76b8 	add.w	r6, r3, #368	; 0x170
 800a360:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800a362:	f7f6 f847 	bl	80003f4 <__aeabi_i2d>
 800a366:	4604      	mov	r4, r0
 800a368:	460d      	mov	r5, r1
 800a36a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a36c:	f7f6 febe 	bl	80010ec <__aeabi_f2iz>
 800a370:	4603      	mov	r3, r0
 800a372:	9302      	str	r3, [sp, #8]
 800a374:	f240 434c 	movw	r3, #1100	; 0x44c
 800a378:	9301      	str	r3, [sp, #4]
 800a37a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a37e:	9300      	str	r3, [sp, #0]
 800a380:	4622      	mov	r2, r4
 800a382:	462b      	mov	r3, r5
 800a384:	4630      	mov	r0, r6
 800a386:	f002 fb8b 	bl	800caa0 <_ZN3PID3SatEdiii>
 800a38a:	4602      	mov	r2, r0
 800a38c:	460b      	mov	r3, r1
 800a38e:	4610      	mov	r0, r2
 800a390:	4619      	mov	r1, r3
 800a392:	f7f6 fb49 	bl	8000a28 <__aeabi_d2iz>
 800a396:	4603      	mov	r3, r0
 800a398:	64fb      	str	r3, [r7, #76]	; 0x4c
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	f503 76b8 	add.w	r6, r3, #368	; 0x170
 800a3a0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800a3a2:	f7f6 f827 	bl	80003f4 <__aeabi_i2d>
 800a3a6:	4604      	mov	r4, r0
 800a3a8:	460d      	mov	r5, r1
 800a3aa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a3ac:	f7f6 fe9e 	bl	80010ec <__aeabi_f2iz>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	9302      	str	r3, [sp, #8]
 800a3b4:	f240 434c 	movw	r3, #1100	; 0x44c
 800a3b8:	9301      	str	r3, [sp, #4]
 800a3ba:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a3be:	9300      	str	r3, [sp, #0]
 800a3c0:	4622      	mov	r2, r4
 800a3c2:	462b      	mov	r3, r5
 800a3c4:	4630      	mov	r0, r6
 800a3c6:	f002 fb6b 	bl	800caa0 <_ZN3PID3SatEdiii>
 800a3ca:	4602      	mov	r2, r0
 800a3cc:	460b      	mov	r3, r1
 800a3ce:	4610      	mov	r0, r2
 800a3d0:	4619      	mov	r1, r3
 800a3d2:	f7f6 fb29 	bl	8000a28 <__aeabi_d2iz>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	64bb      	str	r3, [r7, #72]	; 0x48

    //Convert pwm to motor speed
    w1 = pid_roll.pwm2mot(pwm1, 1);
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a3e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a3e2:	b291      	uxth	r1, r2
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f002 fc40 	bl	800cc6c <_ZN3PID7pwm2motEti>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	641a      	str	r2, [r3, #64]	; 0x40
    w2 = pid_roll.pwm2mot(pwm2, 1);
 800a3f2:	693b      	ldr	r3, [r7, #16]
 800a3f4:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a3f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a3fa:	b291      	uxth	r1, r2
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	4618      	mov	r0, r3
 800a400:	f002 fc34 	bl	800cc6c <_ZN3PID7pwm2motEti>
 800a404:	4602      	mov	r2, r0
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	645a      	str	r2, [r3, #68]	; 0x44
    w3 = pid_roll.pwm2mot(pwm3,-1);
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a410:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a412:	b291      	uxth	r1, r2
 800a414:	f04f 32ff 	mov.w	r2, #4294967295
 800a418:	4618      	mov	r0, r3
 800a41a:	f002 fc27 	bl	800cc6c <_ZN3PID7pwm2motEti>
 800a41e:	4602      	mov	r2, r0
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	649a      	str	r2, [r3, #72]	; 0x48
    w4 = pid_roll.pwm2mot(pwm4,-1);
 800a424:	693b      	ldr	r3, [r7, #16]
 800a426:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a42a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a42c:	b291      	uxth	r1, r2
 800a42e:	f04f 32ff 	mov.w	r2, #4294967295
 800a432:	4618      	mov	r0, r3
 800a434:	f002 fc1a 	bl	800cc6c <_ZN3PID7pwm2motEti>
 800a438:	4602      	mov	r2, r0
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	64da      	str	r2, [r3, #76]	; 0x4c


    std::vector<double> controller_output = 	{w1,w2,w3,w4};
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a442:	4618      	mov	r0, r3
 800a444:	f7f5 ffe8 	bl	8000418 <__aeabi_f2d>
 800a448:	4602      	mov	r2, r0
 800a44a:	460b      	mov	r3, r1
 800a44c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a454:	4618      	mov	r0, r3
 800a456:	f7f5 ffdf 	bl	8000418 <__aeabi_f2d>
 800a45a:	4602      	mov	r2, r0
 800a45c:	460b      	mov	r3, r1
 800a45e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a466:	4618      	mov	r0, r3
 800a468:	f7f5 ffd6 	bl	8000418 <__aeabi_f2d>
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a478:	4618      	mov	r0, r3
 800a47a:	f7f5 ffcd 	bl	8000418 <__aeabi_f2d>
 800a47e:	4602      	mov	r2, r0
 800a480:	460b      	mov	r3, r1
 800a482:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800a486:	f107 0320 	add.w	r3, r7, #32
 800a48a:	61bb      	str	r3, [r7, #24]
 800a48c:	2304      	movs	r3, #4
 800a48e:	61fb      	str	r3, [r7, #28]
 800a490:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800a494:	4618      	mov	r0, r3
 800a496:	f7fa fad1 	bl	8004a3c <_ZNSaIdEC1Ev>
 800a49a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800a49e:	f107 0218 	add.w	r2, r7, #24
 800a4a2:	ca06      	ldmia	r2, {r1, r2}
 800a4a4:	6978      	ldr	r0, [r7, #20]
 800a4a6:	f000 f84e 	bl	800a546 <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>
 800a4aa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f7fa fa6f 	bl	8004992 <_ZNSaIdED1Ev>
    controller_output_pwm[0] = pwm1;
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a4b8:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
    controller_output_pwm[1] = pwm2;
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a4c0:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
    controller_output_pwm[2] = pwm3;
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a4c8:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    controller_output_pwm[3] = pwm4;
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4d0:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

    return controller_output;
 800a4d4:	bf00      	nop
}
 800a4d6:	6978      	ldr	r0, [r7, #20]
 800a4d8:	377c      	adds	r7, #124	; 0x7c
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e0:	b002      	add	sp, #8
 800a4e2:	4770      	bx	lr

0800a4e4 <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f002 fc48 	bl	800cd88 <_ZN3PIDD1Ev>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800a4fe:	4618      	mov	r0, r3
 800a500:	f002 fc42 	bl	800cd88 <_ZN3PIDD1Ev>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 800a50a:	4618      	mov	r0, r3
 800a50c:	f002 fc3c 	bl	800cd88 <_ZN3PIDD1Ev>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a516:	4618      	mov	r0, r3
 800a518:	f002 fc36 	bl	800cd88 <_ZN3PIDD1Ev>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800a522:	4618      	mov	r0, r3
 800a524:	f002 fcab 	bl	800ce7e <_ZN3lpfD1Ev>
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	33e8      	adds	r3, #232	; 0xe8
 800a52c:	4618      	mov	r0, r3
 800a52e:	f002 fca6 	bl	800ce7e <_ZN3lpfD1Ev>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	33c0      	adds	r3, #192	; 0xc0
 800a536:	4618      	mov	r0, r3
 800a538:	f002 fca1 	bl	800ce7e <_ZN3lpfD1Ev>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	4618      	mov	r0, r3
 800a540:	3708      	adds	r7, #8
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}

0800a546 <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>:
      vector(initializer_list<value_type> __l,
 800a546:	b5b0      	push	{r4, r5, r7, lr}
 800a548:	b086      	sub	sp, #24
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	60f8      	str	r0, [r7, #12]
 800a54e:	1d38      	adds	r0, r7, #4
 800a550:	e880 0006 	stmia.w	r0, {r1, r2}
 800a554:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6839      	ldr	r1, [r7, #0]
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fa fbab 	bl	8004cb6 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>
	_M_range_initialize(__l.begin(), __l.end(),
 800a560:	1d3b      	adds	r3, r7, #4
 800a562:	4618      	mov	r0, r3
 800a564:	f000 f810 	bl	800a588 <_ZNKSt16initializer_listIdE5beginEv>
 800a568:	4604      	mov	r4, r0
 800a56a:	1d3b      	adds	r3, r7, #4
 800a56c:	4618      	mov	r0, r3
 800a56e:	f000 f816 	bl	800a59e <_ZNKSt16initializer_listIdE3endEv>
 800a572:	4602      	mov	r2, r0
 800a574:	462b      	mov	r3, r5
 800a576:	4621      	mov	r1, r4
 800a578:	68f8      	ldr	r0, [r7, #12]
 800a57a:	f000 f822 	bl	800a5c2 <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>
      }
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	4618      	mov	r0, r3
 800a582:	3718      	adds	r7, #24
 800a584:	46bd      	mov	sp, r7
 800a586:	bdb0      	pop	{r4, r5, r7, pc}

0800a588 <_ZNKSt16initializer_listIdE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4618      	mov	r0, r3
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	bc80      	pop	{r7}
 800a59c:	4770      	bx	lr

0800a59e <_ZNKSt16initializer_listIdE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 800a59e:	b590      	push	{r4, r7, lr}
 800a5a0:	b083      	sub	sp, #12
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f7ff ffee 	bl	800a588 <_ZNKSt16initializer_listIdE5beginEv>
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f840 	bl	800a634 <_ZNKSt16initializer_listIdE4sizeEv>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	00db      	lsls	r3, r3, #3
 800a5b8:	4423      	add	r3, r4
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	370c      	adds	r7, #12
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd90      	pop	{r4, r7, pc}

0800a5c2 <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 800a5c2:	b590      	push	{r4, r7, lr}
 800a5c4:	b087      	sub	sp, #28
 800a5c6:	af00      	add	r7, sp, #0
 800a5c8:	60f8      	str	r0, [r7, #12]
 800a5ca:	60b9      	str	r1, [r7, #8]
 800a5cc:	607a      	str	r2, [r7, #4]
 800a5ce:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 800a5d0:	6879      	ldr	r1, [r7, #4]
 800a5d2:	68b8      	ldr	r0, [r7, #8]
 800a5d4:	f000 f839 	bl	800a64a <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 800a5dc:	68fc      	ldr	r4, [r7, #12]
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f7fa fa67 	bl	8004ab4 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	6978      	ldr	r0, [r7, #20]
 800a5ec:	f000 f842 	bl	800a674 <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	4620      	mov	r0, r4
 800a5f6:	f000 f865 	bl	800a6c4 <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>
 800a5fa:	4602      	mov	r2, r0
	  this->_M_impl._M_start
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681a      	ldr	r2, [r3, #0]
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	00db      	lsls	r3, r3, #3
 800a608:	441a      	add	r2, r3
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	4618      	mov	r0, r3
 800a616:	f7fa fa4d 	bl	8004ab4 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 800a61a:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 800a61c:	4622      	mov	r2, r4
 800a61e:	6879      	ldr	r1, [r7, #4]
 800a620:	68b8      	ldr	r0, [r7, #8]
 800a622:	f000 f863 	bl	800a6ec <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>
 800a626:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	605a      	str	r2, [r3, #4]
	}
 800a62c:	bf00      	nop
 800a62e:	371c      	adds	r7, #28
 800a630:	46bd      	mov	sp, r7
 800a632:	bd90      	pop	{r4, r7, pc}

0800a634 <_ZNKSt16initializer_listIdE4sizeEv>:
      size() const noexcept { return _M_len; }
 800a634:	b480      	push	{r7}
 800a636:	b083      	sub	sp, #12
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	4618      	mov	r0, r3
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	bc80      	pop	{r7}
 800a648:	4770      	bx	lr

0800a64a <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 800a64a:	b5b0      	push	{r4, r5, r7, lr}
 800a64c:	b084      	sub	sp, #16
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
 800a652:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 800a654:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 800a656:	1d3b      	adds	r3, r7, #4
 800a658:	4618      	mov	r0, r3
 800a65a:	f000 f858 	bl	800a70e <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 800a65e:	462a      	mov	r2, r5
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	4620      	mov	r0, r4
 800a664:	f000 f85c 	bl	800a720 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 800a668:	4603      	mov	r3, r0
    }
 800a66a:	4618      	mov	r0, r3
 800a66c:	3710      	adds	r7, #16
 800a66e:	46bd      	mov	sp, r7
 800a670:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a674 <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 800a674:	b590      	push	{r4, r7, lr}
 800a676:	b085      	sub	sp, #20
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 800a67e:	f107 030c 	add.w	r3, r7, #12
 800a682:	6839      	ldr	r1, [r7, #0]
 800a684:	4618      	mov	r0, r3
 800a686:	f7fa fb08 	bl	8004c9a <_ZNSaIdEC1ERKS_>
 800a68a:	f107 030c 	add.w	r3, r7, #12
 800a68e:	4618      	mov	r0, r3
 800a690:	f000 f855 	bl	800a73e <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>
 800a694:	4602      	mov	r2, r0
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	4293      	cmp	r3, r2
 800a69a:	bf8c      	ite	hi
 800a69c:	2301      	movhi	r3, #1
 800a69e:	2300      	movls	r3, #0
 800a6a0:	b2dc      	uxtb	r4, r3
 800a6a2:	f107 030c 	add.w	r3, r7, #12
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f7fa f973 	bl	8004992 <_ZNSaIdED1Ev>
 800a6ac:	2c00      	cmp	r4, #0
 800a6ae:	d002      	beq.n	800a6b6 <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 800a6b0:	4803      	ldr	r0, [pc, #12]	; (800a6c0 <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x4c>)
 800a6b2:	f002 fc04 	bl	800cebe <_ZSt20__throw_length_errorPKc>
	return __n;
 800a6b6:	687b      	ldr	r3, [r7, #4]
      }
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	3714      	adds	r7, #20
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd90      	pop	{r4, r7, pc}
 800a6c0:	0800f0d4 	.word	0x0800f0d4

0800a6c4 <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d006      	beq.n	800a6e2 <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x1e>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6839      	ldr	r1, [r7, #0]
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f000 f84a 	bl	800a772 <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	e000      	b.n	800a6e4 <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x20>
 800a6e2:	2300      	movs	r3, #0
      }
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3708      	adds	r7, #8
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	60b9      	str	r1, [r7, #8]
 800a6f6:	607a      	str	r2, [r7, #4]
 800a6f8:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	68b9      	ldr	r1, [r7, #8]
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f000 f846 	bl	800a790 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>
 800a704:	4603      	mov	r3, r0
 800a706:	4618      	mov	r0, r3
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}

0800a70e <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 800a70e:	b480      	push	{r7}
 800a710:	b083      	sub	sp, #12
 800a712:	af00      	add	r7, sp, #0
 800a714:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 800a716:	4618      	mov	r0, r3
 800a718:	370c      	adds	r7, #12
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bc80      	pop	{r7}
 800a71e:	4770      	bx	lr

0800a720 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 800a720:	b480      	push	{r7}
 800a722:	b085      	sub	sp, #20
 800a724:	af00      	add	r7, sp, #0
 800a726:	60f8      	str	r0, [r7, #12]
 800a728:	60b9      	str	r1, [r7, #8]
 800a72a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 800a72c:	68ba      	ldr	r2, [r7, #8]
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	1ad3      	subs	r3, r2, r3
 800a732:	10db      	asrs	r3, r3, #3
    }
 800a734:	4618      	mov	r0, r3
 800a736:	3714      	adds	r7, #20
 800a738:	46bd      	mov	sp, r7
 800a73a:	bc80      	pop	{r7}
 800a73c:	4770      	bx	lr

0800a73e <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800a73e:	b580      	push	{r7, lr}
 800a740:	b084      	sub	sp, #16
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 800a746:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 800a74a:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800a74c:	6878      	ldr	r0, [r7, #4]
 800a74e:	f000 f831 	bl	800a7b4 <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>
 800a752:	4603      	mov	r3, r0
 800a754:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 800a756:	f107 0208 	add.w	r2, r7, #8
 800a75a:	f107 030c 	add.w	r3, r7, #12
 800a75e:	4611      	mov	r1, r2
 800a760:	4618      	mov	r0, r3
 800a762:	f000 f833 	bl	800a7cc <_ZSt3minIjERKT_S2_S2_>
 800a766:	4603      	mov	r3, r0
 800a768:	681b      	ldr	r3, [r3, #0]
      }
 800a76a:	4618      	mov	r0, r3
 800a76c:	3710      	adds	r7, #16
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}

0800a772 <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 800a772:	b580      	push	{r7, lr}
 800a774:	b082      	sub	sp, #8
 800a776:	af00      	add	r7, sp, #0
 800a778:	6078      	str	r0, [r7, #4]
 800a77a:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800a77c:	2200      	movs	r2, #0
 800a77e:	6839      	ldr	r1, [r7, #0]
 800a780:	6878      	ldr	r0, [r7, #4]
 800a782:	f000 f836 	bl	800a7f2 <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>
 800a786:	4603      	mov	r3, r0
 800a788:	4618      	mov	r0, r3
 800a78a:	3708      	adds	r7, #8
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}

0800a790 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800a790:	b580      	push	{r7, lr}
 800a792:	b086      	sub	sp, #24
 800a794:	af00      	add	r7, sp, #0
 800a796:	60f8      	str	r0, [r7, #12]
 800a798:	60b9      	str	r1, [r7, #8]
 800a79a:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 800a79c:	2301      	movs	r3, #1
 800a79e:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	68b9      	ldr	r1, [r7, #8]
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f000 f842 	bl	800a82e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>
 800a7aa:	4603      	mov	r3, r0
    }
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	3718      	adds	r7, #24
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}

0800a7b4 <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b082      	sub	sp, #8
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f000 f846 	bl	800a84e <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3708      	adds	r7, #8
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d201      	bcs.n	800a7e6 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	e000      	b.n	800a7e8 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800a7e6:	687b      	ldr	r3, [r7, #4]
    }
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bc80      	pop	{r7}
 800a7f0:	4770      	bx	lr

0800a7f2 <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800a7f2:	b580      	push	{r7, lr}
 800a7f4:	b084      	sub	sp, #16
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	60f8      	str	r0, [r7, #12]
 800a7fa:	60b9      	str	r1, [r7, #8]
 800a7fc:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 800a7fe:	68f8      	ldr	r0, [r7, #12]
 800a800:	f000 f825 	bl	800a84e <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 800a804:	4602      	mov	r2, r0
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	4293      	cmp	r3, r2
 800a80a:	bf8c      	ite	hi
 800a80c:	2301      	movhi	r3, #1
 800a80e:	2300      	movls	r3, #0
 800a810:	b2db      	uxtb	r3, r3
 800a812:	2b00      	cmp	r3, #0
 800a814:	d001      	beq.n	800a81a <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800a816:	f002 fb4f 	bl	800ceb8 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	00db      	lsls	r3, r3, #3
 800a81e:	4618      	mov	r0, r3
 800a820:	f002 fb39 	bl	800ce96 <_Znwj>
 800a824:	4603      	mov	r3, r0
      }
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}

0800a82e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800a82e:	b580      	push	{r7, lr}
 800a830:	b084      	sub	sp, #16
 800a832:	af00      	add	r7, sp, #0
 800a834:	60f8      	str	r0, [r7, #12]
 800a836:	60b9      	str	r1, [r7, #8]
 800a838:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800a83a:	687a      	ldr	r2, [r7, #4]
 800a83c:	68b9      	ldr	r1, [r7, #8]
 800a83e:	68f8      	ldr	r0, [r7, #12]
 800a840:	f000 f810 	bl	800a864 <_ZSt4copyIPKdPdET0_T_S4_S3_>
 800a844:	4603      	mov	r3, r0
 800a846:	4618      	mov	r0, r3
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 800a84e:	b480      	push	{r7}
 800a850:	b083      	sub	sp, #12
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800a856:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 800a85a:	4618      	mov	r0, r3
 800a85c:	370c      	adds	r7, #12
 800a85e:	46bd      	mov	sp, r7
 800a860:	bc80      	pop	{r7}
 800a862:	4770      	bx	lr

0800a864 <_ZSt4copyIPKdPdET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800a864:	b590      	push	{r4, r7, lr}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	60b9      	str	r1, [r7, #8]
 800a86e:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f000 f80f 	bl	800a894 <_ZSt12__miter_baseIPKdET_S2_>
 800a876:	4604      	mov	r4, r0
 800a878:	68b8      	ldr	r0, [r7, #8]
 800a87a:	f000 f80b 	bl	800a894 <_ZSt12__miter_baseIPKdET_S2_>
 800a87e:	4603      	mov	r3, r0
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	4619      	mov	r1, r3
 800a884:	4620      	mov	r0, r4
 800a886:	f000 f80f 	bl	800a8a8 <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>
 800a88a:	4603      	mov	r3, r0
    }
 800a88c:	4618      	mov	r0, r3
 800a88e:	3714      	adds	r7, #20
 800a890:	46bd      	mov	sp, r7
 800a892:	bd90      	pop	{r4, r7, pc}

0800a894 <_ZSt12__miter_baseIPKdET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
    { return __it; }
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4618      	mov	r0, r3
 800a8a0:	370c      	adds	r7, #12
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bc80      	pop	{r7}
 800a8a6:	4770      	bx	lr

0800a8a8 <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800a8a8:	b5b0      	push	{r4, r5, r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	60b9      	str	r1, [r7, #8]
 800a8b2:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800a8b4:	68f8      	ldr	r0, [r7, #12]
 800a8b6:	f000 f81a 	bl	800a8ee <_ZSt12__niter_baseIPKdET_S2_>
 800a8ba:	4604      	mov	r4, r0
 800a8bc:	68b8      	ldr	r0, [r7, #8]
 800a8be:	f000 f816 	bl	800a8ee <_ZSt12__niter_baseIPKdET_S2_>
 800a8c2:	4605      	mov	r5, r0
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f000 f81b 	bl	800a902 <_ZSt12__niter_baseIPdET_S1_>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	4620      	mov	r0, r4
 800a8d4:	f000 f81f 	bl	800a916 <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	1d3b      	adds	r3, r7, #4
 800a8dc:	4611      	mov	r1, r2
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f000 f82b 	bl	800a93a <_ZSt12__niter_wrapIPdET_RKS1_S1_>
 800a8e4:	4603      	mov	r3, r0
    }
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	3710      	adds	r7, #16
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bdb0      	pop	{r4, r5, r7, pc}

0800a8ee <_ZSt12__niter_baseIPKdET_S2_>:
    __niter_base(_Iterator __it)
 800a8ee:	b480      	push	{r7}
 800a8f0:	b083      	sub	sp, #12
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	6078      	str	r0, [r7, #4]
    { return __it; }
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	370c      	adds	r7, #12
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bc80      	pop	{r7}
 800a900:	4770      	bx	lr

0800a902 <_ZSt12__niter_baseIPdET_S1_>:
    __niter_base(_Iterator __it)
 800a902:	b480      	push	{r7}
 800a904:	b083      	sub	sp, #12
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
    { return __it; }
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	4618      	mov	r0, r3
 800a90e:	370c      	adds	r7, #12
 800a910:	46bd      	mov	sp, r7
 800a912:	bc80      	pop	{r7}
 800a914:	4770      	bx	lr

0800a916 <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800a916:	b580      	push	{r7, lr}
 800a918:	b086      	sub	sp, #24
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	60f8      	str	r0, [r7, #12]
 800a91e:	60b9      	str	r1, [r7, #8]
 800a920:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 800a922:	2301      	movs	r3, #1
 800a924:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 800a926:	687a      	ldr	r2, [r7, #4]
 800a928:	68b9      	ldr	r1, [r7, #8]
 800a92a:	68f8      	ldr	r0, [r7, #12]
 800a92c:	f000 f810 	bl	800a950 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>
 800a930:	4603      	mov	r3, r0
    }
 800a932:	4618      	mov	r0, r3
 800a934:	3718      	adds	r7, #24
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}

0800a93a <_ZSt12__niter_wrapIPdET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 800a93a:	b480      	push	{r7}
 800a93c:	b083      	sub	sp, #12
 800a93e:	af00      	add	r7, sp, #0
 800a940:	6078      	str	r0, [r7, #4]
 800a942:	6039      	str	r1, [r7, #0]
    { return __res; }
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	4618      	mov	r0, r3
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bc80      	pop	{r7}
 800a94e:	4770      	bx	lr

0800a950 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 800a950:	b580      	push	{r7, lr}
 800a952:	b086      	sub	sp, #24
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800a95c:	68ba      	ldr	r2, [r7, #8]
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	1ad3      	subs	r3, r2, r3
 800a962:	10db      	asrs	r3, r3, #3
 800a964:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d006      	beq.n	800a97a <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800a96c:	697b      	ldr	r3, [r7, #20]
 800a96e:	00db      	lsls	r3, r3, #3
 800a970:	461a      	mov	r2, r3
 800a972:	68f9      	ldr	r1, [r7, #12]
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f004 fa6b 	bl	800ee50 <memmove>
	  return __result + _Num;
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	00db      	lsls	r3, r3, #3
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	4413      	add	r3, r2
	}
 800a982:	4618      	mov	r0, r3
 800a984:	3718      	adds	r7, #24
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
 800a98a:	0000      	movs	r0, r0
 800a98c:	0000      	movs	r0, r0
	...

0800a990 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 800a990:	b580      	push	{r7, lr}
 800a992:	b086      	sub	sp, #24
 800a994:	af04      	add	r7, sp, #16
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f04f 0200 	mov.w	r2, #0
 800a99e:	63da      	str	r2, [r3, #60]	; 0x3c
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f04f 0200 	mov.w	r2, #0
 800a9a6:	641a      	str	r2, [r3, #64]	; 0x40
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f04f 0200 	mov.w	r2, #0
 800a9ae:	645a      	str	r2, [r3, #68]	; 0x44
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f04f 0200 	mov.w	r2, #0
 800a9b6:	649a      	str	r2, [r3, #72]	; 0x48
 800a9b8:	6879      	ldr	r1, [r7, #4]
 800a9ba:	a345      	add	r3, pc, #276	; (adr r3, 800aad0 <_ZN15Kalman_FiltresiC1Ev+0x140>)
 800a9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c0:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 800a9c4:	6879      	ldr	r1, [r7, #4]
 800a9c6:	a342      	add	r3, pc, #264	; (adr r3, 800aad0 <_ZN15Kalman_FiltresiC1Ev+0x140>)
 800a9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9cc:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 800a9d0:	6879      	ldr	r1, [r7, #4]
 800a9d2:	a33f      	add	r3, pc, #252	; (adr r3, 800aad0 <_ZN15Kalman_FiltresiC1Ev+0x140>)
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 800a9dc:	6879      	ldr	r1, [r7, #4]
 800a9de:	a33c      	add	r3, pc, #240	; (adr r3, 800aad0 <_ZN15Kalman_FiltresiC1Ev+0x140>)
 800a9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e4:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f04f 0200 	mov.w	r2, #0
 800a9ee:	679a      	str	r2, [r3, #120]	; 0x78
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f04f 0200 	mov.w	r2, #0
 800a9f6:	67da      	str	r2, [r3, #124]	; 0x7c
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f04f 0200 	mov.w	r2, #0
 800a9fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f04f 0200 	mov.w	r2, #0
 800aa08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800aa0c:	6879      	ldr	r1, [r7, #4]
 800aa0e:	a332      	add	r3, pc, #200	; (adr r3, 800aad8 <_ZN15Kalman_FiltresiC1Ev+0x148>)
 800aa10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa14:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	4a35      	ldr	r2, [pc, #212]	; (800aaf0 <_ZN15Kalman_FiltresiC1Ev+0x160>)
 800aa1c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800aa26:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7f6 f92b 	bl	8000c8c <__aeabi_i2f>
 800aa36:	4603      	mov	r3, r0
 800aa38:	4619      	mov	r1, r3
 800aa3a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800aa3e:	f7f6 fa2d 	bl	8000e9c <__aeabi_fdiv>
 800aa42:	4603      	mov	r3, r0
 800aa44:	4618      	mov	r0, r3
 800aa46:	f7f5 fce7 	bl	8000418 <__aeabi_f2d>
 800aa4a:	4602      	mov	r2, r0
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	6879      	ldr	r1, [r7, #4]
 800aa50:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800aa5a:	a321      	add	r3, pc, #132	; (adr r3, 800aae0 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 800aa5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aa64:	a31e      	add	r3, pc, #120	; (adr r3, 800aae0 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 800aa66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6a:	e9cd 2300 	strd	r2, r3, [sp]
 800aa6e:	a31e      	add	r3, pc, #120	; (adr r3, 800aae8 <_ZN15Kalman_FiltresiC1Ev+0x158>)
 800aa70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa74:	4608      	mov	r0, r1
 800aa76:	f002 f991 	bl	800cd9c <_ZN3lpfC1Eddd>
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f503 71a8 	add.w	r1, r3, #336	; 0x150
 800aa80:	a317      	add	r3, pc, #92	; (adr r3, 800aae0 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 800aa82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aa8a:	a315      	add	r3, pc, #84	; (adr r3, 800aae0 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 800aa8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa90:	e9cd 2300 	strd	r2, r3, [sp]
 800aa94:	a314      	add	r3, pc, #80	; (adr r3, 800aae8 <_ZN15Kalman_FiltresiC1Ev+0x158>)
 800aa96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9a:	4608      	mov	r0, r1
 800aa9c:	f002 f97e 	bl	800cd9c <_ZN3lpfC1Eddd>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f503 71bc 	add.w	r1, r3, #376	; 0x178
 800aaa6:	a30e      	add	r3, pc, #56	; (adr r3, 800aae0 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 800aaa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aab0:	a30b      	add	r3, pc, #44	; (adr r3, 800aae0 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 800aab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab6:	e9cd 2300 	strd	r2, r3, [sp]
 800aaba:	a30b      	add	r3, pc, #44	; (adr r3, 800aae8 <_ZN15Kalman_FiltresiC1Ev+0x158>)
 800aabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac0:	4608      	mov	r0, r1
 800aac2:	f002 f96b 	bl	800cd9c <_ZN3lpfC1Eddd>

}
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	4618      	mov	r0, r3
 800aaca:	3708      	adds	r7, #8
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}
 800aad0:	d2f1a9fc 	.word	0xd2f1a9fc
 800aad4:	3f50624d 	.word	0x3f50624d
 800aad8:	00000000 	.word	0x00000000
 800aadc:	40c38800 	.word	0x40c38800
 800aae0:	de7ea5f8 	.word	0xde7ea5f8
 800aae4:	3fb2a454 	.word	0x3fb2a454
 800aae8:	ab367a10 	.word	0xab367a10
 800aaec:	3feb573e 	.word	0x3feb573e
 800aaf0:	42654ca3 	.word	0x42654ca3
 800aaf4:	00000000 	.word	0x00000000

0800aaf8 <_ZN15Kalman_Filtresi3RunEPfS0_>:


void Kalman_Filtresi::Run(float gyro[3], float acc[3]) {
 800aaf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aafc:	b098      	sub	sp, #96	; 0x60
 800aafe:	af00      	add	r7, sp, #0
 800ab00:	63f8      	str	r0, [r7, #60]	; 0x3c
 800ab02:	63b9      	str	r1, [r7, #56]	; 0x38
 800ab04:	637a      	str	r2, [r7, #52]	; 0x34

  float accX = acc[0]; 
 800ab06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	65fb      	str	r3, [r7, #92]	; 0x5c
  float accY = acc[1];
 800ab0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	65bb      	str	r3, [r7, #88]	; 0x58
  float accZ = acc[2];
 800ab12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab14:	689b      	ldr	r3, [r3, #8]
 800ab16:	657b      	str	r3, [r7, #84]	; 0x54

  float gyroX = gyro[0]; 
 800ab18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	653b      	str	r3, [r7, #80]	; 0x50
  float gyroY = gyro[1];
 800ab1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab20:	685b      	ldr	r3, [r3, #4]
 800ab22:	64fb      	str	r3, [r7, #76]	; 0x4c
  float gyroZ = gyro[2];
 800ab24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	64bb      	str	r3, [r7, #72]	; 0x48

    //---IMU KSM----
    //=================================
  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800ab2a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ab2c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ab2e:	f7f6 f901 	bl	8000d34 <__aeabi_fmul>
 800ab32:	4603      	mov	r3, r0
 800ab34:	461c      	mov	r4, r3
 800ab36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ab38:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ab3a:	f7f6 f8fb 	bl	8000d34 <__aeabi_fmul>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	4619      	mov	r1, r3
 800ab42:	4620      	mov	r0, r4
 800ab44:	f7f5 ffee 	bl	8000b24 <__addsf3>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	461c      	mov	r4, r3
 800ab4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ab4e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ab50:	f7f6 f8f0 	bl	8000d34 <__aeabi_fmul>
 800ab54:	4603      	mov	r3, r0
 800ab56:	4619      	mov	r1, r3
 800ab58:	4620      	mov	r0, r4
 800ab5a:	f7f5 ffe3 	bl	8000b24 <__addsf3>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	4618      	mov	r0, r3
 800ab62:	f7f6 feab 	bl	80018bc <_ZSt4sqrtf>
 800ab66:	6478      	str	r0, [r7, #68]	; 0x44

  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 800ab68:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ab6a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ab6c:	f7f6 f996 	bl	8000e9c <__aeabi_fdiv>
 800ab70:	4603      	mov	r3, r0
 800ab72:	4618      	mov	r0, r3
 800ab74:	f7f6 fe8a 	bl	800188c <_ZSt4asinf>
 800ab78:	4602      	mov	r2, r0
 800ab7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab7c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ab80:	4619      	mov	r1, r3
 800ab82:	4610      	mov	r0, r2
 800ab84:	f7f6 f8d6 	bl	8000d34 <__aeabi_fmul>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	49c3      	ldr	r1, [pc, #780]	; (800ae98 <_ZN15Kalman_Filtresi3RunEPfS0_+0x3a0>)
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	f7f5 ffc7 	bl	8000b20 <__aeabi_fsub>
 800ab92:	4603      	mov	r3, r0
 800ab94:	461a      	mov	r2, r3
 800ab96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab98:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 800ab9c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ab9e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800aba0:	f7f6 f97c 	bl	8000e9c <__aeabi_fdiv>
 800aba4:	4603      	mov	r3, r0
 800aba6:	4618      	mov	r0, r3
 800aba8:	f7f6 fe70 	bl	800188c <_ZSt4asinf>
 800abac:	4602      	mov	r2, r0
 800abae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abb0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800abb4:	4619      	mov	r1, r3
 800abb6:	4610      	mov	r0, r2
 800abb8:	f7f6 f8bc 	bl	8000d34 <__aeabi_fmul>
 800abbc:	4603      	mov	r3, r0
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7f5 fc2a 	bl	8000418 <__aeabi_f2d>
 800abc4:	a3ae      	add	r3, pc, #696	; (adr r3, 800ae80 <_ZN15Kalman_Filtresi3RunEPfS0_+0x388>)
 800abc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abca:	f7f5 fac7 	bl	800015c <__adddf3>
 800abce:	4602      	mov	r2, r0
 800abd0:	460b      	mov	r3, r1
 800abd2:	4610      	mov	r0, r2
 800abd4:	4619      	mov	r1, r3
 800abd6:	f7f5 ff4f 	bl	8000a78 <__aeabi_d2f>
 800abda:	4602      	mov	r2, r0
 800abdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abde:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

  //pitch_acc = lpf(pitch_acc);
  //roll_acc = lpf(roll_acc);


  pitch_gyro = gyroY * st;
 800abe2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800abe4:	f7f5 fc18 	bl	8000418 <__aeabi_f2d>
 800abe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abea:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800abee:	f7f5 fc6b 	bl	80004c8 <__aeabi_dmul>
 800abf2:	4602      	mov	r2, r0
 800abf4:	460b      	mov	r3, r1
 800abf6:	4610      	mov	r0, r2
 800abf8:	4619      	mov	r1, r3
 800abfa:	f7f5 ff3d 	bl	8000a78 <__aeabi_d2f>
 800abfe:	4602      	mov	r2, r0
 800ac00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac02:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  roll_gyro =  gyroX * st;
 800ac06:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800ac08:	f7f5 fc06 	bl	8000418 <__aeabi_f2d>
 800ac0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac0e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800ac12:	f7f5 fc59 	bl	80004c8 <__aeabi_dmul>
 800ac16:	4602      	mov	r2, r0
 800ac18:	460b      	mov	r3, r1
 800ac1a:	4610      	mov	r0, r2
 800ac1c:	4619      	mov	r1, r3
 800ac1e:	f7f5 ff2b 	bl	8000a78 <__aeabi_d2f>
 800ac22:	4602      	mov	r2, r0
 800ac24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac26:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    attitude.pitch_acc = pitch_acc;
    attitude.yaw_acc = yaw_acc;
    //printf("\npitc_acc: %.2f", pitch_acc);
  #endif
    
    if(gyro_ready) {
 800ac2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac2c:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	f001 843b 	beq.w	800c4ac <_ZN15Kalman_Filtresi3RunEPfS0_+0x19b4>

    pitch_comp=(pitch_gyro+pitch_eski)*0.998+pitch_acc*0.002;	//Tmleyen filtre
 800ac36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac38:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800ac3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800ac42:	4619      	mov	r1, r3
 800ac44:	4610      	mov	r0, r2
 800ac46:	f7f5 ff6d 	bl	8000b24 <__addsf3>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f7f5 fbe3 	bl	8000418 <__aeabi_f2d>
 800ac52:	a38d      	add	r3, pc, #564	; (adr r3, 800ae88 <_ZN15Kalman_Filtresi3RunEPfS0_+0x390>)
 800ac54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac58:	f7f5 fc36 	bl	80004c8 <__aeabi_dmul>
 800ac5c:	4602      	mov	r2, r0
 800ac5e:	460b      	mov	r3, r1
 800ac60:	4614      	mov	r4, r2
 800ac62:	461d      	mov	r5, r3
 800ac64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac66:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f7f5 fbd4 	bl	8000418 <__aeabi_f2d>
 800ac70:	a387      	add	r3, pc, #540	; (adr r3, 800ae90 <_ZN15Kalman_Filtresi3RunEPfS0_+0x398>)
 800ac72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac76:	f7f5 fc27 	bl	80004c8 <__aeabi_dmul>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	460b      	mov	r3, r1
 800ac7e:	4620      	mov	r0, r4
 800ac80:	4629      	mov	r1, r5
 800ac82:	f7f5 fa6b 	bl	800015c <__adddf3>
 800ac86:	4602      	mov	r2, r0
 800ac88:	460b      	mov	r3, r1
 800ac8a:	4610      	mov	r0, r2
 800ac8c:	4619      	mov	r1, r3
 800ac8e:	f7f5 fef3 	bl	8000a78 <__aeabi_d2f>
 800ac92:	4602      	mov	r2, r0
 800ac94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac96:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    roll_comp =(roll_gyro+roll_eski)*0.998+roll_acc*0.002;		//Tmleyen filtre
 800ac9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac9c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800aca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aca2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800aca6:	4619      	mov	r1, r3
 800aca8:	4610      	mov	r0, r2
 800acaa:	f7f5 ff3b 	bl	8000b24 <__addsf3>
 800acae:	4603      	mov	r3, r0
 800acb0:	4618      	mov	r0, r3
 800acb2:	f7f5 fbb1 	bl	8000418 <__aeabi_f2d>
 800acb6:	a374      	add	r3, pc, #464	; (adr r3, 800ae88 <_ZN15Kalman_Filtresi3RunEPfS0_+0x390>)
 800acb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acbc:	f7f5 fc04 	bl	80004c8 <__aeabi_dmul>
 800acc0:	4602      	mov	r2, r0
 800acc2:	460b      	mov	r3, r1
 800acc4:	4614      	mov	r4, r2
 800acc6:	461d      	mov	r5, r3
 800acc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acca:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800acce:	4618      	mov	r0, r3
 800acd0:	f7f5 fba2 	bl	8000418 <__aeabi_f2d>
 800acd4:	a36e      	add	r3, pc, #440	; (adr r3, 800ae90 <_ZN15Kalman_Filtresi3RunEPfS0_+0x398>)
 800acd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acda:	f7f5 fbf5 	bl	80004c8 <__aeabi_dmul>
 800acde:	4602      	mov	r2, r0
 800ace0:	460b      	mov	r3, r1
 800ace2:	4620      	mov	r0, r4
 800ace4:	4629      	mov	r1, r5
 800ace6:	f7f5 fa39 	bl	800015c <__adddf3>
 800acea:	4602      	mov	r2, r0
 800acec:	460b      	mov	r3, r1
 800acee:	4610      	mov	r0, r2
 800acf0:	4619      	mov	r1, r3
 800acf2:	f7f5 fec1 	bl	8000a78 <__aeabi_d2f>
 800acf6:	4602      	mov	r2, r0
 800acf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acfa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

    pitch_ekf = pitch_ekf - st*pitch_bias + gyroY*(st) + ((pitch_acc - pitch_ekf + st*pitch_bias - gyroY*(st))*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 800acfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad00:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800ad04:	4618      	mov	r0, r3
 800ad06:	f7f5 fb87 	bl	8000418 <__aeabi_f2d>
 800ad0a:	4680      	mov	r8, r0
 800ad0c:	4689      	mov	r9, r1
 800ad0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad10:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800ad14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f7f5 fb7d 	bl	8000418 <__aeabi_f2d>
 800ad1e:	4602      	mov	r2, r0
 800ad20:	460b      	mov	r3, r1
 800ad22:	4620      	mov	r0, r4
 800ad24:	4629      	mov	r1, r5
 800ad26:	f7f5 fbcf 	bl	80004c8 <__aeabi_dmul>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	4640      	mov	r0, r8
 800ad30:	4649      	mov	r1, r9
 800ad32:	f7f5 fa11 	bl	8000158 <__aeabi_dsub>
 800ad36:	4602      	mov	r2, r0
 800ad38:	460b      	mov	r3, r1
 800ad3a:	4614      	mov	r4, r2
 800ad3c:	461d      	mov	r5, r3
 800ad3e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ad40:	f7f5 fb6a 	bl	8000418 <__aeabi_f2d>
 800ad44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad46:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800ad4a:	f7f5 fbbd 	bl	80004c8 <__aeabi_dmul>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	460b      	mov	r3, r1
 800ad52:	4620      	mov	r0, r4
 800ad54:	4629      	mov	r1, r5
 800ad56:	f7f5 fa01 	bl	800015c <__adddf3>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800ad62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad64:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800ad68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad6a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800ad6e:	4619      	mov	r1, r3
 800ad70:	4610      	mov	r0, r2
 800ad72:	f7f5 fed5 	bl	8000b20 <__aeabi_fsub>
 800ad76:	4603      	mov	r3, r0
 800ad78:	4618      	mov	r0, r3
 800ad7a:	f7f5 fb4d 	bl	8000418 <__aeabi_f2d>
 800ad7e:	4680      	mov	r8, r0
 800ad80:	4689      	mov	r9, r1
 800ad82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad84:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800ad88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7f5 fb43 	bl	8000418 <__aeabi_f2d>
 800ad92:	4602      	mov	r2, r0
 800ad94:	460b      	mov	r3, r1
 800ad96:	4620      	mov	r0, r4
 800ad98:	4629      	mov	r1, r5
 800ad9a:	f7f5 fb95 	bl	80004c8 <__aeabi_dmul>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	460b      	mov	r3, r1
 800ada2:	4640      	mov	r0, r8
 800ada4:	4649      	mov	r1, r9
 800ada6:	f7f5 f9d9 	bl	800015c <__adddf3>
 800adaa:	4602      	mov	r2, r0
 800adac:	460b      	mov	r3, r1
 800adae:	4614      	mov	r4, r2
 800adb0:	461d      	mov	r5, r3
 800adb2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800adb4:	f7f5 fb30 	bl	8000418 <__aeabi_f2d>
 800adb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adba:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800adbe:	f7f5 fb83 	bl	80004c8 <__aeabi_dmul>
 800adc2:	4602      	mov	r2, r0
 800adc4:	460b      	mov	r3, r1
 800adc6:	4620      	mov	r0, r4
 800adc8:	4629      	mov	r1, r5
 800adca:	f7f5 f9c5 	bl	8000158 <__aeabi_dsub>
 800adce:	4602      	mov	r2, r0
 800add0:	460b      	mov	r3, r1
 800add2:	e9c7 2300 	strd	r2, r3, [r7]
 800add6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800add8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adda:	4618      	mov	r0, r3
 800addc:	f7f5 fb1c 	bl	8000418 <__aeabi_f2d>
 800ade0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ade2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800ade6:	f7f5 f9b9 	bl	800015c <__adddf3>
 800adea:	4602      	mov	r2, r0
 800adec:	460b      	mov	r3, r1
 800adee:	4614      	mov	r4, r2
 800adf0:	461d      	mov	r5, r3
 800adf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800adf6:	4618      	mov	r0, r3
 800adf8:	f7f5 fb0e 	bl	8000418 <__aeabi_f2d>
 800adfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adfe:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800ae02:	f7f5 fb61 	bl	80004c8 <__aeabi_dmul>
 800ae06:	4602      	mov	r2, r0
 800ae08:	460b      	mov	r3, r1
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	f7f5 f9a3 	bl	8000158 <__aeabi_dsub>
 800ae12:	4602      	mov	r2, r0
 800ae14:	460b      	mov	r3, r1
 800ae16:	4692      	mov	sl, r2
 800ae18:	469b      	mov	fp, r3
 800ae1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae1c:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800ae20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7f5 faf7 	bl	8000418 <__aeabi_f2d>
 800ae2a:	4604      	mov	r4, r0
 800ae2c:	460d      	mov	r5, r1
 800ae2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae32:	4618      	mov	r0, r3
 800ae34:	f7f5 faf0 	bl	8000418 <__aeabi_f2d>
 800ae38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae3a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800ae3e:	f7f5 fb43 	bl	80004c8 <__aeabi_dmul>
 800ae42:	4602      	mov	r2, r0
 800ae44:	460b      	mov	r3, r1
 800ae46:	4620      	mov	r0, r4
 800ae48:	4629      	mov	r1, r5
 800ae4a:	f7f5 f985 	bl	8000158 <__aeabi_dsub>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	460b      	mov	r3, r1
 800ae52:	4640      	mov	r0, r8
 800ae54:	4649      	mov	r1, r9
 800ae56:	f7f5 fb37 	bl	80004c8 <__aeabi_dmul>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	4650      	mov	r0, sl
 800ae60:	4659      	mov	r1, fp
 800ae62:	f7f5 f979 	bl	8000158 <__aeabi_dsub>
 800ae66:	4602      	mov	r2, r0
 800ae68:	460b      	mov	r3, r1
 800ae6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ae6e:	f7f5 fb2b 	bl	80004c8 <__aeabi_dmul>
 800ae72:	4602      	mov	r2, r0
 800ae74:	460b      	mov	r3, r1
 800ae76:	e9c7 2300 	strd	r2, r3, [r7]
 800ae7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae7c:	e00e      	b.n	800ae9c <_ZN15Kalman_Filtresi3RunEPfS0_+0x3a4>
 800ae7e:	bf00      	nop
 800ae80:	9999999a 	.word	0x9999999a
 800ae84:	3fd99999 	.word	0x3fd99999
 800ae88:	b22d0e56 	.word	0xb22d0e56
 800ae8c:	3fefef9d 	.word	0x3fefef9d
 800ae90:	d2f1a9fc 	.word	0xd2f1a9fc
 800ae94:	3f60624d 	.word	0x3f60624d
 800ae98:	40c00000 	.word	0x40c00000
 800ae9c:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800aea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aea4:	4618      	mov	r0, r3
 800aea6:	f7f5 fab7 	bl	8000418 <__aeabi_f2d>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	460b      	mov	r3, r1
 800aeae:	4620      	mov	r0, r4
 800aeb0:	4629      	mov	r1, r5
 800aeb2:	f7f5 f953 	bl	800015c <__adddf3>
 800aeb6:	4602      	mov	r2, r0
 800aeb8:	460b      	mov	r3, r1
 800aeba:	4610      	mov	r0, r2
 800aebc:	4619      	mov	r1, r3
 800aebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aec0:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800aec4:	f7f5 f94a 	bl	800015c <__adddf3>
 800aec8:	4602      	mov	r2, r0
 800aeca:	460b      	mov	r3, r1
 800aecc:	4614      	mov	r4, r2
 800aece:	461d      	mov	r5, r3
 800aed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7f5 fa9f 	bl	8000418 <__aeabi_f2d>
 800aeda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aedc:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800aee0:	f7f5 faf2 	bl	80004c8 <__aeabi_dmul>
 800aee4:	4602      	mov	r2, r0
 800aee6:	460b      	mov	r3, r1
 800aee8:	4620      	mov	r0, r4
 800aeea:	4629      	mov	r1, r5
 800aeec:	f7f5 f934 	bl	8000158 <__aeabi_dsub>
 800aef0:	4602      	mov	r2, r0
 800aef2:	460b      	mov	r3, r1
 800aef4:	4692      	mov	sl, r2
 800aef6:	469b      	mov	fp, r3
 800aef8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aefa:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800aefe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af02:	4618      	mov	r0, r3
 800af04:	f7f5 fa88 	bl	8000418 <__aeabi_f2d>
 800af08:	4604      	mov	r4, r0
 800af0a:	460d      	mov	r5, r1
 800af0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af10:	4618      	mov	r0, r3
 800af12:	f7f5 fa81 	bl	8000418 <__aeabi_f2d>
 800af16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af18:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800af1c:	f7f5 fad4 	bl	80004c8 <__aeabi_dmul>
 800af20:	4602      	mov	r2, r0
 800af22:	460b      	mov	r3, r1
 800af24:	4620      	mov	r0, r4
 800af26:	4629      	mov	r1, r5
 800af28:	f7f5 f916 	bl	8000158 <__aeabi_dsub>
 800af2c:	4602      	mov	r2, r0
 800af2e:	460b      	mov	r3, r1
 800af30:	4640      	mov	r0, r8
 800af32:	4649      	mov	r1, r9
 800af34:	f7f5 fac8 	bl	80004c8 <__aeabi_dmul>
 800af38:	4602      	mov	r2, r0
 800af3a:	460b      	mov	r3, r1
 800af3c:	4650      	mov	r0, sl
 800af3e:	4659      	mov	r1, fp
 800af40:	f7f5 f90a 	bl	8000158 <__aeabi_dsub>
 800af44:	4602      	mov	r2, r0
 800af46:	460b      	mov	r3, r1
 800af48:	e9d7 0100 	ldrd	r0, r1, [r7]
 800af4c:	f7f5 fbe6 	bl	800071c <__aeabi_ddiv>
 800af50:	4602      	mov	r2, r0
 800af52:	460b      	mov	r3, r1
 800af54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800af58:	f7f5 f900 	bl	800015c <__adddf3>
 800af5c:	4602      	mov	r2, r0
 800af5e:	460b      	mov	r3, r1
 800af60:	4610      	mov	r0, r2
 800af62:	4619      	mov	r1, r3
 800af64:	f7f5 fd88 	bl	8000a78 <__aeabi_d2f>
 800af68:	4602      	mov	r2, r0
 800af6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af6c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  pitch_bias = pitch_bias + ((S21_pitch + (sb_p) - S22_pitch*(st))*(pitch_acc - pitch_ekf + st*pitch_bias - gyroY*(st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 800af70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af74:	4618      	mov	r0, r3
 800af76:	f7f5 fa4f 	bl	8000418 <__aeabi_f2d>
 800af7a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800af7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af82:	4618      	mov	r0, r3
 800af84:	f7f5 fa48 	bl	8000418 <__aeabi_f2d>
 800af88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af8a:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800af8e:	f7f5 f8e5 	bl	800015c <__adddf3>
 800af92:	4602      	mov	r2, r0
 800af94:	460b      	mov	r3, r1
 800af96:	4614      	mov	r4, r2
 800af98:	461d      	mov	r5, r3
 800af9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7f5 fa3a 	bl	8000418 <__aeabi_f2d>
 800afa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afa6:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800afaa:	f7f5 fa8d 	bl	80004c8 <__aeabi_dmul>
 800afae:	4602      	mov	r2, r0
 800afb0:	460b      	mov	r3, r1
 800afb2:	4620      	mov	r0, r4
 800afb4:	4629      	mov	r1, r5
 800afb6:	f7f5 f8cf 	bl	8000158 <__aeabi_dsub>
 800afba:	4602      	mov	r2, r0
 800afbc:	460b      	mov	r3, r1
 800afbe:	4692      	mov	sl, r2
 800afc0:	469b      	mov	fp, r3
 800afc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afc4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800afc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afca:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800afce:	4619      	mov	r1, r3
 800afd0:	4610      	mov	r0, r2
 800afd2:	f7f5 fda5 	bl	8000b20 <__aeabi_fsub>
 800afd6:	4603      	mov	r3, r0
 800afd8:	4618      	mov	r0, r3
 800afda:	f7f5 fa1d 	bl	8000418 <__aeabi_f2d>
 800afde:	4680      	mov	r8, r0
 800afe0:	4689      	mov	r9, r1
 800afe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afe4:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800afe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afec:	4618      	mov	r0, r3
 800afee:	f7f5 fa13 	bl	8000418 <__aeabi_f2d>
 800aff2:	4602      	mov	r2, r0
 800aff4:	460b      	mov	r3, r1
 800aff6:	4620      	mov	r0, r4
 800aff8:	4629      	mov	r1, r5
 800affa:	f7f5 fa65 	bl	80004c8 <__aeabi_dmul>
 800affe:	4602      	mov	r2, r0
 800b000:	460b      	mov	r3, r1
 800b002:	4640      	mov	r0, r8
 800b004:	4649      	mov	r1, r9
 800b006:	f7f5 f8a9 	bl	800015c <__adddf3>
 800b00a:	4602      	mov	r2, r0
 800b00c:	460b      	mov	r3, r1
 800b00e:	4614      	mov	r4, r2
 800b010:	461d      	mov	r5, r3
 800b012:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b014:	f7f5 fa00 	bl	8000418 <__aeabi_f2d>
 800b018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b01a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b01e:	f7f5 fa53 	bl	80004c8 <__aeabi_dmul>
 800b022:	4602      	mov	r2, r0
 800b024:	460b      	mov	r3, r1
 800b026:	4620      	mov	r0, r4
 800b028:	4629      	mov	r1, r5
 800b02a:	f7f5 f895 	bl	8000158 <__aeabi_dsub>
 800b02e:	4602      	mov	r2, r0
 800b030:	460b      	mov	r3, r1
 800b032:	4650      	mov	r0, sl
 800b034:	4659      	mov	r1, fp
 800b036:	f7f5 fa47 	bl	80004c8 <__aeabi_dmul>
 800b03a:	4602      	mov	r2, r0
 800b03c:	460b      	mov	r3, r1
 800b03e:	e9c7 2300 	strd	r2, r3, [r7]
 800b042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b044:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800b048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b04a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b04c:	4618      	mov	r0, r3
 800b04e:	f7f5 f9e3 	bl	8000418 <__aeabi_f2d>
 800b052:	4602      	mov	r2, r0
 800b054:	460b      	mov	r3, r1
 800b056:	4620      	mov	r0, r4
 800b058:	4629      	mov	r1, r5
 800b05a:	f7f5 f87f 	bl	800015c <__adddf3>
 800b05e:	4602      	mov	r2, r0
 800b060:	460b      	mov	r3, r1
 800b062:	4610      	mov	r0, r2
 800b064:	4619      	mov	r1, r3
 800b066:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b068:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b06c:	f7f5 f876 	bl	800015c <__adddf3>
 800b070:	4602      	mov	r2, r0
 800b072:	460b      	mov	r3, r1
 800b074:	4614      	mov	r4, r2
 800b076:	461d      	mov	r5, r3
 800b078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b07a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7f5 f9cb 	bl	8000418 <__aeabi_f2d>
 800b082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b084:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b088:	f7f5 fa1e 	bl	80004c8 <__aeabi_dmul>
 800b08c:	4602      	mov	r2, r0
 800b08e:	460b      	mov	r3, r1
 800b090:	4620      	mov	r0, r4
 800b092:	4629      	mov	r1, r5
 800b094:	f7f5 f860 	bl	8000158 <__aeabi_dsub>
 800b098:	4602      	mov	r2, r0
 800b09a:	460b      	mov	r3, r1
 800b09c:	4692      	mov	sl, r2
 800b09e:	469b      	mov	fp, r3
 800b0a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0a2:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b0a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7f5 f9b4 	bl	8000418 <__aeabi_f2d>
 800b0b0:	4604      	mov	r4, r0
 800b0b2:	460d      	mov	r5, r1
 800b0b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7f5 f9ad 	bl	8000418 <__aeabi_f2d>
 800b0be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0c0:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b0c4:	f7f5 fa00 	bl	80004c8 <__aeabi_dmul>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	4620      	mov	r0, r4
 800b0ce:	4629      	mov	r1, r5
 800b0d0:	f7f5 f842 	bl	8000158 <__aeabi_dsub>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	4640      	mov	r0, r8
 800b0da:	4649      	mov	r1, r9
 800b0dc:	f7f5 f9f4 	bl	80004c8 <__aeabi_dmul>
 800b0e0:	4602      	mov	r2, r0
 800b0e2:	460b      	mov	r3, r1
 800b0e4:	4650      	mov	r0, sl
 800b0e6:	4659      	mov	r1, fp
 800b0e8:	f7f5 f836 	bl	8000158 <__aeabi_dsub>
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	460b      	mov	r3, r1
 800b0f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b0f4:	f7f5 fb12 	bl	800071c <__aeabi_ddiv>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	460b      	mov	r3, r1
 800b0fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b100:	f7f5 f82c 	bl	800015c <__adddf3>
 800b104:	4602      	mov	r2, r0
 800b106:	460b      	mov	r3, r1
 800b108:	4610      	mov	r0, r2
 800b10a:	4619      	mov	r1, r3
 800b10c:	f7f5 fcb4 	bl	8000a78 <__aeabi_d2f>
 800b110:	4602      	mov	r2, r0
 800b112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b114:	631a      	str	r2, [r3, #48]	; 0x30

  S11_pitch = -((S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)) - 1)*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 800b116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7f5 f97c 	bl	8000418 <__aeabi_f2d>
 800b120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b122:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b126:	f7f5 f819 	bl	800015c <__adddf3>
 800b12a:	4602      	mov	r2, r0
 800b12c:	460b      	mov	r3, r1
 800b12e:	4614      	mov	r4, r2
 800b130:	461d      	mov	r5, r3
 800b132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b136:	4618      	mov	r0, r3
 800b138:	f7f5 f96e 	bl	8000418 <__aeabi_f2d>
 800b13c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b13e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b142:	f7f5 f9c1 	bl	80004c8 <__aeabi_dmul>
 800b146:	4602      	mov	r2, r0
 800b148:	460b      	mov	r3, r1
 800b14a:	4620      	mov	r0, r4
 800b14c:	4629      	mov	r1, r5
 800b14e:	f7f5 f803 	bl	8000158 <__aeabi_dsub>
 800b152:	4602      	mov	r2, r0
 800b154:	460b      	mov	r3, r1
 800b156:	4692      	mov	sl, r2
 800b158:	469b      	mov	fp, r3
 800b15a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b15c:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b164:	4618      	mov	r0, r3
 800b166:	f7f5 f957 	bl	8000418 <__aeabi_f2d>
 800b16a:	4604      	mov	r4, r0
 800b16c:	460d      	mov	r5, r1
 800b16e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b170:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b172:	4618      	mov	r0, r3
 800b174:	f7f5 f950 	bl	8000418 <__aeabi_f2d>
 800b178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b17a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b17e:	f7f5 f9a3 	bl	80004c8 <__aeabi_dmul>
 800b182:	4602      	mov	r2, r0
 800b184:	460b      	mov	r3, r1
 800b186:	4620      	mov	r0, r4
 800b188:	4629      	mov	r1, r5
 800b18a:	f7f4 ffe5 	bl	8000158 <__aeabi_dsub>
 800b18e:	4602      	mov	r2, r0
 800b190:	460b      	mov	r3, r1
 800b192:	4640      	mov	r0, r8
 800b194:	4649      	mov	r1, r9
 800b196:	f7f5 f997 	bl	80004c8 <__aeabi_dmul>
 800b19a:	4602      	mov	r2, r0
 800b19c:	460b      	mov	r3, r1
 800b19e:	4650      	mov	r0, sl
 800b1a0:	4659      	mov	r1, fp
 800b1a2:	f7f4 ffd9 	bl	8000158 <__aeabi_dsub>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800b1ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1b0:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800b1b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f7f5 f92d 	bl	8000418 <__aeabi_f2d>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	460b      	mov	r3, r1
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	f7f4 ffc9 	bl	800015c <__adddf3>
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	460b      	mov	r3, r1
 800b1ce:	4610      	mov	r0, r2
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1d4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b1d8:	f7f4 ffc0 	bl	800015c <__adddf3>
 800b1dc:	4602      	mov	r2, r0
 800b1de:	460b      	mov	r3, r1
 800b1e0:	4614      	mov	r4, r2
 800b1e2:	461d      	mov	r5, r3
 800b1e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f7f5 f915 	bl	8000418 <__aeabi_f2d>
 800b1ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1f0:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b1f4:	f7f5 f968 	bl	80004c8 <__aeabi_dmul>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	460b      	mov	r3, r1
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	4629      	mov	r1, r5
 800b200:	f7f4 ffaa 	bl	8000158 <__aeabi_dsub>
 800b204:	4602      	mov	r2, r0
 800b206:	460b      	mov	r3, r1
 800b208:	4692      	mov	sl, r2
 800b20a:	469b      	mov	fp, r3
 800b20c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b20e:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b216:	4618      	mov	r0, r3
 800b218:	f7f5 f8fe 	bl	8000418 <__aeabi_f2d>
 800b21c:	4604      	mov	r4, r0
 800b21e:	460d      	mov	r5, r1
 800b220:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b224:	4618      	mov	r0, r3
 800b226:	f7f5 f8f7 	bl	8000418 <__aeabi_f2d>
 800b22a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b22c:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b230:	f7f5 f94a 	bl	80004c8 <__aeabi_dmul>
 800b234:	4602      	mov	r2, r0
 800b236:	460b      	mov	r3, r1
 800b238:	4620      	mov	r0, r4
 800b23a:	4629      	mov	r1, r5
 800b23c:	f7f4 ff8c 	bl	8000158 <__aeabi_dsub>
 800b240:	4602      	mov	r2, r0
 800b242:	460b      	mov	r3, r1
 800b244:	4640      	mov	r0, r8
 800b246:	4649      	mov	r1, r9
 800b248:	f7f5 f93e 	bl	80004c8 <__aeabi_dmul>
 800b24c:	4602      	mov	r2, r0
 800b24e:	460b      	mov	r3, r1
 800b250:	4650      	mov	r0, sl
 800b252:	4659      	mov	r1, fp
 800b254:	f7f4 ff80 	bl	8000158 <__aeabi_dsub>
 800b258:	4602      	mov	r2, r0
 800b25a:	460b      	mov	r3, r1
 800b25c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b260:	f7f5 fa5c 	bl	800071c <__aeabi_ddiv>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4610      	mov	r0, r2
 800b26a:	4619      	mov	r1, r3
 800b26c:	f04f 0200 	mov.w	r2, #0
 800b270:	4bbc      	ldr	r3, [pc, #752]	; (800b564 <_ZN15Kalman_Filtresi3RunEPfS0_+0xa6c>)
 800b272:	f7f4 ff71 	bl	8000158 <__aeabi_dsub>
 800b276:	4602      	mov	r2, r0
 800b278:	460b      	mov	r3, r1
 800b27a:	62ba      	str	r2, [r7, #40]	; 0x28
 800b27c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800b280:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b286:	4618      	mov	r0, r3
 800b288:	f7f5 f8c6 	bl	8000418 <__aeabi_f2d>
 800b28c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b28e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b292:	f7f4 ff63 	bl	800015c <__adddf3>
 800b296:	4602      	mov	r2, r0
 800b298:	460b      	mov	r3, r1
 800b29a:	4614      	mov	r4, r2
 800b29c:	461d      	mov	r5, r3
 800b29e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f7f5 f8b8 	bl	8000418 <__aeabi_f2d>
 800b2a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2aa:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b2ae:	f7f5 f90b 	bl	80004c8 <__aeabi_dmul>
 800b2b2:	4602      	mov	r2, r0
 800b2b4:	460b      	mov	r3, r1
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	4629      	mov	r1, r5
 800b2ba:	f7f4 ff4d 	bl	8000158 <__aeabi_dsub>
 800b2be:	4602      	mov	r2, r0
 800b2c0:	460b      	mov	r3, r1
 800b2c2:	4692      	mov	sl, r2
 800b2c4:	469b      	mov	fp, r3
 800b2c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2c8:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b2cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	f7f5 f8a1 	bl	8000418 <__aeabi_f2d>
 800b2d6:	4604      	mov	r4, r0
 800b2d8:	460d      	mov	r5, r1
 800b2da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2de:	4618      	mov	r0, r3
 800b2e0:	f7f5 f89a 	bl	8000418 <__aeabi_f2d>
 800b2e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2e6:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b2ea:	f7f5 f8ed 	bl	80004c8 <__aeabi_dmul>
 800b2ee:	4602      	mov	r2, r0
 800b2f0:	460b      	mov	r3, r1
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	4629      	mov	r1, r5
 800b2f6:	f7f4 ff2f 	bl	8000158 <__aeabi_dsub>
 800b2fa:	4602      	mov	r2, r0
 800b2fc:	460b      	mov	r3, r1
 800b2fe:	4640      	mov	r0, r8
 800b300:	4649      	mov	r1, r9
 800b302:	f7f5 f8e1 	bl	80004c8 <__aeabi_dmul>
 800b306:	4602      	mov	r2, r0
 800b308:	460b      	mov	r3, r1
 800b30a:	4650      	mov	r0, sl
 800b30c:	4659      	mov	r1, fp
 800b30e:	f7f4 ff23 	bl	8000158 <__aeabi_dsub>
 800b312:	4602      	mov	r2, r0
 800b314:	460b      	mov	r3, r1
 800b316:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b31a:	f7f5 f8d5 	bl	80004c8 <__aeabi_dmul>
 800b31e:	4602      	mov	r2, r0
 800b320:	460b      	mov	r3, r1
 800b322:	4610      	mov	r0, r2
 800b324:	4619      	mov	r1, r3
 800b326:	f7f5 fba7 	bl	8000a78 <__aeabi_d2f>
 800b32a:	4602      	mov	r2, r0
 800b32c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b32e:	63da      	str	r2, [r3, #60]	; 0x3c
  S12_pitch = -((S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)) - 1)*(S12_pitch + (sa_p) - S22_pitch*st);
 800b330:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b334:	4618      	mov	r0, r3
 800b336:	f7f5 f86f 	bl	8000418 <__aeabi_f2d>
 800b33a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b33c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b340:	f7f4 ff0c 	bl	800015c <__adddf3>
 800b344:	4602      	mov	r2, r0
 800b346:	460b      	mov	r3, r1
 800b348:	4614      	mov	r4, r2
 800b34a:	461d      	mov	r5, r3
 800b34c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b34e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b350:	4618      	mov	r0, r3
 800b352:	f7f5 f861 	bl	8000418 <__aeabi_f2d>
 800b356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b358:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b35c:	f7f5 f8b4 	bl	80004c8 <__aeabi_dmul>
 800b360:	4602      	mov	r2, r0
 800b362:	460b      	mov	r3, r1
 800b364:	4620      	mov	r0, r4
 800b366:	4629      	mov	r1, r5
 800b368:	f7f4 fef6 	bl	8000158 <__aeabi_dsub>
 800b36c:	4602      	mov	r2, r0
 800b36e:	460b      	mov	r3, r1
 800b370:	4692      	mov	sl, r2
 800b372:	469b      	mov	fp, r3
 800b374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b376:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b37a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b37c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b37e:	4618      	mov	r0, r3
 800b380:	f7f5 f84a 	bl	8000418 <__aeabi_f2d>
 800b384:	4604      	mov	r4, r0
 800b386:	460d      	mov	r5, r1
 800b388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b38a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b38c:	4618      	mov	r0, r3
 800b38e:	f7f5 f843 	bl	8000418 <__aeabi_f2d>
 800b392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b394:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b398:	f7f5 f896 	bl	80004c8 <__aeabi_dmul>
 800b39c:	4602      	mov	r2, r0
 800b39e:	460b      	mov	r3, r1
 800b3a0:	4620      	mov	r0, r4
 800b3a2:	4629      	mov	r1, r5
 800b3a4:	f7f4 fed8 	bl	8000158 <__aeabi_dsub>
 800b3a8:	4602      	mov	r2, r0
 800b3aa:	460b      	mov	r3, r1
 800b3ac:	4640      	mov	r0, r8
 800b3ae:	4649      	mov	r1, r9
 800b3b0:	f7f5 f88a 	bl	80004c8 <__aeabi_dmul>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	4650      	mov	r0, sl
 800b3ba:	4659      	mov	r1, fp
 800b3bc:	f7f4 fecc 	bl	8000158 <__aeabi_dsub>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800b3c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3ca:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800b3ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f7f5 f820 	bl	8000418 <__aeabi_f2d>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	460b      	mov	r3, r1
 800b3dc:	4620      	mov	r0, r4
 800b3de:	4629      	mov	r1, r5
 800b3e0:	f7f4 febc 	bl	800015c <__adddf3>
 800b3e4:	4602      	mov	r2, r0
 800b3e6:	460b      	mov	r3, r1
 800b3e8:	4610      	mov	r0, r2
 800b3ea:	4619      	mov	r1, r3
 800b3ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3ee:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b3f2:	f7f4 feb3 	bl	800015c <__adddf3>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	4614      	mov	r4, r2
 800b3fc:	461d      	mov	r5, r3
 800b3fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b402:	4618      	mov	r0, r3
 800b404:	f7f5 f808 	bl	8000418 <__aeabi_f2d>
 800b408:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b40a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b40e:	f7f5 f85b 	bl	80004c8 <__aeabi_dmul>
 800b412:	4602      	mov	r2, r0
 800b414:	460b      	mov	r3, r1
 800b416:	4620      	mov	r0, r4
 800b418:	4629      	mov	r1, r5
 800b41a:	f7f4 fe9d 	bl	8000158 <__aeabi_dsub>
 800b41e:	4602      	mov	r2, r0
 800b420:	460b      	mov	r3, r1
 800b422:	4692      	mov	sl, r2
 800b424:	469b      	mov	fp, r3
 800b426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b428:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b42c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b42e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b430:	4618      	mov	r0, r3
 800b432:	f7f4 fff1 	bl	8000418 <__aeabi_f2d>
 800b436:	4604      	mov	r4, r0
 800b438:	460d      	mov	r5, r1
 800b43a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b43c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b43e:	4618      	mov	r0, r3
 800b440:	f7f4 ffea 	bl	8000418 <__aeabi_f2d>
 800b444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b446:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b44a:	f7f5 f83d 	bl	80004c8 <__aeabi_dmul>
 800b44e:	4602      	mov	r2, r0
 800b450:	460b      	mov	r3, r1
 800b452:	4620      	mov	r0, r4
 800b454:	4629      	mov	r1, r5
 800b456:	f7f4 fe7f 	bl	8000158 <__aeabi_dsub>
 800b45a:	4602      	mov	r2, r0
 800b45c:	460b      	mov	r3, r1
 800b45e:	4640      	mov	r0, r8
 800b460:	4649      	mov	r1, r9
 800b462:	f7f5 f831 	bl	80004c8 <__aeabi_dmul>
 800b466:	4602      	mov	r2, r0
 800b468:	460b      	mov	r3, r1
 800b46a:	4650      	mov	r0, sl
 800b46c:	4659      	mov	r1, fp
 800b46e:	f7f4 fe73 	bl	8000158 <__aeabi_dsub>
 800b472:	4602      	mov	r2, r0
 800b474:	460b      	mov	r3, r1
 800b476:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b47a:	f7f5 f94f 	bl	800071c <__aeabi_ddiv>
 800b47e:	4602      	mov	r2, r0
 800b480:	460b      	mov	r3, r1
 800b482:	4610      	mov	r0, r2
 800b484:	4619      	mov	r1, r3
 800b486:	f04f 0200 	mov.w	r2, #0
 800b48a:	4b36      	ldr	r3, [pc, #216]	; (800b564 <_ZN15Kalman_Filtresi3RunEPfS0_+0xa6c>)
 800b48c:	f7f4 fe64 	bl	8000158 <__aeabi_dsub>
 800b490:	4602      	mov	r2, r0
 800b492:	460b      	mov	r3, r1
 800b494:	623a      	str	r2, [r7, #32]
 800b496:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800b49a:	627b      	str	r3, [r7, #36]	; 0x24
 800b49c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b49e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f7f4 ffb9 	bl	8000418 <__aeabi_f2d>
 800b4a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4a8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b4ac:	f7f4 fe56 	bl	800015c <__adddf3>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	4614      	mov	r4, r2
 800b4b6:	461d      	mov	r5, r3
 800b4b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b4bc:	4618      	mov	r0, r3
 800b4be:	f7f4 ffab 	bl	8000418 <__aeabi_f2d>
 800b4c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4c4:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b4c8:	f7f4 fffe 	bl	80004c8 <__aeabi_dmul>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	4620      	mov	r0, r4
 800b4d2:	4629      	mov	r1, r5
 800b4d4:	f7f4 fe40 	bl	8000158 <__aeabi_dsub>
 800b4d8:	4602      	mov	r2, r0
 800b4da:	460b      	mov	r3, r1
 800b4dc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b4e0:	f7f4 fff2 	bl	80004c8 <__aeabi_dmul>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	460b      	mov	r3, r1
 800b4e8:	4610      	mov	r0, r2
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	f7f5 fac4 	bl	8000a78 <__aeabi_d2f>
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4f4:	641a      	str	r2, [r3, #64]	; 0x40
  S21_pitch = S21_pitch + (sb_p) - S22_pitch*(st) - ((S21_pitch + (sb_p) - S22_pitch*(st))*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 800b4f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f7f4 ff8c 	bl	8000418 <__aeabi_f2d>
 800b500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b502:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800b506:	f7f4 fe29 	bl	800015c <__adddf3>
 800b50a:	4602      	mov	r2, r0
 800b50c:	460b      	mov	r3, r1
 800b50e:	4614      	mov	r4, r2
 800b510:	461d      	mov	r5, r3
 800b512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b516:	4618      	mov	r0, r3
 800b518:	f7f4 ff7e 	bl	8000418 <__aeabi_f2d>
 800b51c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b51e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b522:	f7f4 ffd1 	bl	80004c8 <__aeabi_dmul>
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	4620      	mov	r0, r4
 800b52c:	4629      	mov	r1, r5
 800b52e:	f7f4 fe13 	bl	8000158 <__aeabi_dsub>
 800b532:	4602      	mov	r2, r0
 800b534:	460b      	mov	r3, r1
 800b536:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800b53a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b53c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b53e:	4618      	mov	r0, r3
 800b540:	f7f4 ff6a 	bl	8000418 <__aeabi_f2d>
 800b544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b546:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800b54a:	f7f4 fe07 	bl	800015c <__adddf3>
 800b54e:	4602      	mov	r2, r0
 800b550:	460b      	mov	r3, r1
 800b552:	4614      	mov	r4, r2
 800b554:	461d      	mov	r5, r3
 800b556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b558:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b55a:	4618      	mov	r0, r3
 800b55c:	f7f4 ff5c 	bl	8000418 <__aeabi_f2d>
 800b560:	e002      	b.n	800b568 <_ZN15Kalman_Filtresi3RunEPfS0_+0xa70>
 800b562:	bf00      	nop
 800b564:	3ff00000 	.word	0x3ff00000
 800b568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b56a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b56e:	f7f4 ffab 	bl	80004c8 <__aeabi_dmul>
 800b572:	4602      	mov	r2, r0
 800b574:	460b      	mov	r3, r1
 800b576:	4620      	mov	r0, r4
 800b578:	4629      	mov	r1, r5
 800b57a:	f7f4 fded 	bl	8000158 <__aeabi_dsub>
 800b57e:	4602      	mov	r2, r0
 800b580:	460b      	mov	r3, r1
 800b582:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800b586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b58a:	4618      	mov	r0, r3
 800b58c:	f7f4 ff44 	bl	8000418 <__aeabi_f2d>
 800b590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b592:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b596:	f7f4 fde1 	bl	800015c <__adddf3>
 800b59a:	4602      	mov	r2, r0
 800b59c:	460b      	mov	r3, r1
 800b59e:	4614      	mov	r4, r2
 800b5a0:	461d      	mov	r5, r3
 800b5a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7f4 ff36 	bl	8000418 <__aeabi_f2d>
 800b5ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5ae:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b5b2:	f7f4 ff89 	bl	80004c8 <__aeabi_dmul>
 800b5b6:	4602      	mov	r2, r0
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	4620      	mov	r0, r4
 800b5bc:	4629      	mov	r1, r5
 800b5be:	f7f4 fdcb 	bl	8000158 <__aeabi_dsub>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	4692      	mov	sl, r2
 800b5c8:	469b      	mov	fp, r3
 800b5ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5cc:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b5d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f7f4 ff1f 	bl	8000418 <__aeabi_f2d>
 800b5da:	4604      	mov	r4, r0
 800b5dc:	460d      	mov	r5, r1
 800b5de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7f4 ff18 	bl	8000418 <__aeabi_f2d>
 800b5e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5ea:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b5ee:	f7f4 ff6b 	bl	80004c8 <__aeabi_dmul>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	4629      	mov	r1, r5
 800b5fa:	f7f4 fdad 	bl	8000158 <__aeabi_dsub>
 800b5fe:	4602      	mov	r2, r0
 800b600:	460b      	mov	r3, r1
 800b602:	4640      	mov	r0, r8
 800b604:	4649      	mov	r1, r9
 800b606:	f7f4 ff5f 	bl	80004c8 <__aeabi_dmul>
 800b60a:	4602      	mov	r2, r0
 800b60c:	460b      	mov	r3, r1
 800b60e:	4650      	mov	r0, sl
 800b610:	4659      	mov	r1, fp
 800b612:	f7f4 fda1 	bl	8000158 <__aeabi_dsub>
 800b616:	4602      	mov	r2, r0
 800b618:	460b      	mov	r3, r1
 800b61a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b61e:	f7f4 ff53 	bl	80004c8 <__aeabi_dmul>
 800b622:	4602      	mov	r2, r0
 800b624:	460b      	mov	r3, r1
 800b626:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800b62a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b62c:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800b630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b634:	4618      	mov	r0, r3
 800b636:	f7f4 feef 	bl	8000418 <__aeabi_f2d>
 800b63a:	4602      	mov	r2, r0
 800b63c:	460b      	mov	r3, r1
 800b63e:	4620      	mov	r0, r4
 800b640:	4629      	mov	r1, r5
 800b642:	f7f4 fd8b 	bl	800015c <__adddf3>
 800b646:	4602      	mov	r2, r0
 800b648:	460b      	mov	r3, r1
 800b64a:	4610      	mov	r0, r2
 800b64c:	4619      	mov	r1, r3
 800b64e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b650:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b654:	f7f4 fd82 	bl	800015c <__adddf3>
 800b658:	4602      	mov	r2, r0
 800b65a:	460b      	mov	r3, r1
 800b65c:	4614      	mov	r4, r2
 800b65e:	461d      	mov	r5, r3
 800b660:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b664:	4618      	mov	r0, r3
 800b666:	f7f4 fed7 	bl	8000418 <__aeabi_f2d>
 800b66a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b66c:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b670:	f7f4 ff2a 	bl	80004c8 <__aeabi_dmul>
 800b674:	4602      	mov	r2, r0
 800b676:	460b      	mov	r3, r1
 800b678:	4620      	mov	r0, r4
 800b67a:	4629      	mov	r1, r5
 800b67c:	f7f4 fd6c 	bl	8000158 <__aeabi_dsub>
 800b680:	4602      	mov	r2, r0
 800b682:	460b      	mov	r3, r1
 800b684:	4692      	mov	sl, r2
 800b686:	469b      	mov	fp, r3
 800b688:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b68a:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b68e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b692:	4618      	mov	r0, r3
 800b694:	f7f4 fec0 	bl	8000418 <__aeabi_f2d>
 800b698:	4604      	mov	r4, r0
 800b69a:	460d      	mov	r5, r1
 800b69c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b69e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f7f4 feb9 	bl	8000418 <__aeabi_f2d>
 800b6a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6a8:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b6ac:	f7f4 ff0c 	bl	80004c8 <__aeabi_dmul>
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	4620      	mov	r0, r4
 800b6b6:	4629      	mov	r1, r5
 800b6b8:	f7f4 fd4e 	bl	8000158 <__aeabi_dsub>
 800b6bc:	4602      	mov	r2, r0
 800b6be:	460b      	mov	r3, r1
 800b6c0:	4640      	mov	r0, r8
 800b6c2:	4649      	mov	r1, r9
 800b6c4:	f7f4 ff00 	bl	80004c8 <__aeabi_dmul>
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	460b      	mov	r3, r1
 800b6cc:	4650      	mov	r0, sl
 800b6ce:	4659      	mov	r1, fp
 800b6d0:	f7f4 fd42 	bl	8000158 <__aeabi_dsub>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	460b      	mov	r3, r1
 800b6d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b6dc:	f7f5 f81e 	bl	800071c <__aeabi_ddiv>
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	460b      	mov	r3, r1
 800b6e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b6e8:	f7f4 fd36 	bl	8000158 <__aeabi_dsub>
 800b6ec:	4602      	mov	r2, r0
 800b6ee:	460b      	mov	r3, r1
 800b6f0:	4610      	mov	r0, r2
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	f7f5 f9c0 	bl	8000a78 <__aeabi_d2f>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6fc:	645a      	str	r2, [r3, #68]	; 0x44
  S22_pitch = S22_pitch + (sb_p) - ((S21_pitch + (sb_p) - S22_pitch*(st))*(S12_pitch + (sa_p) - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 800b6fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b700:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b702:	4618      	mov	r0, r3
 800b704:	f7f4 fe88 	bl	8000418 <__aeabi_f2d>
 800b708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b70a:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800b70e:	f7f4 fd25 	bl	800015c <__adddf3>
 800b712:	4602      	mov	r2, r0
 800b714:	460b      	mov	r3, r1
 800b716:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800b71a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b71c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b71e:	4618      	mov	r0, r3
 800b720:	f7f4 fe7a 	bl	8000418 <__aeabi_f2d>
 800b724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b726:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800b72a:	f7f4 fd17 	bl	800015c <__adddf3>
 800b72e:	4602      	mov	r2, r0
 800b730:	460b      	mov	r3, r1
 800b732:	4614      	mov	r4, r2
 800b734:	461d      	mov	r5, r3
 800b736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b73a:	4618      	mov	r0, r3
 800b73c:	f7f4 fe6c 	bl	8000418 <__aeabi_f2d>
 800b740:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b742:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b746:	f7f4 febf 	bl	80004c8 <__aeabi_dmul>
 800b74a:	4602      	mov	r2, r0
 800b74c:	460b      	mov	r3, r1
 800b74e:	4620      	mov	r0, r4
 800b750:	4629      	mov	r1, r5
 800b752:	f7f4 fd01 	bl	8000158 <__aeabi_dsub>
 800b756:	4602      	mov	r2, r0
 800b758:	460b      	mov	r3, r1
 800b75a:	4690      	mov	r8, r2
 800b75c:	4699      	mov	r9, r3
 800b75e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b762:	4618      	mov	r0, r3
 800b764:	f7f4 fe58 	bl	8000418 <__aeabi_f2d>
 800b768:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b76a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b76e:	f7f4 fcf5 	bl	800015c <__adddf3>
 800b772:	4602      	mov	r2, r0
 800b774:	460b      	mov	r3, r1
 800b776:	4614      	mov	r4, r2
 800b778:	461d      	mov	r5, r3
 800b77a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b77c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b77e:	4618      	mov	r0, r3
 800b780:	f7f4 fe4a 	bl	8000418 <__aeabi_f2d>
 800b784:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b786:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b78a:	f7f4 fe9d 	bl	80004c8 <__aeabi_dmul>
 800b78e:	4602      	mov	r2, r0
 800b790:	460b      	mov	r3, r1
 800b792:	4620      	mov	r0, r4
 800b794:	4629      	mov	r1, r5
 800b796:	f7f4 fcdf 	bl	8000158 <__aeabi_dsub>
 800b79a:	4602      	mov	r2, r0
 800b79c:	460b      	mov	r3, r1
 800b79e:	4640      	mov	r0, r8
 800b7a0:	4649      	mov	r1, r9
 800b7a2:	f7f4 fe91 	bl	80004c8 <__aeabi_dmul>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800b7ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7b0:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800b7b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7f4 fe2d 	bl	8000418 <__aeabi_f2d>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	4629      	mov	r1, r5
 800b7c6:	f7f4 fcc9 	bl	800015c <__adddf3>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	460b      	mov	r3, r1
 800b7ce:	4610      	mov	r0, r2
 800b7d0:	4619      	mov	r1, r3
 800b7d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7d4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800b7d8:	f7f4 fcc0 	bl	800015c <__adddf3>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	460b      	mov	r3, r1
 800b7e0:	4614      	mov	r4, r2
 800b7e2:	461d      	mov	r5, r3
 800b7e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f7f4 fe15 	bl	8000418 <__aeabi_f2d>
 800b7ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7f0:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b7f4:	f7f4 fe68 	bl	80004c8 <__aeabi_dmul>
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	4629      	mov	r1, r5
 800b800:	f7f4 fcaa 	bl	8000158 <__aeabi_dsub>
 800b804:	4602      	mov	r2, r0
 800b806:	460b      	mov	r3, r1
 800b808:	4692      	mov	sl, r2
 800b80a:	469b      	mov	fp, r3
 800b80c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b80e:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b816:	4618      	mov	r0, r3
 800b818:	f7f4 fdfe 	bl	8000418 <__aeabi_f2d>
 800b81c:	4604      	mov	r4, r0
 800b81e:	460d      	mov	r5, r1
 800b820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b824:	4618      	mov	r0, r3
 800b826:	f7f4 fdf7 	bl	8000418 <__aeabi_f2d>
 800b82a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b82c:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b830:	f7f4 fe4a 	bl	80004c8 <__aeabi_dmul>
 800b834:	4602      	mov	r2, r0
 800b836:	460b      	mov	r3, r1
 800b838:	4620      	mov	r0, r4
 800b83a:	4629      	mov	r1, r5
 800b83c:	f7f4 fc8c 	bl	8000158 <__aeabi_dsub>
 800b840:	4602      	mov	r2, r0
 800b842:	460b      	mov	r3, r1
 800b844:	4640      	mov	r0, r8
 800b846:	4649      	mov	r1, r9
 800b848:	f7f4 fe3e 	bl	80004c8 <__aeabi_dmul>
 800b84c:	4602      	mov	r2, r0
 800b84e:	460b      	mov	r3, r1
 800b850:	4650      	mov	r0, sl
 800b852:	4659      	mov	r1, fp
 800b854:	f7f4 fc80 	bl	8000158 <__aeabi_dsub>
 800b858:	4602      	mov	r2, r0
 800b85a:	460b      	mov	r3, r1
 800b85c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b860:	f7f4 ff5c 	bl	800071c <__aeabi_ddiv>
 800b864:	4602      	mov	r2, r0
 800b866:	460b      	mov	r3, r1
 800b868:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b86c:	f7f4 fc74 	bl	8000158 <__aeabi_dsub>
 800b870:	4602      	mov	r2, r0
 800b872:	460b      	mov	r3, r1
 800b874:	4610      	mov	r0, r2
 800b876:	4619      	mov	r1, r3
 800b878:	f7f5 f8fe 	bl	8000a78 <__aeabi_d2f>
 800b87c:	4602      	mov	r2, r0
 800b87e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b880:	649a      	str	r2, [r3, #72]	; 0x48
    pitch_rate = gyroY;
 800b882:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b884:	f7f4 fdc8 	bl	8000418 <__aeabi_f2d>
 800b888:	4602      	mov	r2, r0
 800b88a:	460b      	mov	r3, r1
 800b88c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b88e:	e9c1 2308 	strd	r2, r3, [r1, #32]

    roll_ekf = roll_ekf - st*roll_bias + gyroX*(st) + ((roll_acc - roll_ekf + st*roll_bias - gyroX*(st))*(S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st)))/(Q + S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st));
 800b892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b894:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b898:	4618      	mov	r0, r3
 800b89a:	f7f4 fdbd 	bl	8000418 <__aeabi_f2d>
 800b89e:	4680      	mov	r8, r0
 800b8a0:	4689      	mov	r9, r1
 800b8a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8a4:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800b8a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f7f4 fdb3 	bl	8000418 <__aeabi_f2d>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	f7f4 fe05 	bl	80004c8 <__aeabi_dmul>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	4640      	mov	r0, r8
 800b8c4:	4649      	mov	r1, r9
 800b8c6:	f7f4 fc47 	bl	8000158 <__aeabi_dsub>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	4614      	mov	r4, r2
 800b8d0:	461d      	mov	r5, r3
 800b8d2:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b8d4:	f7f4 fda0 	bl	8000418 <__aeabi_f2d>
 800b8d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8da:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b8de:	f7f4 fdf3 	bl	80004c8 <__aeabi_dmul>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	4629      	mov	r1, r5
 800b8ea:	f7f4 fc37 	bl	800015c <__adddf3>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800b8f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8f8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800b8fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8fe:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b902:	4619      	mov	r1, r3
 800b904:	4610      	mov	r0, r2
 800b906:	f7f5 f90b 	bl	8000b20 <__aeabi_fsub>
 800b90a:	4603      	mov	r3, r0
 800b90c:	4618      	mov	r0, r3
 800b90e:	f7f4 fd83 	bl	8000418 <__aeabi_f2d>
 800b912:	4680      	mov	r8, r0
 800b914:	4689      	mov	r9, r1
 800b916:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b918:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800b91c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b91e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b920:	4618      	mov	r0, r3
 800b922:	f7f4 fd79 	bl	8000418 <__aeabi_f2d>
 800b926:	4602      	mov	r2, r0
 800b928:	460b      	mov	r3, r1
 800b92a:	4620      	mov	r0, r4
 800b92c:	4629      	mov	r1, r5
 800b92e:	f7f4 fdcb 	bl	80004c8 <__aeabi_dmul>
 800b932:	4602      	mov	r2, r0
 800b934:	460b      	mov	r3, r1
 800b936:	4640      	mov	r0, r8
 800b938:	4649      	mov	r1, r9
 800b93a:	f7f4 fc0f 	bl	800015c <__adddf3>
 800b93e:	4602      	mov	r2, r0
 800b940:	460b      	mov	r3, r1
 800b942:	4614      	mov	r4, r2
 800b944:	461d      	mov	r5, r3
 800b946:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b948:	f7f4 fd66 	bl	8000418 <__aeabi_f2d>
 800b94c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b94e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b952:	f7f4 fdb9 	bl	80004c8 <__aeabi_dmul>
 800b956:	4602      	mov	r2, r0
 800b958:	460b      	mov	r3, r1
 800b95a:	4620      	mov	r0, r4
 800b95c:	4629      	mov	r1, r5
 800b95e:	f7f4 fbfb 	bl	8000158 <__aeabi_dsub>
 800b962:	4602      	mov	r2, r0
 800b964:	460b      	mov	r3, r1
 800b966:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800b96a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b96c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b96e:	4618      	mov	r0, r3
 800b970:	f7f4 fd52 	bl	8000418 <__aeabi_f2d>
 800b974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b976:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800b97a:	f7f4 fbef 	bl	800015c <__adddf3>
 800b97e:	4602      	mov	r2, r0
 800b980:	460b      	mov	r3, r1
 800b982:	4614      	mov	r4, r2
 800b984:	461d      	mov	r5, r3
 800b986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b988:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b98c:	4618      	mov	r0, r3
 800b98e:	f7f4 fd43 	bl	8000418 <__aeabi_f2d>
 800b992:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b994:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b998:	f7f4 fd96 	bl	80004c8 <__aeabi_dmul>
 800b99c:	4602      	mov	r2, r0
 800b99e:	460b      	mov	r3, r1
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	4629      	mov	r1, r5
 800b9a4:	f7f4 fbd8 	bl	8000158 <__aeabi_dsub>
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	460b      	mov	r3, r1
 800b9ac:	4692      	mov	sl, r2
 800b9ae:	469b      	mov	fp, r3
 800b9b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9b2:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800b9b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	f7f4 fd2c 	bl	8000418 <__aeabi_f2d>
 800b9c0:	4604      	mov	r4, r0
 800b9c2:	460d      	mov	r5, r1
 800b9c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f7f4 fd24 	bl	8000418 <__aeabi_f2d>
 800b9d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9d2:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800b9d6:	f7f4 fd77 	bl	80004c8 <__aeabi_dmul>
 800b9da:	4602      	mov	r2, r0
 800b9dc:	460b      	mov	r3, r1
 800b9de:	4620      	mov	r0, r4
 800b9e0:	4629      	mov	r1, r5
 800b9e2:	f7f4 fbb9 	bl	8000158 <__aeabi_dsub>
 800b9e6:	4602      	mov	r2, r0
 800b9e8:	460b      	mov	r3, r1
 800b9ea:	4640      	mov	r0, r8
 800b9ec:	4649      	mov	r1, r9
 800b9ee:	f7f4 fd6b 	bl	80004c8 <__aeabi_dmul>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	460b      	mov	r3, r1
 800b9f6:	4650      	mov	r0, sl
 800b9f8:	4659      	mov	r1, fp
 800b9fa:	f7f4 fbad 	bl	8000158 <__aeabi_dsub>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	460b      	mov	r3, r1
 800ba02:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ba06:	f7f4 fd5f 	bl	80004c8 <__aeabi_dmul>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800ba12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba14:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800ba18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	f7f4 fcfb 	bl	8000418 <__aeabi_f2d>
 800ba22:	4602      	mov	r2, r0
 800ba24:	460b      	mov	r3, r1
 800ba26:	4620      	mov	r0, r4
 800ba28:	4629      	mov	r1, r5
 800ba2a:	f7f4 fb97 	bl	800015c <__adddf3>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	460b      	mov	r3, r1
 800ba32:	4610      	mov	r0, r2
 800ba34:	4619      	mov	r1, r3
 800ba36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba38:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800ba3c:	f7f4 fb8e 	bl	800015c <__adddf3>
 800ba40:	4602      	mov	r2, r0
 800ba42:	460b      	mov	r3, r1
 800ba44:	4614      	mov	r4, r2
 800ba46:	461d      	mov	r5, r3
 800ba48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f7f4 fce2 	bl	8000418 <__aeabi_f2d>
 800ba54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba56:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800ba5a:	f7f4 fd35 	bl	80004c8 <__aeabi_dmul>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	460b      	mov	r3, r1
 800ba62:	4620      	mov	r0, r4
 800ba64:	4629      	mov	r1, r5
 800ba66:	f7f4 fb77 	bl	8000158 <__aeabi_dsub>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	4692      	mov	sl, r2
 800ba70:	469b      	mov	fp, r3
 800ba72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba74:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800ba78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f7f4 fccb 	bl	8000418 <__aeabi_f2d>
 800ba82:	4604      	mov	r4, r0
 800ba84:	460d      	mov	r5, r1
 800ba86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f7f4 fcc3 	bl	8000418 <__aeabi_f2d>
 800ba92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba94:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800ba98:	f7f4 fd16 	bl	80004c8 <__aeabi_dmul>
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	4620      	mov	r0, r4
 800baa2:	4629      	mov	r1, r5
 800baa4:	f7f4 fb58 	bl	8000158 <__aeabi_dsub>
 800baa8:	4602      	mov	r2, r0
 800baaa:	460b      	mov	r3, r1
 800baac:	4640      	mov	r0, r8
 800baae:	4649      	mov	r1, r9
 800bab0:	f7f4 fd0a 	bl	80004c8 <__aeabi_dmul>
 800bab4:	4602      	mov	r2, r0
 800bab6:	460b      	mov	r3, r1
 800bab8:	4650      	mov	r0, sl
 800baba:	4659      	mov	r1, fp
 800babc:	f7f4 fb4c 	bl	8000158 <__aeabi_dsub>
 800bac0:	4602      	mov	r2, r0
 800bac2:	460b      	mov	r3, r1
 800bac4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bac8:	f7f4 fe28 	bl	800071c <__aeabi_ddiv>
 800bacc:	4602      	mov	r2, r0
 800bace:	460b      	mov	r3, r1
 800bad0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800bad4:	f7f4 fb42 	bl	800015c <__adddf3>
 800bad8:	4602      	mov	r2, r0
 800bada:	460b      	mov	r3, r1
 800badc:	4610      	mov	r0, r2
 800bade:	4619      	mov	r1, r3
 800bae0:	f7f4 ffca 	bl	8000a78 <__aeabi_d2f>
 800bae4:	4602      	mov	r2, r0
 800bae6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bae8:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
  roll_bias = roll_bias + ((S21_roll + (sb_r) - S22_roll*(st))*(roll_acc - roll_ekf + st*roll_bias - gyroX*(st)))/(Q + S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st));
 800baec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baf0:	4618      	mov	r0, r3
 800baf2:	f7f4 fc91 	bl	8000418 <__aeabi_f2d>
 800baf6:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 800bafa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bafc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bb00:	4618      	mov	r0, r3
 800bb02:	f7f4 fc89 	bl	8000418 <__aeabi_f2d>
 800bb06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb08:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800bb0c:	f7f4 fb26 	bl	800015c <__adddf3>
 800bb10:	4602      	mov	r2, r0
 800bb12:	460b      	mov	r3, r1
 800bb14:	4614      	mov	r4, r2
 800bb16:	461d      	mov	r5, r3
 800bb18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7f4 fc7a 	bl	8000418 <__aeabi_f2d>
 800bb24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb26:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bb2a:	f7f4 fccd 	bl	80004c8 <__aeabi_dmul>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	460b      	mov	r3, r1
 800bb32:	4620      	mov	r0, r4
 800bb34:	4629      	mov	r1, r5
 800bb36:	f7f4 fb0f 	bl	8000158 <__aeabi_dsub>
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	4692      	mov	sl, r2
 800bb40:	469b      	mov	fp, r3
 800bb42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb44:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800bb48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb4a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800bb4e:	4619      	mov	r1, r3
 800bb50:	4610      	mov	r0, r2
 800bb52:	f7f4 ffe5 	bl	8000b20 <__aeabi_fsub>
 800bb56:	4603      	mov	r3, r0
 800bb58:	4618      	mov	r0, r3
 800bb5a:	f7f4 fc5d 	bl	8000418 <__aeabi_f2d>
 800bb5e:	4680      	mov	r8, r0
 800bb60:	4689      	mov	r9, r1
 800bb62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb64:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800bb68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7f4 fc53 	bl	8000418 <__aeabi_f2d>
 800bb72:	4602      	mov	r2, r0
 800bb74:	460b      	mov	r3, r1
 800bb76:	4620      	mov	r0, r4
 800bb78:	4629      	mov	r1, r5
 800bb7a:	f7f4 fca5 	bl	80004c8 <__aeabi_dmul>
 800bb7e:	4602      	mov	r2, r0
 800bb80:	460b      	mov	r3, r1
 800bb82:	4640      	mov	r0, r8
 800bb84:	4649      	mov	r1, r9
 800bb86:	f7f4 fae9 	bl	800015c <__adddf3>
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	460b      	mov	r3, r1
 800bb8e:	4614      	mov	r4, r2
 800bb90:	461d      	mov	r5, r3
 800bb92:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800bb94:	f7f4 fc40 	bl	8000418 <__aeabi_f2d>
 800bb98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb9a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bb9e:	f7f4 fc93 	bl	80004c8 <__aeabi_dmul>
 800bba2:	4602      	mov	r2, r0
 800bba4:	460b      	mov	r3, r1
 800bba6:	4620      	mov	r0, r4
 800bba8:	4629      	mov	r1, r5
 800bbaa:	f7f4 fad5 	bl	8000158 <__aeabi_dsub>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	4650      	mov	r0, sl
 800bbb4:	4659      	mov	r1, fp
 800bbb6:	f7f4 fc87 	bl	80004c8 <__aeabi_dmul>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800bbc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbc4:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800bbc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f7f4 fc23 	bl	8000418 <__aeabi_f2d>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	4629      	mov	r1, r5
 800bbda:	f7f4 fabf 	bl	800015c <__adddf3>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	460b      	mov	r3, r1
 800bbe2:	4610      	mov	r0, r2
 800bbe4:	4619      	mov	r1, r3
 800bbe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbe8:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800bbec:	f7f4 fab6 	bl	800015c <__adddf3>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4614      	mov	r4, r2
 800bbf6:	461d      	mov	r5, r3
 800bbf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bbfe:	4618      	mov	r0, r3
 800bc00:	f7f4 fc0a 	bl	8000418 <__aeabi_f2d>
 800bc04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc06:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bc0a:	f7f4 fc5d 	bl	80004c8 <__aeabi_dmul>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	460b      	mov	r3, r1
 800bc12:	4620      	mov	r0, r4
 800bc14:	4629      	mov	r1, r5
 800bc16:	f7f4 fa9f 	bl	8000158 <__aeabi_dsub>
 800bc1a:	4602      	mov	r2, r0
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	4692      	mov	sl, r2
 800bc20:	469b      	mov	fp, r3
 800bc22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc24:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800bc28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f7f4 fbf3 	bl	8000418 <__aeabi_f2d>
 800bc32:	4604      	mov	r4, r0
 800bc34:	460d      	mov	r5, r1
 800bc36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f7f4 fbeb 	bl	8000418 <__aeabi_f2d>
 800bc42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc44:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bc48:	f7f4 fc3e 	bl	80004c8 <__aeabi_dmul>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	460b      	mov	r3, r1
 800bc50:	4620      	mov	r0, r4
 800bc52:	4629      	mov	r1, r5
 800bc54:	f7f4 fa80 	bl	8000158 <__aeabi_dsub>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	4640      	mov	r0, r8
 800bc5e:	4649      	mov	r1, r9
 800bc60:	f7f4 fc32 	bl	80004c8 <__aeabi_dmul>
 800bc64:	4602      	mov	r2, r0
 800bc66:	460b      	mov	r3, r1
 800bc68:	4650      	mov	r0, sl
 800bc6a:	4659      	mov	r1, fp
 800bc6c:	f7f4 fa74 	bl	8000158 <__aeabi_dsub>
 800bc70:	4602      	mov	r2, r0
 800bc72:	460b      	mov	r3, r1
 800bc74:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bc78:	f7f4 fd50 	bl	800071c <__aeabi_ddiv>
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	460b      	mov	r3, r1
 800bc80:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800bc84:	f7f4 fa6a 	bl	800015c <__adddf3>
 800bc88:	4602      	mov	r2, r0
 800bc8a:	460b      	mov	r3, r1
 800bc8c:	4610      	mov	r0, r2
 800bc8e:	4619      	mov	r1, r3
 800bc90:	f7f4 fef2 	bl	8000a78 <__aeabi_d2f>
 800bc94:	4602      	mov	r2, r0
 800bc96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc98:	635a      	str	r2, [r3, #52]	; 0x34

  S11_roll = -((S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st))/(Q + S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st)) - 1)*(S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st));
 800bc9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f7f4 fbba 	bl	8000418 <__aeabi_f2d>
 800bca4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bca6:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800bcaa:	f7f4 fa57 	bl	800015c <__adddf3>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	460b      	mov	r3, r1
 800bcb2:	4614      	mov	r4, r2
 800bcb4:	461d      	mov	r5, r3
 800bcb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bcb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	f7f4 fbab 	bl	8000418 <__aeabi_f2d>
 800bcc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bcc4:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bcc8:	f7f4 fbfe 	bl	80004c8 <__aeabi_dmul>
 800bccc:	4602      	mov	r2, r0
 800bcce:	460b      	mov	r3, r1
 800bcd0:	4620      	mov	r0, r4
 800bcd2:	4629      	mov	r1, r5
 800bcd4:	f7f4 fa40 	bl	8000158 <__aeabi_dsub>
 800bcd8:	4602      	mov	r2, r0
 800bcda:	460b      	mov	r3, r1
 800bcdc:	4692      	mov	sl, r2
 800bcde:	469b      	mov	fp, r3
 800bce0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bce2:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800bce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bce8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7f4 fb94 	bl	8000418 <__aeabi_f2d>
 800bcf0:	4680      	mov	r8, r0
 800bcf2:	4689      	mov	r9, r1
 800bcf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bcf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7f4 fb8c 	bl	8000418 <__aeabi_f2d>
 800bd00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd02:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bd06:	f7f4 fbdf 	bl	80004c8 <__aeabi_dmul>
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	4640      	mov	r0, r8
 800bd10:	4649      	mov	r1, r9
 800bd12:	f7f4 fa21 	bl	8000158 <__aeabi_dsub>
 800bd16:	4602      	mov	r2, r0
 800bd18:	460b      	mov	r3, r1
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	4629      	mov	r1, r5
 800bd1e:	f7f4 fbd3 	bl	80004c8 <__aeabi_dmul>
 800bd22:	4602      	mov	r2, r0
 800bd24:	460b      	mov	r3, r1
 800bd26:	4650      	mov	r0, sl
 800bd28:	4659      	mov	r1, fp
 800bd2a:	f7f4 fa15 	bl	8000158 <__aeabi_dsub>
 800bd2e:	4602      	mov	r2, r0
 800bd30:	460b      	mov	r3, r1
 800bd32:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800bd36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd38:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800bd3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd40:	4618      	mov	r0, r3
 800bd42:	f7f4 fb69 	bl	8000418 <__aeabi_f2d>
 800bd46:	4602      	mov	r2, r0
 800bd48:	460b      	mov	r3, r1
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	f7f4 fa05 	bl	800015c <__adddf3>
 800bd52:	4602      	mov	r2, r0
 800bd54:	460b      	mov	r3, r1
 800bd56:	4610      	mov	r0, r2
 800bd58:	4619      	mov	r1, r3
 800bd5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd5c:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800bd60:	f7f4 f9fc 	bl	800015c <__adddf3>
 800bd64:	4602      	mov	r2, r0
 800bd66:	460b      	mov	r3, r1
 800bd68:	4614      	mov	r4, r2
 800bd6a:	461d      	mov	r5, r3
 800bd6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7f4 fb50 	bl	8000418 <__aeabi_f2d>
 800bd78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd7a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bd7e:	f7f4 fba3 	bl	80004c8 <__aeabi_dmul>
 800bd82:	4602      	mov	r2, r0
 800bd84:	460b      	mov	r3, r1
 800bd86:	4620      	mov	r0, r4
 800bd88:	4629      	mov	r1, r5
 800bd8a:	f7f4 f9e5 	bl	8000158 <__aeabi_dsub>
 800bd8e:	4602      	mov	r2, r0
 800bd90:	460b      	mov	r3, r1
 800bd92:	4692      	mov	sl, r2
 800bd94:	469b      	mov	fp, r3
 800bd96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd98:	e9d3 8932 	ldrd	r8, r9, [r3, #200]	; 0xc8
 800bd9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bda0:	4618      	mov	r0, r3
 800bda2:	f7f4 fb39 	bl	8000418 <__aeabi_f2d>
 800bda6:	4604      	mov	r4, r0
 800bda8:	460d      	mov	r5, r1
 800bdaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7f4 fb31 	bl	8000418 <__aeabi_f2d>
 800bdb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdb8:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bdbc:	f7f4 fb84 	bl	80004c8 <__aeabi_dmul>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	460b      	mov	r3, r1
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	4629      	mov	r1, r5
 800bdc8:	f7f4 f9c6 	bl	8000158 <__aeabi_dsub>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	460b      	mov	r3, r1
 800bdd0:	4640      	mov	r0, r8
 800bdd2:	4649      	mov	r1, r9
 800bdd4:	f7f4 fb78 	bl	80004c8 <__aeabi_dmul>
 800bdd8:	4602      	mov	r2, r0
 800bdda:	460b      	mov	r3, r1
 800bddc:	4650      	mov	r0, sl
 800bdde:	4659      	mov	r1, fp
 800bde0:	f7f4 f9ba 	bl	8000158 <__aeabi_dsub>
 800bde4:	4602      	mov	r2, r0
 800bde6:	460b      	mov	r3, r1
 800bde8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800bdec:	f7f4 fc96 	bl	800071c <__aeabi_ddiv>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	460b      	mov	r3, r1
 800bdf4:	4610      	mov	r0, r2
 800bdf6:	4619      	mov	r1, r3
 800bdf8:	f04f 0200 	mov.w	r2, #0
 800bdfc:	4bc1      	ldr	r3, [pc, #772]	; (800c104 <_ZN15Kalman_Filtresi3RunEPfS0_+0x160c>)
 800bdfe:	f7f4 f9ab 	bl	8000158 <__aeabi_dsub>
 800be02:	4602      	mov	r2, r0
 800be04:	460b      	mov	r3, r1
 800be06:	61ba      	str	r2, [r7, #24]
 800be08:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800be0c:	61fb      	str	r3, [r7, #28]
 800be0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800be12:	4618      	mov	r0, r3
 800be14:	f7f4 fb00 	bl	8000418 <__aeabi_f2d>
 800be18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be1a:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800be1e:	f7f4 f99d 	bl	800015c <__adddf3>
 800be22:	4602      	mov	r2, r0
 800be24:	460b      	mov	r3, r1
 800be26:	4614      	mov	r4, r2
 800be28:	461d      	mov	r5, r3
 800be2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800be30:	4618      	mov	r0, r3
 800be32:	f7f4 faf1 	bl	8000418 <__aeabi_f2d>
 800be36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be38:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800be3c:	f7f4 fb44 	bl	80004c8 <__aeabi_dmul>
 800be40:	4602      	mov	r2, r0
 800be42:	460b      	mov	r3, r1
 800be44:	4620      	mov	r0, r4
 800be46:	4629      	mov	r1, r5
 800be48:	f7f4 f986 	bl	8000158 <__aeabi_dsub>
 800be4c:	4602      	mov	r2, r0
 800be4e:	460b      	mov	r3, r1
 800be50:	4692      	mov	sl, r2
 800be52:	469b      	mov	fp, r3
 800be54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be56:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800be5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800be5e:	4618      	mov	r0, r3
 800be60:	f7f4 fada 	bl	8000418 <__aeabi_f2d>
 800be64:	4680      	mov	r8, r0
 800be66:	4689      	mov	r9, r1
 800be68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800be6e:	4618      	mov	r0, r3
 800be70:	f7f4 fad2 	bl	8000418 <__aeabi_f2d>
 800be74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be76:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800be7a:	f7f4 fb25 	bl	80004c8 <__aeabi_dmul>
 800be7e:	4602      	mov	r2, r0
 800be80:	460b      	mov	r3, r1
 800be82:	4640      	mov	r0, r8
 800be84:	4649      	mov	r1, r9
 800be86:	f7f4 f967 	bl	8000158 <__aeabi_dsub>
 800be8a:	4602      	mov	r2, r0
 800be8c:	460b      	mov	r3, r1
 800be8e:	4620      	mov	r0, r4
 800be90:	4629      	mov	r1, r5
 800be92:	f7f4 fb19 	bl	80004c8 <__aeabi_dmul>
 800be96:	4602      	mov	r2, r0
 800be98:	460b      	mov	r3, r1
 800be9a:	4650      	mov	r0, sl
 800be9c:	4659      	mov	r1, fp
 800be9e:	f7f4 f95b 	bl	8000158 <__aeabi_dsub>
 800bea2:	4602      	mov	r2, r0
 800bea4:	460b      	mov	r3, r1
 800bea6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800beaa:	f7f4 fb0d 	bl	80004c8 <__aeabi_dmul>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	4610      	mov	r0, r2
 800beb4:	4619      	mov	r1, r3
 800beb6:	f7f4 fddf 	bl	8000a78 <__aeabi_d2f>
 800beba:	4602      	mov	r2, r0
 800bebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bebe:	679a      	str	r2, [r3, #120]	; 0x78
  S12_roll = -((S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st))/(Q + S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st)) - 1)*(S12_roll + (sa_r) - S22_roll*st);
 800bec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bec2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bec4:	4618      	mov	r0, r3
 800bec6:	f7f4 faa7 	bl	8000418 <__aeabi_f2d>
 800beca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800becc:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800bed0:	f7f4 f944 	bl	800015c <__adddf3>
 800bed4:	4602      	mov	r2, r0
 800bed6:	460b      	mov	r3, r1
 800bed8:	4614      	mov	r4, r2
 800beda:	461d      	mov	r5, r3
 800bedc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bede:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bee2:	4618      	mov	r0, r3
 800bee4:	f7f4 fa98 	bl	8000418 <__aeabi_f2d>
 800bee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800beea:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800beee:	f7f4 faeb 	bl	80004c8 <__aeabi_dmul>
 800bef2:	4602      	mov	r2, r0
 800bef4:	460b      	mov	r3, r1
 800bef6:	4620      	mov	r0, r4
 800bef8:	4629      	mov	r1, r5
 800befa:	f7f4 f92d 	bl	8000158 <__aeabi_dsub>
 800befe:	4602      	mov	r2, r0
 800bf00:	460b      	mov	r3, r1
 800bf02:	4692      	mov	sl, r2
 800bf04:	469b      	mov	fp, r3
 800bf06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf08:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800bf0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf10:	4618      	mov	r0, r3
 800bf12:	f7f4 fa81 	bl	8000418 <__aeabi_f2d>
 800bf16:	4680      	mov	r8, r0
 800bf18:	4689      	mov	r9, r1
 800bf1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7f4 fa79 	bl	8000418 <__aeabi_f2d>
 800bf26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf28:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bf2c:	f7f4 facc 	bl	80004c8 <__aeabi_dmul>
 800bf30:	4602      	mov	r2, r0
 800bf32:	460b      	mov	r3, r1
 800bf34:	4640      	mov	r0, r8
 800bf36:	4649      	mov	r1, r9
 800bf38:	f7f4 f90e 	bl	8000158 <__aeabi_dsub>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	460b      	mov	r3, r1
 800bf40:	4620      	mov	r0, r4
 800bf42:	4629      	mov	r1, r5
 800bf44:	f7f4 fac0 	bl	80004c8 <__aeabi_dmul>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	4650      	mov	r0, sl
 800bf4e:	4659      	mov	r1, fp
 800bf50:	f7f4 f902 	bl	8000158 <__aeabi_dsub>
 800bf54:	4602      	mov	r2, r0
 800bf56:	460b      	mov	r3, r1
 800bf58:	4692      	mov	sl, r2
 800bf5a:	469b      	mov	fp, r3
 800bf5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf5e:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800bf62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bf66:	4618      	mov	r0, r3
 800bf68:	f7f4 fa56 	bl	8000418 <__aeabi_f2d>
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	460b      	mov	r3, r1
 800bf70:	4620      	mov	r0, r4
 800bf72:	4629      	mov	r1, r5
 800bf74:	f7f4 f8f2 	bl	800015c <__adddf3>
 800bf78:	4602      	mov	r2, r0
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	4610      	mov	r0, r2
 800bf7e:	4619      	mov	r1, r3
 800bf80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf82:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800bf86:	f7f4 f8e9 	bl	800015c <__adddf3>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	4614      	mov	r4, r2
 800bf90:	461d      	mov	r5, r3
 800bf92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f7f4 fa3d 	bl	8000418 <__aeabi_f2d>
 800bf9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfa0:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bfa4:	f7f4 fa90 	bl	80004c8 <__aeabi_dmul>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	460b      	mov	r3, r1
 800bfac:	4620      	mov	r0, r4
 800bfae:	4629      	mov	r1, r5
 800bfb0:	f7f4 f8d2 	bl	8000158 <__aeabi_dsub>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800bfbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfbe:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800bfc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f7f4 fa26 	bl	8000418 <__aeabi_f2d>
 800bfcc:	4680      	mov	r8, r0
 800bfce:	4689      	mov	r9, r1
 800bfd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f7f4 fa1e 	bl	8000418 <__aeabi_f2d>
 800bfdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfde:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800bfe2:	f7f4 fa71 	bl	80004c8 <__aeabi_dmul>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	460b      	mov	r3, r1
 800bfea:	4640      	mov	r0, r8
 800bfec:	4649      	mov	r1, r9
 800bfee:	f7f4 f8b3 	bl	8000158 <__aeabi_dsub>
 800bff2:	4602      	mov	r2, r0
 800bff4:	460b      	mov	r3, r1
 800bff6:	4620      	mov	r0, r4
 800bff8:	4629      	mov	r1, r5
 800bffa:	f7f4 fa65 	bl	80004c8 <__aeabi_dmul>
 800bffe:	4602      	mov	r2, r0
 800c000:	460b      	mov	r3, r1
 800c002:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800c006:	f7f4 f8a7 	bl	8000158 <__aeabi_dsub>
 800c00a:	4602      	mov	r2, r0
 800c00c:	460b      	mov	r3, r1
 800c00e:	4650      	mov	r0, sl
 800c010:	4659      	mov	r1, fp
 800c012:	f7f4 fb83 	bl	800071c <__aeabi_ddiv>
 800c016:	4602      	mov	r2, r0
 800c018:	460b      	mov	r3, r1
 800c01a:	4610      	mov	r0, r2
 800c01c:	4619      	mov	r1, r3
 800c01e:	f04f 0200 	mov.w	r2, #0
 800c022:	4b38      	ldr	r3, [pc, #224]	; (800c104 <_ZN15Kalman_Filtresi3RunEPfS0_+0x160c>)
 800c024:	f7f4 f898 	bl	8000158 <__aeabi_dsub>
 800c028:	4602      	mov	r2, r0
 800c02a:	460b      	mov	r3, r1
 800c02c:	613a      	str	r2, [r7, #16]
 800c02e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c032:	617b      	str	r3, [r7, #20]
 800c034:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c036:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c038:	4618      	mov	r0, r3
 800c03a:	f7f4 f9ed 	bl	8000418 <__aeabi_f2d>
 800c03e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c040:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800c044:	f7f4 f88a 	bl	800015c <__adddf3>
 800c048:	4602      	mov	r2, r0
 800c04a:	460b      	mov	r3, r1
 800c04c:	4614      	mov	r4, r2
 800c04e:	461d      	mov	r5, r3
 800c050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c052:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c056:	4618      	mov	r0, r3
 800c058:	f7f4 f9de 	bl	8000418 <__aeabi_f2d>
 800c05c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c05e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c062:	f7f4 fa31 	bl	80004c8 <__aeabi_dmul>
 800c066:	4602      	mov	r2, r0
 800c068:	460b      	mov	r3, r1
 800c06a:	4620      	mov	r0, r4
 800c06c:	4629      	mov	r1, r5
 800c06e:	f7f4 f873 	bl	8000158 <__aeabi_dsub>
 800c072:	4602      	mov	r2, r0
 800c074:	460b      	mov	r3, r1
 800c076:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c07a:	f7f4 fa25 	bl	80004c8 <__aeabi_dmul>
 800c07e:	4602      	mov	r2, r0
 800c080:	460b      	mov	r3, r1
 800c082:	4610      	mov	r0, r2
 800c084:	4619      	mov	r1, r3
 800c086:	f7f4 fcf7 	bl	8000a78 <__aeabi_d2f>
 800c08a:	4602      	mov	r2, r0
 800c08c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c08e:	67da      	str	r2, [r3, #124]	; 0x7c
  S21_roll = S21_roll + (sb_r) - S22_roll*(st) - ((S21_roll + (sb_r) - S22_roll*(st))*(S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st)))/(Q + S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st));
 800c090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c096:	4618      	mov	r0, r3
 800c098:	f7f4 f9be 	bl	8000418 <__aeabi_f2d>
 800c09c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c09e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800c0a2:	f7f4 f85b 	bl	800015c <__adddf3>
 800c0a6:	4602      	mov	r2, r0
 800c0a8:	460b      	mov	r3, r1
 800c0aa:	4614      	mov	r4, r2
 800c0ac:	461d      	mov	r5, r3
 800c0ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f7f4 f9af 	bl	8000418 <__aeabi_f2d>
 800c0ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0bc:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c0c0:	f7f4 fa02 	bl	80004c8 <__aeabi_dmul>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	4629      	mov	r1, r5
 800c0cc:	f7f4 f844 	bl	8000158 <__aeabi_dsub>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800c0d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f7f4 f99a 	bl	8000418 <__aeabi_f2d>
 800c0e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0e6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800c0ea:	f7f4 f837 	bl	800015c <__adddf3>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	4614      	mov	r4, r2
 800c0f4:	461d      	mov	r5, r3
 800c0f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7f4 f98b 	bl	8000418 <__aeabi_f2d>
 800c102:	e001      	b.n	800c108 <_ZN15Kalman_Filtresi3RunEPfS0_+0x1610>
 800c104:	3ff00000 	.word	0x3ff00000
 800c108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c10a:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c10e:	f7f4 f9db 	bl	80004c8 <__aeabi_dmul>
 800c112:	4602      	mov	r2, r0
 800c114:	460b      	mov	r3, r1
 800c116:	4620      	mov	r0, r4
 800c118:	4629      	mov	r1, r5
 800c11a:	f7f4 f81d 	bl	8000158 <__aeabi_dsub>
 800c11e:	4602      	mov	r2, r0
 800c120:	460b      	mov	r3, r1
 800c122:	4692      	mov	sl, r2
 800c124:	469b      	mov	fp, r3
 800c126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c128:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c12a:	4618      	mov	r0, r3
 800c12c:	f7f4 f974 	bl	8000418 <__aeabi_f2d>
 800c130:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c132:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800c136:	f7f4 f811 	bl	800015c <__adddf3>
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	4614      	mov	r4, r2
 800c140:	461d      	mov	r5, r3
 800c142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c144:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c148:	4618      	mov	r0, r3
 800c14a:	f7f4 f965 	bl	8000418 <__aeabi_f2d>
 800c14e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c150:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c154:	f7f4 f9b8 	bl	80004c8 <__aeabi_dmul>
 800c158:	4602      	mov	r2, r0
 800c15a:	460b      	mov	r3, r1
 800c15c:	4620      	mov	r0, r4
 800c15e:	4629      	mov	r1, r5
 800c160:	f7f3 fffa 	bl	8000158 <__aeabi_dsub>
 800c164:	4602      	mov	r2, r0
 800c166:	460b      	mov	r3, r1
 800c168:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800c16c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c16e:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800c172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c174:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c176:	4618      	mov	r0, r3
 800c178:	f7f4 f94e 	bl	8000418 <__aeabi_f2d>
 800c17c:	4680      	mov	r8, r0
 800c17e:	4689      	mov	r9, r1
 800c180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c182:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c186:	4618      	mov	r0, r3
 800c188:	f7f4 f946 	bl	8000418 <__aeabi_f2d>
 800c18c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c18e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c192:	f7f4 f999 	bl	80004c8 <__aeabi_dmul>
 800c196:	4602      	mov	r2, r0
 800c198:	460b      	mov	r3, r1
 800c19a:	4640      	mov	r0, r8
 800c19c:	4649      	mov	r1, r9
 800c19e:	f7f3 ffdb 	bl	8000158 <__aeabi_dsub>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	4620      	mov	r0, r4
 800c1a8:	4629      	mov	r1, r5
 800c1aa:	f7f4 f98d 	bl	80004c8 <__aeabi_dmul>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c1b6:	f7f3 ffcf 	bl	8000158 <__aeabi_dsub>
 800c1ba:	4602      	mov	r2, r0
 800c1bc:	460b      	mov	r3, r1
 800c1be:	4650      	mov	r0, sl
 800c1c0:	4659      	mov	r1, fp
 800c1c2:	f7f4 f981 	bl	80004c8 <__aeabi_dmul>
 800c1c6:	4602      	mov	r2, r0
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	4692      	mov	sl, r2
 800c1cc:	469b      	mov	fp, r3
 800c1ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1d0:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800c1d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f7f4 f91d 	bl	8000418 <__aeabi_f2d>
 800c1de:	4602      	mov	r2, r0
 800c1e0:	460b      	mov	r3, r1
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	4629      	mov	r1, r5
 800c1e6:	f7f3 ffb9 	bl	800015c <__adddf3>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	4610      	mov	r0, r2
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1f4:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800c1f8:	f7f3 ffb0 	bl	800015c <__adddf3>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	460b      	mov	r3, r1
 800c200:	4614      	mov	r4, r2
 800c202:	461d      	mov	r5, r3
 800c204:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c206:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c20a:	4618      	mov	r0, r3
 800c20c:	f7f4 f904 	bl	8000418 <__aeabi_f2d>
 800c210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c212:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c216:	f7f4 f957 	bl	80004c8 <__aeabi_dmul>
 800c21a:	4602      	mov	r2, r0
 800c21c:	460b      	mov	r3, r1
 800c21e:	4620      	mov	r0, r4
 800c220:	4629      	mov	r1, r5
 800c222:	f7f3 ff99 	bl	8000158 <__aeabi_dsub>
 800c226:	4602      	mov	r2, r0
 800c228:	460b      	mov	r3, r1
 800c22a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800c22e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c230:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800c234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c236:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c238:	4618      	mov	r0, r3
 800c23a:	f7f4 f8ed 	bl	8000418 <__aeabi_f2d>
 800c23e:	4680      	mov	r8, r0
 800c240:	4689      	mov	r9, r1
 800c242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c244:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c248:	4618      	mov	r0, r3
 800c24a:	f7f4 f8e5 	bl	8000418 <__aeabi_f2d>
 800c24e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c250:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c254:	f7f4 f938 	bl	80004c8 <__aeabi_dmul>
 800c258:	4602      	mov	r2, r0
 800c25a:	460b      	mov	r3, r1
 800c25c:	4640      	mov	r0, r8
 800c25e:	4649      	mov	r1, r9
 800c260:	f7f3 ff7a 	bl	8000158 <__aeabi_dsub>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	4620      	mov	r0, r4
 800c26a:	4629      	mov	r1, r5
 800c26c:	f7f4 f92c 	bl	80004c8 <__aeabi_dmul>
 800c270:	4602      	mov	r2, r0
 800c272:	460b      	mov	r3, r1
 800c274:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c278:	f7f3 ff6e 	bl	8000158 <__aeabi_dsub>
 800c27c:	4602      	mov	r2, r0
 800c27e:	460b      	mov	r3, r1
 800c280:	4650      	mov	r0, sl
 800c282:	4659      	mov	r1, fp
 800c284:	f7f4 fa4a 	bl	800071c <__aeabi_ddiv>
 800c288:	4602      	mov	r2, r0
 800c28a:	460b      	mov	r3, r1
 800c28c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800c290:	f7f3 ff62 	bl	8000158 <__aeabi_dsub>
 800c294:	4602      	mov	r2, r0
 800c296:	460b      	mov	r3, r1
 800c298:	4610      	mov	r0, r2
 800c29a:	4619      	mov	r1, r3
 800c29c:	f7f4 fbec 	bl	8000a78 <__aeabi_d2f>
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  S22_roll = S22_roll + (sb_r) - ((S21_roll + (sb_r) - S22_roll*(st))*(S12_roll + (sa_r) - S22_roll*st))/(Q + S11_roll + (sa_r) - S21_roll*st - (st)*(S12_roll - S22_roll*st));
 800c2a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7f4 f8b2 	bl	8000418 <__aeabi_f2d>
 800c2b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2b6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800c2ba:	f7f3 ff4f 	bl	800015c <__adddf3>
 800c2be:	4602      	mov	r2, r0
 800c2c0:	460b      	mov	r3, r1
 800c2c2:	4692      	mov	sl, r2
 800c2c4:	469b      	mov	fp, r3
 800c2c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f7f4 f8a3 	bl	8000418 <__aeabi_f2d>
 800c2d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2d4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800c2d8:	f7f3 ff40 	bl	800015c <__adddf3>
 800c2dc:	4602      	mov	r2, r0
 800c2de:	460b      	mov	r3, r1
 800c2e0:	4614      	mov	r4, r2
 800c2e2:	461d      	mov	r5, r3
 800c2e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7f4 f894 	bl	8000418 <__aeabi_f2d>
 800c2f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2f2:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c2f6:	f7f4 f8e7 	bl	80004c8 <__aeabi_dmul>
 800c2fa:	4602      	mov	r2, r0
 800c2fc:	460b      	mov	r3, r1
 800c2fe:	4620      	mov	r0, r4
 800c300:	4629      	mov	r1, r5
 800c302:	f7f3 ff29 	bl	8000158 <__aeabi_dsub>
 800c306:	4602      	mov	r2, r0
 800c308:	460b      	mov	r3, r1
 800c30a:	4614      	mov	r4, r2
 800c30c:	461d      	mov	r5, r3
 800c30e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c310:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c312:	4618      	mov	r0, r3
 800c314:	f7f4 f880 	bl	8000418 <__aeabi_f2d>
 800c318:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c31a:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800c31e:	f7f3 ff1d 	bl	800015c <__adddf3>
 800c322:	4602      	mov	r2, r0
 800c324:	460b      	mov	r3, r1
 800c326:	4690      	mov	r8, r2
 800c328:	4699      	mov	r9, r3
 800c32a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c32c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c330:	4618      	mov	r0, r3
 800c332:	f7f4 f871 	bl	8000418 <__aeabi_f2d>
 800c336:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c338:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c33c:	f7f4 f8c4 	bl	80004c8 <__aeabi_dmul>
 800c340:	4602      	mov	r2, r0
 800c342:	460b      	mov	r3, r1
 800c344:	4640      	mov	r0, r8
 800c346:	4649      	mov	r1, r9
 800c348:	f7f3 ff06 	bl	8000158 <__aeabi_dsub>
 800c34c:	4602      	mov	r2, r0
 800c34e:	460b      	mov	r3, r1
 800c350:	4620      	mov	r0, r4
 800c352:	4629      	mov	r1, r5
 800c354:	f7f4 f8b8 	bl	80004c8 <__aeabi_dmul>
 800c358:	4602      	mov	r2, r0
 800c35a:	460b      	mov	r3, r1
 800c35c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800c360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c362:	e9d3 452e 	ldrd	r4, r5, [r3, #184]	; 0xb8
 800c366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c368:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c36a:	4618      	mov	r0, r3
 800c36c:	f7f4 f854 	bl	8000418 <__aeabi_f2d>
 800c370:	4602      	mov	r2, r0
 800c372:	460b      	mov	r3, r1
 800c374:	4620      	mov	r0, r4
 800c376:	4629      	mov	r1, r5
 800c378:	f7f3 fef0 	bl	800015c <__adddf3>
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	4610      	mov	r0, r2
 800c382:	4619      	mov	r1, r3
 800c384:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c386:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800c38a:	f7f3 fee7 	bl	800015c <__adddf3>
 800c38e:	4602      	mov	r2, r0
 800c390:	460b      	mov	r3, r1
 800c392:	4614      	mov	r4, r2
 800c394:	461d      	mov	r5, r3
 800c396:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c398:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c39c:	4618      	mov	r0, r3
 800c39e:	f7f4 f83b 	bl	8000418 <__aeabi_f2d>
 800c3a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3a4:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c3a8:	f7f4 f88e 	bl	80004c8 <__aeabi_dmul>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	460b      	mov	r3, r1
 800c3b0:	4620      	mov	r0, r4
 800c3b2:	4629      	mov	r1, r5
 800c3b4:	f7f3 fed0 	bl	8000158 <__aeabi_dsub>
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	460b      	mov	r3, r1
 800c3bc:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800c3c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3c2:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 800c3c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f7f4 f824 	bl	8000418 <__aeabi_f2d>
 800c3d0:	4680      	mov	r8, r0
 800c3d2:	4689      	mov	r9, r1
 800c3d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7f4 f81c 	bl	8000418 <__aeabi_f2d>
 800c3e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3e2:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 800c3e6:	f7f4 f86f 	bl	80004c8 <__aeabi_dmul>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	4640      	mov	r0, r8
 800c3f0:	4649      	mov	r1, r9
 800c3f2:	f7f3 feb1 	bl	8000158 <__aeabi_dsub>
 800c3f6:	4602      	mov	r2, r0
 800c3f8:	460b      	mov	r3, r1
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	4629      	mov	r1, r5
 800c3fe:	f7f4 f863 	bl	80004c8 <__aeabi_dmul>
 800c402:	4602      	mov	r2, r0
 800c404:	460b      	mov	r3, r1
 800c406:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c40a:	f7f3 fea5 	bl	8000158 <__aeabi_dsub>
 800c40e:	4602      	mov	r2, r0
 800c410:	460b      	mov	r3, r1
 800c412:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800c416:	f7f4 f981 	bl	800071c <__aeabi_ddiv>
 800c41a:	4602      	mov	r2, r0
 800c41c:	460b      	mov	r3, r1
 800c41e:	4650      	mov	r0, sl
 800c420:	4659      	mov	r1, fp
 800c422:	f7f3 fe99 	bl	8000158 <__aeabi_dsub>
 800c426:	4602      	mov	r2, r0
 800c428:	460b      	mov	r3, r1
 800c42a:	4610      	mov	r0, r2
 800c42c:	4619      	mov	r1, r3
 800c42e:	f7f4 fb23 	bl	8000a78 <__aeabi_d2f>
 800c432:	4602      	mov	r2, r0
 800c434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c436:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    roll_rate = gyroX;
 800c43a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800c43c:	f7f3 ffec 	bl	8000418 <__aeabi_f2d>
 800c440:	4602      	mov	r2, r0
 800c442:	460b      	mov	r3, r1
 800c444:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c446:	e9c1 2306 	strd	r2, r3, [r1, #24]

	S11_p_yaw = -S11_m_yaw*(Kt11_yaw-1);  S12_p_yaw = -S12_m_yaw*(Kt11_yaw-1);
	S21_p_yaw = S21_m_yaw-S11_m_yaw*Kt21_yaw; S22_p_yaw = S22_m_yaw-S12_m_yaw*Kt21_yaw;

	S11_m_yaw = S11_p_yaw; S12_m_yaw = S12_p_yaw; S21_m_yaw = S21_p_yaw; S22_m_yaw = S22_p_yaw; */
  roll_rate  = lpf_roll.Run(gyroX);
 800c44a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c44c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800c450:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c452:	4618      	mov	r0, r3
 800c454:	f000 fcbd 	bl	800cdd2 <_ZN3lpf3RunEf>
 800c458:	4603      	mov	r3, r0
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7f3 ffdc 	bl	8000418 <__aeabi_f2d>
 800c460:	4602      	mov	r2, r0
 800c462:	460b      	mov	r3, r1
 800c464:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c466:	e9c1 2306 	strd	r2, r3, [r1, #24]
  pitch_rate = lpf_pitch.Run(gyroY);
 800c46a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c46c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c470:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c472:	4618      	mov	r0, r3
 800c474:	f000 fcad 	bl	800cdd2 <_ZN3lpf3RunEf>
 800c478:	4603      	mov	r3, r0
 800c47a:	4618      	mov	r0, r3
 800c47c:	f7f3 ffcc 	bl	8000418 <__aeabi_f2d>
 800c480:	4602      	mov	r2, r0
 800c482:	460b      	mov	r3, r1
 800c484:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c486:	e9c1 2308 	strd	r2, r3, [r1, #32]
  yaw_rate   = lpf_yaw.Run(gyroZ);
 800c48a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c48c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c490:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c492:	4618      	mov	r0, r3
 800c494:	f000 fc9d 	bl	800cdd2 <_ZN3lpf3RunEf>
 800c498:	4603      	mov	r3, r0
 800c49a:	4618      	mov	r0, r3
 800c49c:	f7f3 ffbc 	bl	8000418 <__aeabi_f2d>
 800c4a0:	4602      	mov	r2, r0
 800c4a2:	460b      	mov	r3, r1
 800c4a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c4a6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 800c4aa:	e01b      	b.n	800c4e4 <_ZN15Kalman_Filtresi3RunEPfS0_+0x19ec>
    //=================================

    }

    else {
    	roll_ekf = roll_acc;
 800c4ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4ae:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800c4b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4b4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    	pitch_ekf = pitch_acc;
 800c4b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4ba:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800c4be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4c0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

    	roll_comp  = roll_acc;
 800c4c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4c6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800c4ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4cc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    	pitch_comp = pitch_acc;
 800c4d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4d2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800c4d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4d8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

    	gyro_ready = true;
 800c4dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4de:	2201      	movs	r2, #1
 800c4e0:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
    }

	pitch_eski=pitch_comp;
 800c4e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4e6:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800c4ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4ec:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	roll_eski=roll_comp;
 800c4f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4f2:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800c4f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4f8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

    state.angles[0] = roll_ekf;
 800c4fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4fe:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 800c502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c504:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    state.angles[1] = pitch_ekf;
 800c508:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c50a:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
 800c50e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c510:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    state.angles[2] = 0;
 800c514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c516:	f04f 0200 	mov.w	r2, #0
 800c51a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

    state.rates[0] = roll_rate;
 800c51e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c520:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800c524:	4610      	mov	r0, r2
 800c526:	4619      	mov	r1, r3
 800c528:	f7f4 faa6 	bl	8000a78 <__aeabi_d2f>
 800c52c:	4602      	mov	r2, r0
 800c52e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c530:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    state.rates[1] = pitch_rate;
 800c534:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c536:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c53a:	4610      	mov	r0, r2
 800c53c:	4619      	mov	r1, r3
 800c53e:	f7f4 fa9b 	bl	8000a78 <__aeabi_d2f>
 800c542:	4602      	mov	r2, r0
 800c544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c546:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    state.rates[2] = yaw_rate;
 800c54a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c54c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800c550:	4610      	mov	r0, r2
 800c552:	4619      	mov	r1, r3
 800c554:	f7f4 fa90 	bl	8000a78 <__aeabi_d2f>
 800c558:	4602      	mov	r2, r0
 800c55a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c55c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

    state.bias[0] = roll_bias;
 800c560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c562:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c566:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    state.bias[1] = pitch_bias;
 800c56a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c56c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c56e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c570:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    state.bias[2] = yaw_bias;
 800c574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c576:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c57a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

}
 800c57e:	bf00      	nop
 800c580:	3760      	adds	r7, #96	; 0x60
 800c582:	46bd      	mov	sp, r7
 800c584:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c588 <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 800c588:	b580      	push	{r7, lr}
 800c58a:	b082      	sub	sp, #8
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c596:	4618      	mov	r0, r3
 800c598:	f000 fc71 	bl	800ce7e <_ZN3lpfD1Ev>
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f000 fc6b 	bl	800ce7e <_ZN3lpfD1Ev>
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	f000 fc65 	bl	800ce7e <_ZN3lpfD1Ev>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3708      	adds	r7, #8
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}

0800c5be <_ZN13LowPassFilterC1Ev>:

#if ERROR_CHECK
#include <iostream>
#endif

LowPassFilter::LowPassFilter():
 800c5be:	b480      	push	{r7}
 800c5c0:	b083      	sub	sp, #12
 800c5c2:	af00      	add	r7, sp, #0
 800c5c4:	6078      	str	r0, [r7, #4]
	output(0),
	ePow(0){}
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f04f 0200 	mov.w	r2, #0
 800c5cc:	601a      	str	r2, [r3, #0]
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f04f 0200 	mov.w	r2, #0
 800c5d4:	605a      	str	r2, [r3, #4]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	4618      	mov	r0, r3
 800c5da:	370c      	adds	r7, #12
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bc80      	pop	{r7}
 800c5e0:	4770      	bx	lr
	...

0800c5e4 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b082      	sub	sp, #8
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	4a18      	ldr	r2, [pc, #96]	; (800c650 <_ZN3PIDC1Ev+0x6c>)
 800c5f0:	601a      	str	r2, [r3, #0]
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	4a17      	ldr	r2, [pc, #92]	; (800c654 <_ZN3PIDC1Ev+0x70>)
 800c5f6:	605a      	str	r2, [r3, #4]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c5fe:	609a      	str	r2, [r3, #8]
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	689b      	ldr	r3, [r3, #8]
 800c604:	4618      	mov	r0, r3
 800c606:	f7f4 fb41 	bl	8000c8c <__aeabi_i2f>
 800c60a:	4603      	mov	r3, r0
 800c60c:	4619      	mov	r1, r3
 800c60e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c612:	f7f4 fc43 	bl	8000e9c <__aeabi_fdiv>
 800c616:	4603      	mov	r3, r0
 800c618:	461a      	mov	r2, r3
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	60da      	str	r2, [r3, #12]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	4a0d      	ldr	r2, [pc, #52]	; (800c658 <_ZN3PIDC1Ev+0x74>)
 800c622:	611a      	str	r2, [r3, #16]
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	691a      	ldr	r2, [r3, #16]
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	68db      	ldr	r3, [r3, #12]
 800c62c:	4619      	mov	r1, r3
 800c62e:	4610      	mov	r0, r2
 800c630:	f7f4 fb80 	bl	8000d34 <__aeabi_fmul>
 800c634:	4603      	mov	r3, r0
 800c636:	461a      	mov	r2, r3
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	615a      	str	r2, [r3, #20]
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	3320      	adds	r3, #32
 800c640:	4618      	mov	r0, r3
 800c642:	f7ff ffbc 	bl	800c5be <_ZN13LowPassFilterC1Ev>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	4618      	mov	r0, r3
 800c64a:	3708      	adds	r7, #8
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}
 800c650:	42f00000 	.word	0x42f00000
 800c654:	c2f00000 	.word	0xc2f00000
 800c658:	3e99999a 	.word	0x3e99999a

0800c65c <_ZN3PID7P_AngleEddd>:

double PID::P_Angle(double alpha_des, double alpha, double Kp_angle) {
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b088      	sub	sp, #32
 800c660:	af00      	add	r7, sp, #0
 800c662:	60f8      	str	r0, [r7, #12]
 800c664:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double e = alpha_des - alpha;
 800c668:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c66c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c670:	f7f3 fd72 	bl	8000158 <__aeabi_dsub>
 800c674:	4602      	mov	r2, r0
 800c676:	460b      	mov	r3, r1
 800c678:	e9c7 2306 	strd	r2, r3, [r7, #24]
	P = Kp_angle*e;
 800c67c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c680:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c684:	f7f3 ff20 	bl	80004c8 <__aeabi_dmul>
 800c688:	4602      	mov	r2, r0
 800c68a:	460b      	mov	r3, r1
 800c68c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return P;
 800c690:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 800c694:	4610      	mov	r0, r2
 800c696:	4619      	mov	r1, r3
 800c698:	3720      	adds	r7, #32
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}

0800c69e <_ZN3PID6PI_AltEdddddj>:

double PID::PI_Alt(double z0, double z, double v, double Kp_alt, double Ki_alt, unsigned int ch3) {
 800c69e:	b580      	push	{r7, lr}
 800c6a0:	b090      	sub	sp, #64	; 0x40
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	60f8      	str	r0, [r7, #12]
 800c6a6:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double I;
	float v_des;

	if(ch3 > 1700) {
 800c6aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c6ac:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d915      	bls.n	800c6e0 <_ZN3PID6PI_AltEdddddj+0x42>
		zi = z0 + x_inc;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	695b      	ldr	r3, [r3, #20]
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f7f3 fead 	bl	8000418 <__aeabi_f2d>
 800c6be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6c2:	f7f3 fd4b 	bl	800015c <__adddf3>
 800c6c6:	4602      	mov	r2, r0
 800c6c8:	460b      	mov	r3, r1
 800c6ca:	4610      	mov	r0, r2
 800c6cc:	4619      	mov	r1, r3
 800c6ce:	f7f4 f9d3 	bl	8000a78 <__aeabi_d2f>
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	679a      	str	r2, [r3, #120]	; 0x78
		v_des = vz_def;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	691b      	ldr	r3, [r3, #16]
 800c6dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c6de:	e028      	b.n	800c732 <_ZN3PID6PI_AltEdddddj+0x94>
	}

	else if (ch3 < 1300) {
 800c6e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c6e2:	f240 5213 	movw	r2, #1299	; 0x513
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d819      	bhi.n	800c71e <_ZN3PID6PI_AltEdddddj+0x80>
		zi = z0 - x_inc;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	695b      	ldr	r3, [r3, #20]
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f7f3 fe92 	bl	8000418 <__aeabi_f2d>
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c6fc:	f7f3 fd2c 	bl	8000158 <__aeabi_dsub>
 800c700:	4602      	mov	r2, r0
 800c702:	460b      	mov	r3, r1
 800c704:	4610      	mov	r0, r2
 800c706:	4619      	mov	r1, r3
 800c708:	f7f4 f9b6 	bl	8000a78 <__aeabi_d2f>
 800c70c:	4602      	mov	r2, r0
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	679a      	str	r2, [r3, #120]	; 0x78
		v_des = -1 * vz_def;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c71a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c71c:	e009      	b.n	800c732 <_ZN3PID6PI_AltEdddddj+0x94>
	}

	else {
		zi = z0;
 800c71e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c722:	f7f4 f9a9 	bl	8000a78 <__aeabi_d2f>
 800c726:	4602      	mov	r2, r0
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	679a      	str	r2, [r3, #120]	; 0x78
		v_des = 0;
 800c72c:	f04f 0300 	mov.w	r3, #0
 800c730:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	double e = v_des - v;
 800c732:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c734:	f7f3 fe70 	bl	8000418 <__aeabi_f2d>
 800c738:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800c73c:	f7f3 fd0c 	bl	8000158 <__aeabi_dsub>
 800c740:	4602      	mov	r2, r0
 800c742:	460b      	mov	r3, r1
 800c744:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	P = Kp_alt*e;
 800c748:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c74c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800c750:	f7f3 feba 	bl	80004c8 <__aeabi_dmul>
 800c754:	4602      	mov	r2, r0
 800c756:	460b      	mov	r3, r1
 800c758:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	double ei = z0 - z;
 800c75c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c760:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c764:	f7f3 fcf8 	bl	8000158 <__aeabi_dsub>
 800c768:	4602      	mov	r2, r0
 800c76a:	460b      	mov	r3, r1
 800c76c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	I = Ki_alt * ei;
 800c770:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c774:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800c778:	f7f3 fea6 	bl	80004c8 <__aeabi_dmul>
 800c77c:	4602      	mov	r2, r0
 800c77e:	460b      	mov	r3, r1
 800c780:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double PI = P + I;
 800c784:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c788:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800c78c:	f7f3 fce6 	bl	800015c <__adddf3>
 800c790:	4602      	mov	r2, r0
 800c792:	460b      	mov	r3, r1
 800c794:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return PI;
 800c798:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 800c79c:	4610      	mov	r0, r2
 800c79e:	4619      	mov	r1, r3
 800c7a0:	3740      	adds	r7, #64	; 0x40
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}
	...

0800c7a8 <_ZN3PID7PD_RateEddddd>:


double PID::PD_Rate(double alpha_dot_des, double alpha_dot, double Kp, double Ki, double Kd) {
 800c7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7aa:	b089      	sub	sp, #36	; 0x24
 800c7ac:	af02      	add	r7, sp, #8
 800c7ae:	60f8      	str	r0, [r7, #12]
 800c7b0:	e9c7 2300 	strd	r2, r3, [r7]

	e_roll = alpha_dot_des - alpha_dot;
 800c7b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c7b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c7bc:	f7f3 fccc 	bl	8000158 <__aeabi_dsub>
 800c7c0:	4602      	mov	r2, r0
 800c7c2:	460b      	mov	r3, r1
 800c7c4:	4610      	mov	r0, r2
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	f7f4 f956 	bl	8000a78 <__aeabi_d2f>
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	629a      	str	r2, [r3, #40]	; 0x28
  double e_roll_int = e_roll;
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7f3 fe1e 	bl	8000418 <__aeabi_f2d>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	460b      	mov	r3, r1
 800c7e0:	e9c7 2304 	strd	r2, r3, [r7, #16]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	699b      	ldr	r3, [r3, #24]
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f7f4 fc7f 	bl	80010ec <__aeabi_f2iz>
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f7f4 fc79 	bl	80010ec <__aeabi_f2iz>
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	429c      	cmp	r4, r3
 800c7fe:	d02b      	beq.n	800c858 <_ZN3PID7PD_RateEddddd+0xb0>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c804:	4618      	mov	r0, r3
 800c806:	f7f3 fe07 	bl	8000418 <__aeabi_f2d>
 800c80a:	4602      	mov	r2, r0
 800c80c:	460b      	mov	r3, r1
 800c80e:	68f8      	ldr	r0, [r7, #12]
 800c810:	f000 f914 	bl	800ca3c <_ZN3PID3sgnEd>
 800c814:	4604      	mov	r4, r0
 800c816:	460d      	mov	r5, r1
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7f3 fdfb 	bl	8000418 <__aeabi_f2d>
 800c822:	4602      	mov	r2, r0
 800c824:	460b      	mov	r3, r1
 800c826:	68f8      	ldr	r0, [r7, #12]
 800c828:	f000 f908 	bl	800ca3c <_ZN3PID3sgnEd>
 800c82c:	4602      	mov	r2, r0
 800c82e:	460b      	mov	r3, r1
 800c830:	2101      	movs	r1, #1
 800c832:	460e      	mov	r6, r1
 800c834:	4620      	mov	r0, r4
 800c836:	4629      	mov	r1, r5
 800c838:	f7f4 f8ae 	bl	8000998 <__aeabi_dcmpeq>
 800c83c:	4603      	mov	r3, r0
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d101      	bne.n	800c846 <_ZN3PID7PD_RateEddddd+0x9e>
 800c842:	2300      	movs	r3, #0
 800c844:	461e      	mov	r6, r3
 800c846:	b2f3      	uxtb	r3, r6
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d005      	beq.n	800c858 <_ZN3PID7PD_RateEddddd+0xb0>
      e_roll_int = 0;
 800c84c:	f04f 0200 	mov.w	r2, #0
 800c850:	f04f 0300 	mov.w	r3, #0
 800c854:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7f3 fddb 	bl	8000418 <__aeabi_f2d>
 800c862:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c866:	f7f3 fe2f 	bl	80004c8 <__aeabi_dmul>
 800c86a:	4602      	mov	r2, r0
 800c86c:	460b      	mov	r3, r1
 800c86e:	4614      	mov	r4, r2
 800c870:	461d      	mov	r5, r3
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c876:	4618      	mov	r0, r3
 800c878:	f7f3 fdce 	bl	8000418 <__aeabi_f2d>
 800c87c:	4602      	mov	r2, r0
 800c87e:	460b      	mov	r3, r1
 800c880:	4620      	mov	r0, r4
 800c882:	4629      	mov	r1, r5
 800c884:	f7f3 fc68 	bl	8000158 <__aeabi_dsub>
 800c888:	4602      	mov	r2, r0
 800c88a:	460b      	mov	r3, r1
 800c88c:	4610      	mov	r0, r2
 800c88e:	4619      	mov	r1, r3
 800c890:	f04f 0200 	mov.w	r2, #0
 800c894:	4b5c      	ldr	r3, [pc, #368]	; (800ca08 <_ZN3PID7PD_RateEddddd+0x260>)
 800c896:	f7f3 fe17 	bl	80004c8 <__aeabi_dmul>
 800c89a:	4602      	mov	r2, r0
 800c89c:	460b      	mov	r3, r1
 800c89e:	4610      	mov	r0, r2
 800c8a0:	4619      	mov	r1, r3
 800c8a2:	f7f4 f8e9 	bl	8000a78 <__aeabi_d2f>
 800c8a6:	4602      	mov	r2, r0
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	64da      	str	r2, [r3, #76]	; 0x4c
  	de_int += de_filt*st;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	6d1c      	ldr	r4, [r3, #80]	; 0x50
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	68db      	ldr	r3, [r3, #12]
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	4610      	mov	r0, r2
 800c8bc:	f7f4 fa3a 	bl	8000d34 <__aeabi_fmul>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f7f4 f92d 	bl	8000b24 <__addsf3>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	461a      	mov	r2, r3
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	651a      	str	r2, [r3, #80]	; 0x50

	de = e_roll - e_eski_roll;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8da:	4619      	mov	r1, r3
 800c8dc:	4610      	mov	r0, r2
 800c8de:	f7f4 f91f 	bl	8000b20 <__aeabi_fsub>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	649a      	str	r2, [r3, #72]	; 0x48
	e_eski_roll = e_roll;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	631a      	str	r2, [r3, #48]	; 0x30

  ie_roll += e_roll_int*st;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f7f3 fd8e 	bl	8000418 <__aeabi_f2d>
 800c8fc:	4604      	mov	r4, r0
 800c8fe:	460d      	mov	r5, r1
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	68db      	ldr	r3, [r3, #12]
 800c904:	4618      	mov	r0, r3
 800c906:	f7f3 fd87 	bl	8000418 <__aeabi_f2d>
 800c90a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c90e:	f7f3 fddb 	bl	80004c8 <__aeabi_dmul>
 800c912:	4602      	mov	r2, r0
 800c914:	460b      	mov	r3, r1
 800c916:	4620      	mov	r0, r4
 800c918:	4629      	mov	r1, r5
 800c91a:	f7f3 fc1f 	bl	800015c <__adddf3>
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	4610      	mov	r0, r2
 800c924:	4619      	mov	r1, r3
 800c926:	f7f4 f8a7 	bl	8000a78 <__aeabi_d2f>
 800c92a:	4602      	mov	r2, r0
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	639a      	str	r2, [r3, #56]	; 0x38

  ie_roll_sat = ie_roll;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	641a      	str	r2, [r3, #64]	; 0x40
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c93c:	4618      	mov	r0, r3
 800c93e:	f7f3 fd6b 	bl	8000418 <__aeabi_f2d>
 800c942:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c946:	f7f3 fdbf 	bl	80004c8 <__aeabi_dmul>
 800c94a:	4602      	mov	r2, r0
 800c94c:	460b      	mov	r3, r1
 800c94e:	68f9      	ldr	r1, [r7, #12]
 800c950:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c958:	4618      	mov	r0, r3
 800c95a:	f7f3 fd5d 	bl	8000418 <__aeabi_f2d>
 800c95e:	4602      	mov	r2, r0
 800c960:	460b      	mov	r3, r1
 800c962:	68f9      	ldr	r1, [r7, #12]
 800c964:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c96c:	4618      	mov	r0, r3
 800c96e:	f7f3 fd53 	bl	8000418 <__aeabi_f2d>
 800c972:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c976:	f7f3 fda7 	bl	80004c8 <__aeabi_dmul>
 800c97a:	4602      	mov	r2, r0
 800c97c:	460b      	mov	r3, r1
 800c97e:	68f9      	ldr	r1, [r7, #12]
 800c980:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	//D = lpf.update(D);
	pd = P + I + D;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800c990:	f7f3 fbe4 	bl	800015c <__adddf3>
 800c994:	4602      	mov	r2, r0
 800c996:	460b      	mov	r3, r1
 800c998:	4610      	mov	r0, r2
 800c99a:	4619      	mov	r1, r3
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800c9a2:	f7f3 fbdb 	bl	800015c <__adddf3>
 800c9a6:	4602      	mov	r2, r0
 800c9a8:	460b      	mov	r3, r1
 800c9aa:	68f9      	ldr	r1, [r7, #12]
 800c9ac:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
  	pd_roll_buf = pd;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800c9b6:	4610      	mov	r0, r2
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	f7f4 f85d 	bl	8000a78 <__aeabi_d2f>
 800c9be:	4602      	mov	r2, r0
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800c9ca:	4910      	ldr	r1, [pc, #64]	; (800ca0c <_ZN3PID7PD_RateEddddd+0x264>)
 800c9cc:	9101      	str	r1, [sp, #4]
 800c9ce:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800c9d2:	9100      	str	r1, [sp, #0]
 800c9d4:	68f8      	ldr	r0, [r7, #12]
 800c9d6:	f000 f8a9 	bl	800cb2c <_ZN3PID3SatEdii>
 800c9da:	4602      	mov	r2, r0
 800c9dc:	460b      	mov	r3, r1
 800c9de:	68f9      	ldr	r1, [r7, #12]
 800c9e0:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	pd_roll_sat_buf = pd;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800c9ea:	4610      	mov	r0, r2
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	f7f4 f843 	bl	8000a78 <__aeabi_d2f>
 800c9f2:	4602      	mov	r2, r0
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	645a      	str	r2, [r3, #68]	; 0x44
    return pd;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70

}
 800c9fe:	4610      	mov	r0, r2
 800ca00:	4619      	mov	r1, r3
 800ca02:	371c      	adds	r7, #28
 800ca04:	46bd      	mov	sp, r7
 800ca06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca08:	40240000 	.word	0x40240000
 800ca0c:	fffffed4 	.word	0xfffffed4

0800ca10 <_ZN3PID5resetEv>:

void PID::reset() {
 800ca10:	b480      	push	{r7}
 800ca12:	b083      	sub	sp, #12
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
	ie_roll_sat = 0;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f04f 0200 	mov.w	r2, #0
 800ca1e:	641a      	str	r2, [r3, #64]	; 0x40
	de_filt = 0;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f04f 0200 	mov.w	r2, #0
 800ca26:	64da      	str	r2, [r3, #76]	; 0x4c
	de_int = 0;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f04f 0200 	mov.w	r2, #0
 800ca2e:	651a      	str	r2, [r3, #80]	; 0x50
}
 800ca30:	bf00      	nop
 800ca32:	370c      	adds	r7, #12
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bc80      	pop	{r7}
 800ca38:	4770      	bx	lr
	...

0800ca3c <_ZN3PID3sgnEd>:

    return P;

}

double PID::sgn(double v) {
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	e9c7 2300 	strd	r2, r3, [r7]
  if (v < 0) return -1;
 800ca48:	f04f 0200 	mov.w	r2, #0
 800ca4c:	f04f 0300 	mov.w	r3, #0
 800ca50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca54:	f7f3 ffaa 	bl	80009ac <__aeabi_dcmplt>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d003      	beq.n	800ca66 <_ZN3PID3sgnEd+0x2a>
 800ca5e:	f04f 0200 	mov.w	r2, #0
 800ca62:	4b0d      	ldr	r3, [pc, #52]	; (800ca98 <_ZN3PID3sgnEd+0x5c>)
 800ca64:	e012      	b.n	800ca8c <_ZN3PID3sgnEd+0x50>
  if (v > 0) return 1;
 800ca66:	f04f 0200 	mov.w	r2, #0
 800ca6a:	f04f 0300 	mov.w	r3, #0
 800ca6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca72:	f7f3 ffb9 	bl	80009e8 <__aeabi_dcmpgt>
 800ca76:	4603      	mov	r3, r0
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d003      	beq.n	800ca84 <_ZN3PID3sgnEd+0x48>
 800ca7c:	f04f 0200 	mov.w	r2, #0
 800ca80:	4b06      	ldr	r3, [pc, #24]	; (800ca9c <_ZN3PID3sgnEd+0x60>)
 800ca82:	e003      	b.n	800ca8c <_ZN3PID3sgnEd+0x50>
  return 0;
 800ca84:	f04f 0200 	mov.w	r2, #0
 800ca88:	f04f 0300 	mov.w	r3, #0
}
 800ca8c:	4610      	mov	r0, r2
 800ca8e:	4619      	mov	r1, r3
 800ca90:	3710      	adds	r7, #16
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	bff00000 	.word	0xbff00000
 800ca9c:	3ff00000 	.word	0x3ff00000

0800caa0 <_ZN3PID3SatEdiii>:

 double PID::Sat(double pwm, int max, int min, int thr) {
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b086      	sub	sp, #24
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	60f8      	str	r0, [r7, #12]
 800caa8:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

	if(thr > 1020) {
 800caac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caae:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800cab2:	dd2c      	ble.n	800cb0e <_ZN3PID3SatEdiii+0x6e>
		if(pwm > max) {
 800cab4:	6a38      	ldr	r0, [r7, #32]
 800cab6:	f7f3 fc9d 	bl	80003f4 <__aeabi_i2d>
 800caba:	4602      	mov	r2, r0
 800cabc:	460b      	mov	r3, r1
 800cabe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cac2:	f7f3 ff91 	bl	80009e8 <__aeabi_dcmpgt>
 800cac6:	4603      	mov	r3, r0
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d007      	beq.n	800cadc <_ZN3PID3SatEdiii+0x3c>
			pwm_out = max;
 800cacc:	6a38      	ldr	r0, [r7, #32]
 800cace:	f7f3 fc91 	bl	80003f4 <__aeabi_i2d>
 800cad2:	4602      	mov	r2, r0
 800cad4:	460b      	mov	r3, r1
 800cad6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800cada:	e01d      	b.n	800cb18 <_ZN3PID3SatEdiii+0x78>
		}

		else if (pwm < min) {
 800cadc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cade:	f7f3 fc89 	bl	80003f4 <__aeabi_i2d>
 800cae2:	4602      	mov	r2, r0
 800cae4:	460b      	mov	r3, r1
 800cae6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800caea:	f7f3 ff5f 	bl	80009ac <__aeabi_dcmplt>
 800caee:	4603      	mov	r3, r0
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d007      	beq.n	800cb04 <_ZN3PID3SatEdiii+0x64>
			pwm_out = min;
 800caf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800caf6:	f7f3 fc7d 	bl	80003f4 <__aeabi_i2d>
 800cafa:	4602      	mov	r2, r0
 800cafc:	460b      	mov	r3, r1
 800cafe:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800cb02:	e009      	b.n	800cb18 <_ZN3PID3SatEdiii+0x78>
		}

		else {
			pwm_out = pwm;
 800cb04:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb08:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800cb0c:	e004      	b.n	800cb18 <_ZN3PID3SatEdiii+0x78>


	}

	else {
		pwm_out = 1000;
 800cb0e:	f04f 0200 	mov.w	r2, #0
 800cb12:	4b05      	ldr	r3, [pc, #20]	; (800cb28 <_ZN3PID3SatEdiii+0x88>)
 800cb14:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}
	return pwm_out;
 800cb18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800cb1c:	4610      	mov	r0, r2
 800cb1e:	4619      	mov	r1, r3
 800cb20:	3718      	adds	r7, #24
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	408f4000 	.word	0x408f4000

0800cb2c <_ZN3PID3SatEdii>:

 double PID::Sat(double pwm, int max, int min) {
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b086      	sub	sp, #24
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	60f8      	str	r0, [r7, #12]
 800cb34:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

		if(pwm > max) {
 800cb38:	6a38      	ldr	r0, [r7, #32]
 800cb3a:	f7f3 fc5b 	bl	80003f4 <__aeabi_i2d>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb46:	f7f3 ff4f 	bl	80009e8 <__aeabi_dcmpgt>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d007      	beq.n	800cb60 <_ZN3PID3SatEdii+0x34>
			pwm_out = max;
 800cb50:	6a38      	ldr	r0, [r7, #32]
 800cb52:	f7f3 fc4f 	bl	80003f4 <__aeabi_i2d>
 800cb56:	4602      	mov	r2, r0
 800cb58:	460b      	mov	r3, r1
 800cb5a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800cb5e:	e017      	b.n	800cb90 <_ZN3PID3SatEdii+0x64>
		}

		else if (pwm < min) {
 800cb60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cb62:	f7f3 fc47 	bl	80003f4 <__aeabi_i2d>
 800cb66:	4602      	mov	r2, r0
 800cb68:	460b      	mov	r3, r1
 800cb6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb6e:	f7f3 ff1d 	bl	80009ac <__aeabi_dcmplt>
 800cb72:	4603      	mov	r3, r0
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d007      	beq.n	800cb88 <_ZN3PID3SatEdii+0x5c>
			pwm_out = min;
 800cb78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cb7a:	f7f3 fc3b 	bl	80003f4 <__aeabi_i2d>
 800cb7e:	4602      	mov	r2, r0
 800cb80:	460b      	mov	r3, r1
 800cb82:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800cb86:	e003      	b.n	800cb90 <_ZN3PID3SatEdii+0x64>
		}

		else {
			pwm_out = pwm;
 800cb88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb8c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		}




	return pwm_out;
 800cb90:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800cb94:	4610      	mov	r0, r2
 800cb96:	4619      	mov	r1, r3
 800cb98:	3718      	adds	r7, #24
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}

0800cb9e <_ZN3PID7pwm2angEt>:

float PID::pwm2ang(unsigned short int pwm) {
 800cb9e:	b580      	push	{r7, lr}
 800cba0:	b088      	sub	sp, #32
 800cba2:	af00      	add	r7, sp, #0
 800cba4:	6078      	str	r0, [r7, #4]
 800cba6:	460b      	mov	r3, r1
 800cba8:	807b      	strh	r3, [r7, #2]
	int dead_zone = 5;
 800cbaa:	2305      	movs	r3, #5
 800cbac:	61bb      	str	r3, [r7, #24]
	int in_min  = 1000;
 800cbae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cbb2:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 800cbb4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800cbb8:	613b      	str	r3, [r7, #16]
	int out_min = -30;
 800cbba:	f06f 031d 	mvn.w	r3, #29
 800cbbe:	60fb      	str	r3, [r7, #12]
	int out_max  = 30;
 800cbc0:	231e      	movs	r3, #30
 800cbc2:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 800cbc4:	887a      	ldrh	r2, [r7, #2]
 800cbc6:	69bb      	ldr	r3, [r7, #24]
 800cbc8:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 800cbcc:	3304      	adds	r3, #4
 800cbce:	429a      	cmp	r2, r3
 800cbd0:	dd09      	ble.n	800cbe6 <_ZN3PID7pwm2angEt+0x48>
 800cbd2:	69bb      	ldr	r3, [r7, #24]
 800cbd4:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 800cbd8:	887b      	ldrh	r3, [r7, #2]
 800cbda:	429a      	cmp	r2, r3
 800cbdc:	db03      	blt.n	800cbe6 <_ZN3PID7pwm2angEt+0x48>
		pwm_out = 1500;
 800cbde:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800cbe2:	83fb      	strh	r3, [r7, #30]
 800cbe4:	e001      	b.n	800cbea <_ZN3PID7pwm2angEt+0x4c>
	}

	else {
		pwm_out = pwm;
 800cbe6:	887b      	ldrh	r3, [r7, #2]
 800cbe8:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800cbea:	8bfa      	ldrh	r2, [r7, #30]
 800cbec:	697b      	ldr	r3, [r7, #20]
 800cbee:	1ad3      	subs	r3, r2, r3
 800cbf0:	68b9      	ldr	r1, [r7, #8]
 800cbf2:	68fa      	ldr	r2, [r7, #12]
 800cbf4:	1a8a      	subs	r2, r1, r2
 800cbf6:	fb02 f203 	mul.w	r2, r2, r3
 800cbfa:	6939      	ldr	r1, [r7, #16]
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	1acb      	subs	r3, r1, r3
 800cc00:	fb92 f2f3 	sdiv	r2, r2, r3
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	4413      	add	r3, r2
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7f4 f83f 	bl	8000c8c <__aeabi_i2f>
 800cc0e:	4603      	mov	r3, r0
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	3720      	adds	r7, #32
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <_ZN3PID8pwm2rateEt>:

float PID::pwm2rate(unsigned short int pwm) {
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b086      	sub	sp, #24
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
 800cc20:	460b      	mov	r3, r1
 800cc22:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 800cc24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cc28:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 800cc2a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800cc2e:	613b      	str	r3, [r7, #16]
	int out_min = -100;
 800cc30:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800cc34:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 800cc36:	2364      	movs	r3, #100	; 0x64
 800cc38:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 800cc3a:	887a      	ldrh	r2, [r7, #2]
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	1ad3      	subs	r3, r2, r3
 800cc40:	68b9      	ldr	r1, [r7, #8]
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	1a8a      	subs	r2, r1, r2
 800cc46:	fb02 f203 	mul.w	r2, r2, r3
 800cc4a:	6939      	ldr	r1, [r7, #16]
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	1acb      	subs	r3, r1, r3
 800cc50:	fb92 f2f3 	sdiv	r2, r2, r3
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	4413      	add	r3, r2
 800cc58:	425b      	negs	r3, r3
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7f4 f816 	bl	8000c8c <__aeabi_i2f>
 800cc60:	4603      	mov	r3, r0
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3718      	adds	r7, #24
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}
	...

0800cc6c <_ZN3PID7pwm2motEti>:

//Convert pwm to motor speed for simulation
float PID::pwm2mot(unsigned short int pwm, int dir) {
 800cc6c:	b590      	push	{r4, r7, lr}
 800cc6e:	b089      	sub	sp, #36	; 0x24
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	60f8      	str	r0, [r7, #12]
 800cc74:	460b      	mov	r3, r1
 800cc76:	607a      	str	r2, [r7, #4]
 800cc78:	817b      	strh	r3, [r7, #10]
	float in_min  = 1000;
 800cc7a:	4b1d      	ldr	r3, [pc, #116]	; (800ccf0 <_ZN3PID7pwm2motEti+0x84>)
 800cc7c:	61fb      	str	r3, [r7, #28]
	float in_max  = 2000;
 800cc7e:	4b1d      	ldr	r3, [pc, #116]	; (800ccf4 <_ZN3PID7pwm2motEti+0x88>)
 800cc80:	61bb      	str	r3, [r7, #24]
	float out_min = 0;
 800cc82:	f04f 0300 	mov.w	r3, #0
 800cc86:	617b      	str	r3, [r7, #20]
	float out_max  = 1326;
 800cc88:	4b1b      	ldr	r3, [pc, #108]	; (800ccf8 <_ZN3PID7pwm2motEti+0x8c>)
 800cc8a:	613b      	str	r3, [r7, #16]

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f7f3 fffd 	bl	8000c8c <__aeabi_i2f>
 800cc92:	4604      	mov	r4, r0
 800cc94:	897b      	ldrh	r3, [r7, #10]
 800cc96:	4618      	mov	r0, r3
 800cc98:	f7f3 fff4 	bl	8000c84 <__aeabi_ui2f>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	69f9      	ldr	r1, [r7, #28]
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7f3 ff3d 	bl	8000b20 <__aeabi_fsub>
 800cca6:	4603      	mov	r3, r0
 800cca8:	4619      	mov	r1, r3
 800ccaa:	4620      	mov	r0, r4
 800ccac:	f7f4 f842 	bl	8000d34 <__aeabi_fmul>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	461c      	mov	r4, r3
 800ccb4:	6979      	ldr	r1, [r7, #20]
 800ccb6:	6938      	ldr	r0, [r7, #16]
 800ccb8:	f7f3 ff32 	bl	8000b20 <__aeabi_fsub>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	4619      	mov	r1, r3
 800ccc0:	4620      	mov	r0, r4
 800ccc2:	f7f4 f837 	bl	8000d34 <__aeabi_fmul>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	461c      	mov	r4, r3
 800ccca:	69f9      	ldr	r1, [r7, #28]
 800cccc:	69b8      	ldr	r0, [r7, #24]
 800ccce:	f7f3 ff27 	bl	8000b20 <__aeabi_fsub>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	f7f4 f8e0 	bl	8000e9c <__aeabi_fdiv>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	6979      	ldr	r1, [r7, #20]
 800cce0:	4618      	mov	r0, r3
 800cce2:	f7f3 ff1f 	bl	8000b24 <__addsf3>
 800cce6:	4603      	mov	r3, r0
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	3724      	adds	r7, #36	; 0x24
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd90      	pop	{r4, r7, pc}
 800ccf0:	447a0000 	.word	0x447a0000
 800ccf4:	44fa0000 	.word	0x44fa0000
 800ccf8:	44a5c000 	.word	0x44a5c000

0800ccfc <_ZN3PID5F2thrEf>:

unsigned int PID::F2thr(float F) {
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b088      	sub	sp, #32
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
 800cd04:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 800cd06:	4b1d      	ldr	r3, [pc, #116]	; (800cd7c <_ZN3PID5F2thrEf+0x80>)
 800cd08:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 800cd0a:	4b1d      	ldr	r3, [pc, #116]	; (800cd80 <_ZN3PID5F2thrEf+0x84>)
 800cd0c:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 800cd0e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800cd12:	6838      	ldr	r0, [r7, #0]
 800cd14:	f7f4 f8c2 	bl	8000e9c <__aeabi_fdiv>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 800cd1c:	69f9      	ldr	r1, [r7, #28]
 800cd1e:	6978      	ldr	r0, [r7, #20]
 800cd20:	f7f4 f8bc 	bl	8000e9c <__aeabi_fdiv>
 800cd24:	4603      	mov	r3, r0
 800cd26:	4618      	mov	r0, r3
 800cd28:	f7f3 fb76 	bl	8000418 <__aeabi_f2d>
 800cd2c:	4602      	mov	r2, r0
 800cd2e:	460b      	mov	r3, r1
 800cd30:	4610      	mov	r0, r2
 800cd32:	4619      	mov	r1, r3
 800cd34:	f000 f9ae 	bl	800d094 <sqrt>
 800cd38:	4602      	mov	r2, r0
 800cd3a:	460b      	mov	r3, r1
 800cd3c:	4610      	mov	r0, r2
 800cd3e:	4619      	mov	r1, r3
 800cd40:	f7f3 fe9a 	bl	8000a78 <__aeabi_d2f>
 800cd44:	4603      	mov	r3, r0
 800cd46:	613b      	str	r3, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 800cd48:	490e      	ldr	r1, [pc, #56]	; (800cd84 <_ZN3PID5F2thrEf+0x88>)
 800cd4a:	6938      	ldr	r0, [r7, #16]
 800cd4c:	f7f3 fff2 	bl	8000d34 <__aeabi_fmul>
 800cd50:	4603      	mov	r3, r0
 800cd52:	69b9      	ldr	r1, [r7, #24]
 800cd54:	4618      	mov	r0, r3
 800cd56:	f7f4 f8a1 	bl	8000e9c <__aeabi_fdiv>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	4909      	ldr	r1, [pc, #36]	; (800cd84 <_ZN3PID5F2thrEf+0x88>)
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f7f3 fee0 	bl	8000b24 <__addsf3>
 800cd64:	4603      	mov	r3, r0
 800cd66:	4618      	mov	r0, r3
 800cd68:	f7f4 f9e6 	bl	8001138 <__aeabi_f2uiz>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	60fb      	str	r3, [r7, #12]
	return thr;
 800cd70:	68fb      	ldr	r3, [r7, #12]
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3720      	adds	r7, #32
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}
 800cd7a:	bf00      	nop
 800cd7c:	3359f513 	.word	0x3359f513
 800cd80:	46896e00 	.word	0x46896e00
 800cd84:	447a0000 	.word	0x447a0000

0800cd88 <_ZN3PIDD1Ev>:

PID::~PID() {};
 800cd88:	b480      	push	{r7}
 800cd8a:	b083      	sub	sp, #12
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	4618      	mov	r0, r3
 800cd94:	370c      	adds	r7, #12
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bc80      	pop	{r7}
 800cd9a:	4770      	bx	lr

0800cd9c <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 800cd9c:	b480      	push	{r7}
 800cd9e:	b085      	sub	sp, #20
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	60f8      	str	r0, [r7, #12]
 800cda4:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 800cda8:	68f9      	ldr	r1, [r7, #12]
 800cdaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cdae:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 800cdb2:	68f9      	ldr	r1, [r7, #12]
 800cdb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cdb8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 800cdbc:	68f9      	ldr	r1, [r7, #12]
 800cdbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cdc2:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3714      	adds	r7, #20
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bc80      	pop	{r7}
 800cdd0:	4770      	bx	lr

0800cdd2 <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 800cdd2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	685b      	ldr	r3, [r3, #4]
 800cde8:	4618      	mov	r0, r3
 800cdea:	f7f3 fb15 	bl	8000418 <__aeabi_f2d>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	460b      	mov	r3, r1
 800cdf2:	4620      	mov	r0, r4
 800cdf4:	4629      	mov	r1, r5
 800cdf6:	f7f3 fb67 	bl	80004c8 <__aeabi_dmul>
 800cdfa:	4602      	mov	r2, r0
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	4690      	mov	r8, r2
 800ce00:	4699      	mov	r9, r3
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800ce08:	6838      	ldr	r0, [r7, #0]
 800ce0a:	f7f3 fb05 	bl	8000418 <__aeabi_f2d>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	460b      	mov	r3, r1
 800ce12:	4620      	mov	r0, r4
 800ce14:	4629      	mov	r1, r5
 800ce16:	f7f3 fb57 	bl	80004c8 <__aeabi_dmul>
 800ce1a:	4602      	mov	r2, r0
 800ce1c:	460b      	mov	r3, r1
 800ce1e:	4640      	mov	r0, r8
 800ce20:	4649      	mov	r1, r9
 800ce22:	f7f3 f99b 	bl	800015c <__adddf3>
 800ce26:	4602      	mov	r2, r0
 800ce28:	460b      	mov	r3, r1
 800ce2a:	4690      	mov	r8, r2
 800ce2c:	4699      	mov	r9, r3
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f7f3 faed 	bl	8000418 <__aeabi_f2d>
 800ce3e:	4602      	mov	r2, r0
 800ce40:	460b      	mov	r3, r1
 800ce42:	4620      	mov	r0, r4
 800ce44:	4629      	mov	r1, r5
 800ce46:	f7f3 fb3f 	bl	80004c8 <__aeabi_dmul>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	4640      	mov	r0, r8
 800ce50:	4649      	mov	r1, r9
 800ce52:	f7f3 f983 	bl	800015c <__adddf3>
 800ce56:	4602      	mov	r2, r0
 800ce58:	460b      	mov	r3, r1
 800ce5a:	4610      	mov	r0, r2
 800ce5c:	4619      	mov	r1, r3
 800ce5e:	f7f3 fe0b 	bl	8000a78 <__aeabi_d2f>
 800ce62:	4603      	mov	r3, r0
 800ce64:	60fb      	str	r3, [r7, #12]
	x_ = x;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	683a      	ldr	r2, [r7, #0]
 800ce6a:	601a      	str	r2, [r3, #0]
	y_ = y;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	68fa      	ldr	r2, [r7, #12]
 800ce70:	605a      	str	r2, [r3, #4]
	return y;
 800ce72:	68fb      	ldr	r3, [r7, #12]

}
 800ce74:	4618      	mov	r0, r3
 800ce76:	3710      	adds	r7, #16
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800ce7e <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 800ce7e:	b480      	push	{r7}
 800ce80:	b083      	sub	sp, #12
 800ce82:	af00      	add	r7, sp, #0
 800ce84:	6078      	str	r0, [r7, #4]
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	4618      	mov	r0, r3
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bc80      	pop	{r7}
 800ce90:	4770      	bx	lr

0800ce92 <_ZdlPv>:
 800ce92:	f001 bfc7 	b.w	800ee24 <free>

0800ce96 <_Znwj>:
 800ce96:	2801      	cmp	r0, #1
 800ce98:	bf38      	it	cc
 800ce9a:	2001      	movcc	r0, #1
 800ce9c:	b510      	push	{r4, lr}
 800ce9e:	4604      	mov	r4, r0
 800cea0:	4620      	mov	r0, r4
 800cea2:	f001 ffb7 	bl	800ee14 <malloc>
 800cea6:	b930      	cbnz	r0, 800ceb6 <_Znwj+0x20>
 800cea8:	f000 f80c 	bl	800cec4 <_ZSt15get_new_handlerv>
 800ceac:	b908      	cbnz	r0, 800ceb2 <_Znwj+0x1c>
 800ceae:	f001 ff7f 	bl	800edb0 <abort>
 800ceb2:	4780      	blx	r0
 800ceb4:	e7f4      	b.n	800cea0 <_Znwj+0xa>
 800ceb6:	bd10      	pop	{r4, pc}

0800ceb8 <_ZSt17__throw_bad_allocv>:
 800ceb8:	b508      	push	{r3, lr}
 800ceba:	f001 ff79 	bl	800edb0 <abort>

0800cebe <_ZSt20__throw_length_errorPKc>:
 800cebe:	b508      	push	{r3, lr}
 800cec0:	f001 ff76 	bl	800edb0 <abort>

0800cec4 <_ZSt15get_new_handlerv>:
 800cec4:	4b02      	ldr	r3, [pc, #8]	; (800ced0 <_ZSt15get_new_handlerv+0xc>)
 800cec6:	6818      	ldr	r0, [r3, #0]
 800cec8:	f3bf 8f5b 	dmb	ish
 800cecc:	4770      	bx	lr
 800cece:	bf00      	nop
 800ced0:	20000a8c 	.word	0x20000a8c

0800ced4 <cosf>:
 800ced4:	b507      	push	{r0, r1, r2, lr}
 800ced6:	4a18      	ldr	r2, [pc, #96]	; (800cf38 <cosf+0x64>)
 800ced8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800cedc:	4293      	cmp	r3, r2
 800cede:	4601      	mov	r1, r0
 800cee0:	dc03      	bgt.n	800ceea <cosf+0x16>
 800cee2:	2100      	movs	r1, #0
 800cee4:	f001 fa02 	bl	800e2ec <__kernel_cosf>
 800cee8:	e004      	b.n	800cef4 <cosf+0x20>
 800ceea:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ceee:	db04      	blt.n	800cefa <cosf+0x26>
 800cef0:	f7f3 fe16 	bl	8000b20 <__aeabi_fsub>
 800cef4:	b003      	add	sp, #12
 800cef6:	f85d fb04 	ldr.w	pc, [sp], #4
 800cefa:	4669      	mov	r1, sp
 800cefc:	f001 f846 	bl	800df8c <__ieee754_rem_pio2f>
 800cf00:	f000 0203 	and.w	r2, r0, #3
 800cf04:	2a01      	cmp	r2, #1
 800cf06:	d005      	beq.n	800cf14 <cosf+0x40>
 800cf08:	2a02      	cmp	r2, #2
 800cf0a:	d00a      	beq.n	800cf22 <cosf+0x4e>
 800cf0c:	b972      	cbnz	r2, 800cf2c <cosf+0x58>
 800cf0e:	9901      	ldr	r1, [sp, #4]
 800cf10:	9800      	ldr	r0, [sp, #0]
 800cf12:	e7e7      	b.n	800cee4 <cosf+0x10>
 800cf14:	9901      	ldr	r1, [sp, #4]
 800cf16:	9800      	ldr	r0, [sp, #0]
 800cf18:	f001 fd1e 	bl	800e958 <__kernel_sinf>
 800cf1c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800cf20:	e7e8      	b.n	800cef4 <cosf+0x20>
 800cf22:	9901      	ldr	r1, [sp, #4]
 800cf24:	9800      	ldr	r0, [sp, #0]
 800cf26:	f001 f9e1 	bl	800e2ec <__kernel_cosf>
 800cf2a:	e7f7      	b.n	800cf1c <cosf+0x48>
 800cf2c:	2201      	movs	r2, #1
 800cf2e:	9901      	ldr	r1, [sp, #4]
 800cf30:	9800      	ldr	r0, [sp, #0]
 800cf32:	f001 fd11 	bl	800e958 <__kernel_sinf>
 800cf36:	e7dd      	b.n	800cef4 <cosf+0x20>
 800cf38:	3f490fd8 	.word	0x3f490fd8

0800cf3c <pow>:
 800cf3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf40:	461f      	mov	r7, r3
 800cf42:	4680      	mov	r8, r0
 800cf44:	4689      	mov	r9, r1
 800cf46:	4616      	mov	r6, r2
 800cf48:	f000 f91a 	bl	800d180 <__ieee754_pow>
 800cf4c:	4b4d      	ldr	r3, [pc, #308]	; (800d084 <pow+0x148>)
 800cf4e:	4604      	mov	r4, r0
 800cf50:	f993 3000 	ldrsb.w	r3, [r3]
 800cf54:	460d      	mov	r5, r1
 800cf56:	3301      	adds	r3, #1
 800cf58:	d015      	beq.n	800cf86 <pow+0x4a>
 800cf5a:	4632      	mov	r2, r6
 800cf5c:	463b      	mov	r3, r7
 800cf5e:	4630      	mov	r0, r6
 800cf60:	4639      	mov	r1, r7
 800cf62:	f7f3 fd4b 	bl	80009fc <__aeabi_dcmpun>
 800cf66:	b970      	cbnz	r0, 800cf86 <pow+0x4a>
 800cf68:	4642      	mov	r2, r8
 800cf6a:	464b      	mov	r3, r9
 800cf6c:	4640      	mov	r0, r8
 800cf6e:	4649      	mov	r1, r9
 800cf70:	f7f3 fd44 	bl	80009fc <__aeabi_dcmpun>
 800cf74:	2200      	movs	r2, #0
 800cf76:	2300      	movs	r3, #0
 800cf78:	b148      	cbz	r0, 800cf8e <pow+0x52>
 800cf7a:	4630      	mov	r0, r6
 800cf7c:	4639      	mov	r1, r7
 800cf7e:	f7f3 fd0b 	bl	8000998 <__aeabi_dcmpeq>
 800cf82:	2800      	cmp	r0, #0
 800cf84:	d17b      	bne.n	800d07e <pow+0x142>
 800cf86:	4620      	mov	r0, r4
 800cf88:	4629      	mov	r1, r5
 800cf8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf8e:	4640      	mov	r0, r8
 800cf90:	4649      	mov	r1, r9
 800cf92:	f7f3 fd01 	bl	8000998 <__aeabi_dcmpeq>
 800cf96:	b1e0      	cbz	r0, 800cfd2 <pow+0x96>
 800cf98:	2200      	movs	r2, #0
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	4630      	mov	r0, r6
 800cf9e:	4639      	mov	r1, r7
 800cfa0:	f7f3 fcfa 	bl	8000998 <__aeabi_dcmpeq>
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	d16a      	bne.n	800d07e <pow+0x142>
 800cfa8:	4630      	mov	r0, r6
 800cfaa:	4639      	mov	r1, r7
 800cfac:	f001 fd4d 	bl	800ea4a <finite>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	d0e8      	beq.n	800cf86 <pow+0x4a>
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	4630      	mov	r0, r6
 800cfba:	4639      	mov	r1, r7
 800cfbc:	f7f3 fcf6 	bl	80009ac <__aeabi_dcmplt>
 800cfc0:	2800      	cmp	r0, #0
 800cfc2:	d0e0      	beq.n	800cf86 <pow+0x4a>
 800cfc4:	f001 fefc 	bl	800edc0 <__errno>
 800cfc8:	2321      	movs	r3, #33	; 0x21
 800cfca:	2400      	movs	r4, #0
 800cfcc:	6003      	str	r3, [r0, #0]
 800cfce:	4d2e      	ldr	r5, [pc, #184]	; (800d088 <pow+0x14c>)
 800cfd0:	e7d9      	b.n	800cf86 <pow+0x4a>
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	4629      	mov	r1, r5
 800cfd6:	f001 fd38 	bl	800ea4a <finite>
 800cfda:	bba8      	cbnz	r0, 800d048 <pow+0x10c>
 800cfdc:	4640      	mov	r0, r8
 800cfde:	4649      	mov	r1, r9
 800cfe0:	f001 fd33 	bl	800ea4a <finite>
 800cfe4:	b380      	cbz	r0, 800d048 <pow+0x10c>
 800cfe6:	4630      	mov	r0, r6
 800cfe8:	4639      	mov	r1, r7
 800cfea:	f001 fd2e 	bl	800ea4a <finite>
 800cfee:	b358      	cbz	r0, 800d048 <pow+0x10c>
 800cff0:	4622      	mov	r2, r4
 800cff2:	462b      	mov	r3, r5
 800cff4:	4620      	mov	r0, r4
 800cff6:	4629      	mov	r1, r5
 800cff8:	f7f3 fd00 	bl	80009fc <__aeabi_dcmpun>
 800cffc:	b160      	cbz	r0, 800d018 <pow+0xdc>
 800cffe:	f001 fedf 	bl	800edc0 <__errno>
 800d002:	2321      	movs	r3, #33	; 0x21
 800d004:	2200      	movs	r2, #0
 800d006:	6003      	str	r3, [r0, #0]
 800d008:	2300      	movs	r3, #0
 800d00a:	4610      	mov	r0, r2
 800d00c:	4619      	mov	r1, r3
 800d00e:	f7f3 fb85 	bl	800071c <__aeabi_ddiv>
 800d012:	4604      	mov	r4, r0
 800d014:	460d      	mov	r5, r1
 800d016:	e7b6      	b.n	800cf86 <pow+0x4a>
 800d018:	f001 fed2 	bl	800edc0 <__errno>
 800d01c:	2322      	movs	r3, #34	; 0x22
 800d01e:	2200      	movs	r2, #0
 800d020:	6003      	str	r3, [r0, #0]
 800d022:	4649      	mov	r1, r9
 800d024:	2300      	movs	r3, #0
 800d026:	4640      	mov	r0, r8
 800d028:	f7f3 fcc0 	bl	80009ac <__aeabi_dcmplt>
 800d02c:	2400      	movs	r4, #0
 800d02e:	b148      	cbz	r0, 800d044 <pow+0x108>
 800d030:	4630      	mov	r0, r6
 800d032:	4639      	mov	r1, r7
 800d034:	f001 fd16 	bl	800ea64 <rint>
 800d038:	4632      	mov	r2, r6
 800d03a:	463b      	mov	r3, r7
 800d03c:	f7f3 fcac 	bl	8000998 <__aeabi_dcmpeq>
 800d040:	2800      	cmp	r0, #0
 800d042:	d0c4      	beq.n	800cfce <pow+0x92>
 800d044:	4d11      	ldr	r5, [pc, #68]	; (800d08c <pow+0x150>)
 800d046:	e79e      	b.n	800cf86 <pow+0x4a>
 800d048:	2200      	movs	r2, #0
 800d04a:	2300      	movs	r3, #0
 800d04c:	4620      	mov	r0, r4
 800d04e:	4629      	mov	r1, r5
 800d050:	f7f3 fca2 	bl	8000998 <__aeabi_dcmpeq>
 800d054:	2800      	cmp	r0, #0
 800d056:	d096      	beq.n	800cf86 <pow+0x4a>
 800d058:	4640      	mov	r0, r8
 800d05a:	4649      	mov	r1, r9
 800d05c:	f001 fcf5 	bl	800ea4a <finite>
 800d060:	2800      	cmp	r0, #0
 800d062:	d090      	beq.n	800cf86 <pow+0x4a>
 800d064:	4630      	mov	r0, r6
 800d066:	4639      	mov	r1, r7
 800d068:	f001 fcef 	bl	800ea4a <finite>
 800d06c:	2800      	cmp	r0, #0
 800d06e:	d08a      	beq.n	800cf86 <pow+0x4a>
 800d070:	f001 fea6 	bl	800edc0 <__errno>
 800d074:	2322      	movs	r3, #34	; 0x22
 800d076:	2400      	movs	r4, #0
 800d078:	2500      	movs	r5, #0
 800d07a:	6003      	str	r3, [r0, #0]
 800d07c:	e783      	b.n	800cf86 <pow+0x4a>
 800d07e:	2400      	movs	r4, #0
 800d080:	4d03      	ldr	r5, [pc, #12]	; (800d090 <pow+0x154>)
 800d082:	e780      	b.n	800cf86 <pow+0x4a>
 800d084:	20000011 	.word	0x20000011
 800d088:	fff00000 	.word	0xfff00000
 800d08c:	7ff00000 	.word	0x7ff00000
 800d090:	3ff00000 	.word	0x3ff00000

0800d094 <sqrt>:
 800d094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d096:	4606      	mov	r6, r0
 800d098:	460f      	mov	r7, r1
 800d09a:	f000 fd87 	bl	800dbac <__ieee754_sqrt>
 800d09e:	4b12      	ldr	r3, [pc, #72]	; (800d0e8 <sqrt+0x54>)
 800d0a0:	4604      	mov	r4, r0
 800d0a2:	f993 3000 	ldrsb.w	r3, [r3]
 800d0a6:	460d      	mov	r5, r1
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	d019      	beq.n	800d0e0 <sqrt+0x4c>
 800d0ac:	4632      	mov	r2, r6
 800d0ae:	463b      	mov	r3, r7
 800d0b0:	4630      	mov	r0, r6
 800d0b2:	4639      	mov	r1, r7
 800d0b4:	f7f3 fca2 	bl	80009fc <__aeabi_dcmpun>
 800d0b8:	b990      	cbnz	r0, 800d0e0 <sqrt+0x4c>
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	2300      	movs	r3, #0
 800d0be:	4630      	mov	r0, r6
 800d0c0:	4639      	mov	r1, r7
 800d0c2:	f7f3 fc73 	bl	80009ac <__aeabi_dcmplt>
 800d0c6:	b158      	cbz	r0, 800d0e0 <sqrt+0x4c>
 800d0c8:	f001 fe7a 	bl	800edc0 <__errno>
 800d0cc:	2321      	movs	r3, #33	; 0x21
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	6003      	str	r3, [r0, #0]
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	4610      	mov	r0, r2
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	f7f3 fb20 	bl	800071c <__aeabi_ddiv>
 800d0dc:	4604      	mov	r4, r0
 800d0de:	460d      	mov	r5, r1
 800d0e0:	4620      	mov	r0, r4
 800d0e2:	4629      	mov	r1, r5
 800d0e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0e6:	bf00      	nop
 800d0e8:	20000011 	.word	0x20000011

0800d0ec <asinf>:
 800d0ec:	b538      	push	{r3, r4, r5, lr}
 800d0ee:	4604      	mov	r4, r0
 800d0f0:	f000 fe08 	bl	800dd04 <__ieee754_asinf>
 800d0f4:	4b0e      	ldr	r3, [pc, #56]	; (800d130 <asinf+0x44>)
 800d0f6:	4605      	mov	r5, r0
 800d0f8:	f993 3000 	ldrsb.w	r3, [r3]
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	d015      	beq.n	800d12c <asinf+0x40>
 800d100:	4621      	mov	r1, r4
 800d102:	4620      	mov	r0, r4
 800d104:	f7f3 ffdc 	bl	80010c0 <__aeabi_fcmpun>
 800d108:	b980      	cbnz	r0, 800d12c <asinf+0x40>
 800d10a:	4620      	mov	r0, r4
 800d10c:	f001 fdba 	bl	800ec84 <fabsf>
 800d110:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d114:	f7f3 ffca 	bl	80010ac <__aeabi_fcmpgt>
 800d118:	b140      	cbz	r0, 800d12c <asinf+0x40>
 800d11a:	f001 fe51 	bl	800edc0 <__errno>
 800d11e:	2321      	movs	r3, #33	; 0x21
 800d120:	6003      	str	r3, [r0, #0]
 800d122:	4804      	ldr	r0, [pc, #16]	; (800d134 <asinf+0x48>)
 800d124:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d128:	f001 bdf2 	b.w	800ed10 <nanf>
 800d12c:	4628      	mov	r0, r5
 800d12e:	bd38      	pop	{r3, r4, r5, pc}
 800d130:	20000011 	.word	0x20000011
 800d134:	0800f120 	.word	0x0800f120

0800d138 <sqrtf>:
 800d138:	b538      	push	{r3, r4, r5, lr}
 800d13a:	4605      	mov	r5, r0
 800d13c:	f001 f884 	bl	800e248 <__ieee754_sqrtf>
 800d140:	4b0d      	ldr	r3, [pc, #52]	; (800d178 <sqrtf+0x40>)
 800d142:	4604      	mov	r4, r0
 800d144:	f993 3000 	ldrsb.w	r3, [r3]
 800d148:	3301      	adds	r3, #1
 800d14a:	d012      	beq.n	800d172 <sqrtf+0x3a>
 800d14c:	4629      	mov	r1, r5
 800d14e:	4628      	mov	r0, r5
 800d150:	f7f3 ffb6 	bl	80010c0 <__aeabi_fcmpun>
 800d154:	b968      	cbnz	r0, 800d172 <sqrtf+0x3a>
 800d156:	2100      	movs	r1, #0
 800d158:	4628      	mov	r0, r5
 800d15a:	f7f3 ff89 	bl	8001070 <__aeabi_fcmplt>
 800d15e:	b140      	cbz	r0, 800d172 <sqrtf+0x3a>
 800d160:	f001 fe2e 	bl	800edc0 <__errno>
 800d164:	2321      	movs	r3, #33	; 0x21
 800d166:	2100      	movs	r1, #0
 800d168:	6003      	str	r3, [r0, #0]
 800d16a:	4608      	mov	r0, r1
 800d16c:	f7f3 fe96 	bl	8000e9c <__aeabi_fdiv>
 800d170:	4604      	mov	r4, r0
 800d172:	4620      	mov	r0, r4
 800d174:	bd38      	pop	{r3, r4, r5, pc}
 800d176:	bf00      	nop
 800d178:	20000011 	.word	0x20000011
 800d17c:	00000000 	.word	0x00000000

0800d180 <__ieee754_pow>:
 800d180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d184:	b093      	sub	sp, #76	; 0x4c
 800d186:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d18a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800d18e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800d192:	ea55 0302 	orrs.w	r3, r5, r2
 800d196:	4607      	mov	r7, r0
 800d198:	4688      	mov	r8, r1
 800d19a:	f000 84bf 	beq.w	800db1c <__ieee754_pow+0x99c>
 800d19e:	4b7e      	ldr	r3, [pc, #504]	; (800d398 <__ieee754_pow+0x218>)
 800d1a0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800d1a4:	429c      	cmp	r4, r3
 800d1a6:	4689      	mov	r9, r1
 800d1a8:	4682      	mov	sl, r0
 800d1aa:	dc09      	bgt.n	800d1c0 <__ieee754_pow+0x40>
 800d1ac:	d103      	bne.n	800d1b6 <__ieee754_pow+0x36>
 800d1ae:	b978      	cbnz	r0, 800d1d0 <__ieee754_pow+0x50>
 800d1b0:	42a5      	cmp	r5, r4
 800d1b2:	dd02      	ble.n	800d1ba <__ieee754_pow+0x3a>
 800d1b4:	e00c      	b.n	800d1d0 <__ieee754_pow+0x50>
 800d1b6:	429d      	cmp	r5, r3
 800d1b8:	dc02      	bgt.n	800d1c0 <__ieee754_pow+0x40>
 800d1ba:	429d      	cmp	r5, r3
 800d1bc:	d10e      	bne.n	800d1dc <__ieee754_pow+0x5c>
 800d1be:	b16a      	cbz	r2, 800d1dc <__ieee754_pow+0x5c>
 800d1c0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d1c4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d1c8:	ea54 030a 	orrs.w	r3, r4, sl
 800d1cc:	f000 84a6 	beq.w	800db1c <__ieee754_pow+0x99c>
 800d1d0:	4872      	ldr	r0, [pc, #456]	; (800d39c <__ieee754_pow+0x21c>)
 800d1d2:	b013      	add	sp, #76	; 0x4c
 800d1d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1d8:	f001 bc3e 	b.w	800ea58 <nan>
 800d1dc:	f1b9 0f00 	cmp.w	r9, #0
 800d1e0:	da39      	bge.n	800d256 <__ieee754_pow+0xd6>
 800d1e2:	4b6f      	ldr	r3, [pc, #444]	; (800d3a0 <__ieee754_pow+0x220>)
 800d1e4:	429d      	cmp	r5, r3
 800d1e6:	dc54      	bgt.n	800d292 <__ieee754_pow+0x112>
 800d1e8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d1ec:	429d      	cmp	r5, r3
 800d1ee:	f340 84a6 	ble.w	800db3e <__ieee754_pow+0x9be>
 800d1f2:	152b      	asrs	r3, r5, #20
 800d1f4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d1f8:	2b14      	cmp	r3, #20
 800d1fa:	dd0f      	ble.n	800d21c <__ieee754_pow+0x9c>
 800d1fc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d200:	fa22 f103 	lsr.w	r1, r2, r3
 800d204:	fa01 f303 	lsl.w	r3, r1, r3
 800d208:	4293      	cmp	r3, r2
 800d20a:	f040 8498 	bne.w	800db3e <__ieee754_pow+0x9be>
 800d20e:	f001 0101 	and.w	r1, r1, #1
 800d212:	f1c1 0302 	rsb	r3, r1, #2
 800d216:	9300      	str	r3, [sp, #0]
 800d218:	b182      	cbz	r2, 800d23c <__ieee754_pow+0xbc>
 800d21a:	e05e      	b.n	800d2da <__ieee754_pow+0x15a>
 800d21c:	2a00      	cmp	r2, #0
 800d21e:	d15a      	bne.n	800d2d6 <__ieee754_pow+0x156>
 800d220:	f1c3 0314 	rsb	r3, r3, #20
 800d224:	fa45 f103 	asr.w	r1, r5, r3
 800d228:	fa01 f303 	lsl.w	r3, r1, r3
 800d22c:	42ab      	cmp	r3, r5
 800d22e:	f040 8483 	bne.w	800db38 <__ieee754_pow+0x9b8>
 800d232:	f001 0101 	and.w	r1, r1, #1
 800d236:	f1c1 0302 	rsb	r3, r1, #2
 800d23a:	9300      	str	r3, [sp, #0]
 800d23c:	4b59      	ldr	r3, [pc, #356]	; (800d3a4 <__ieee754_pow+0x224>)
 800d23e:	429d      	cmp	r5, r3
 800d240:	d130      	bne.n	800d2a4 <__ieee754_pow+0x124>
 800d242:	2e00      	cmp	r6, #0
 800d244:	f280 8474 	bge.w	800db30 <__ieee754_pow+0x9b0>
 800d248:	463a      	mov	r2, r7
 800d24a:	4643      	mov	r3, r8
 800d24c:	2000      	movs	r0, #0
 800d24e:	4955      	ldr	r1, [pc, #340]	; (800d3a4 <__ieee754_pow+0x224>)
 800d250:	f7f3 fa64 	bl	800071c <__aeabi_ddiv>
 800d254:	e02f      	b.n	800d2b6 <__ieee754_pow+0x136>
 800d256:	2300      	movs	r3, #0
 800d258:	9300      	str	r3, [sp, #0]
 800d25a:	2a00      	cmp	r2, #0
 800d25c:	d13d      	bne.n	800d2da <__ieee754_pow+0x15a>
 800d25e:	4b4e      	ldr	r3, [pc, #312]	; (800d398 <__ieee754_pow+0x218>)
 800d260:	429d      	cmp	r5, r3
 800d262:	d1eb      	bne.n	800d23c <__ieee754_pow+0xbc>
 800d264:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d268:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d26c:	ea53 030a 	orrs.w	r3, r3, sl
 800d270:	f000 8454 	beq.w	800db1c <__ieee754_pow+0x99c>
 800d274:	4b4c      	ldr	r3, [pc, #304]	; (800d3a8 <__ieee754_pow+0x228>)
 800d276:	429c      	cmp	r4, r3
 800d278:	dd0d      	ble.n	800d296 <__ieee754_pow+0x116>
 800d27a:	2e00      	cmp	r6, #0
 800d27c:	f280 8454 	bge.w	800db28 <__ieee754_pow+0x9a8>
 800d280:	f04f 0b00 	mov.w	fp, #0
 800d284:	f04f 0c00 	mov.w	ip, #0
 800d288:	4658      	mov	r0, fp
 800d28a:	4661      	mov	r1, ip
 800d28c:	b013      	add	sp, #76	; 0x4c
 800d28e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d292:	2302      	movs	r3, #2
 800d294:	e7e0      	b.n	800d258 <__ieee754_pow+0xd8>
 800d296:	2e00      	cmp	r6, #0
 800d298:	daf2      	bge.n	800d280 <__ieee754_pow+0x100>
 800d29a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800d29e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800d2a2:	e7f1      	b.n	800d288 <__ieee754_pow+0x108>
 800d2a4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800d2a8:	d108      	bne.n	800d2bc <__ieee754_pow+0x13c>
 800d2aa:	463a      	mov	r2, r7
 800d2ac:	4643      	mov	r3, r8
 800d2ae:	4638      	mov	r0, r7
 800d2b0:	4641      	mov	r1, r8
 800d2b2:	f7f3 f909 	bl	80004c8 <__aeabi_dmul>
 800d2b6:	4683      	mov	fp, r0
 800d2b8:	468c      	mov	ip, r1
 800d2ba:	e7e5      	b.n	800d288 <__ieee754_pow+0x108>
 800d2bc:	4b3b      	ldr	r3, [pc, #236]	; (800d3ac <__ieee754_pow+0x22c>)
 800d2be:	429e      	cmp	r6, r3
 800d2c0:	d10b      	bne.n	800d2da <__ieee754_pow+0x15a>
 800d2c2:	f1b9 0f00 	cmp.w	r9, #0
 800d2c6:	db08      	blt.n	800d2da <__ieee754_pow+0x15a>
 800d2c8:	4638      	mov	r0, r7
 800d2ca:	4641      	mov	r1, r8
 800d2cc:	b013      	add	sp, #76	; 0x4c
 800d2ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2d2:	f000 bc6b 	b.w	800dbac <__ieee754_sqrt>
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	9300      	str	r3, [sp, #0]
 800d2da:	4638      	mov	r0, r7
 800d2dc:	4641      	mov	r1, r8
 800d2de:	f001 fbb1 	bl	800ea44 <fabs>
 800d2e2:	4683      	mov	fp, r0
 800d2e4:	468c      	mov	ip, r1
 800d2e6:	f1ba 0f00 	cmp.w	sl, #0
 800d2ea:	d129      	bne.n	800d340 <__ieee754_pow+0x1c0>
 800d2ec:	b124      	cbz	r4, 800d2f8 <__ieee754_pow+0x178>
 800d2ee:	4b2d      	ldr	r3, [pc, #180]	; (800d3a4 <__ieee754_pow+0x224>)
 800d2f0:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	d123      	bne.n	800d340 <__ieee754_pow+0x1c0>
 800d2f8:	2e00      	cmp	r6, #0
 800d2fa:	da07      	bge.n	800d30c <__ieee754_pow+0x18c>
 800d2fc:	465a      	mov	r2, fp
 800d2fe:	4663      	mov	r3, ip
 800d300:	2000      	movs	r0, #0
 800d302:	4928      	ldr	r1, [pc, #160]	; (800d3a4 <__ieee754_pow+0x224>)
 800d304:	f7f3 fa0a 	bl	800071c <__aeabi_ddiv>
 800d308:	4683      	mov	fp, r0
 800d30a:	468c      	mov	ip, r1
 800d30c:	f1b9 0f00 	cmp.w	r9, #0
 800d310:	daba      	bge.n	800d288 <__ieee754_pow+0x108>
 800d312:	9b00      	ldr	r3, [sp, #0]
 800d314:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d318:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d31c:	4323      	orrs	r3, r4
 800d31e:	d108      	bne.n	800d332 <__ieee754_pow+0x1b2>
 800d320:	465a      	mov	r2, fp
 800d322:	4663      	mov	r3, ip
 800d324:	4658      	mov	r0, fp
 800d326:	4661      	mov	r1, ip
 800d328:	f7f2 ff16 	bl	8000158 <__aeabi_dsub>
 800d32c:	4602      	mov	r2, r0
 800d32e:	460b      	mov	r3, r1
 800d330:	e78e      	b.n	800d250 <__ieee754_pow+0xd0>
 800d332:	9b00      	ldr	r3, [sp, #0]
 800d334:	2b01      	cmp	r3, #1
 800d336:	d1a7      	bne.n	800d288 <__ieee754_pow+0x108>
 800d338:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800d33c:	469c      	mov	ip, r3
 800d33e:	e7a3      	b.n	800d288 <__ieee754_pow+0x108>
 800d340:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800d344:	3b01      	subs	r3, #1
 800d346:	930c      	str	r3, [sp, #48]	; 0x30
 800d348:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d34a:	9b00      	ldr	r3, [sp, #0]
 800d34c:	4313      	orrs	r3, r2
 800d34e:	d104      	bne.n	800d35a <__ieee754_pow+0x1da>
 800d350:	463a      	mov	r2, r7
 800d352:	4643      	mov	r3, r8
 800d354:	4638      	mov	r0, r7
 800d356:	4641      	mov	r1, r8
 800d358:	e7e6      	b.n	800d328 <__ieee754_pow+0x1a8>
 800d35a:	4b15      	ldr	r3, [pc, #84]	; (800d3b0 <__ieee754_pow+0x230>)
 800d35c:	429d      	cmp	r5, r3
 800d35e:	f340 80f9 	ble.w	800d554 <__ieee754_pow+0x3d4>
 800d362:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d366:	429d      	cmp	r5, r3
 800d368:	4b0f      	ldr	r3, [pc, #60]	; (800d3a8 <__ieee754_pow+0x228>)
 800d36a:	dd09      	ble.n	800d380 <__ieee754_pow+0x200>
 800d36c:	429c      	cmp	r4, r3
 800d36e:	dc0c      	bgt.n	800d38a <__ieee754_pow+0x20a>
 800d370:	2e00      	cmp	r6, #0
 800d372:	da85      	bge.n	800d280 <__ieee754_pow+0x100>
 800d374:	a306      	add	r3, pc, #24	; (adr r3, 800d390 <__ieee754_pow+0x210>)
 800d376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d37a:	4610      	mov	r0, r2
 800d37c:	4619      	mov	r1, r3
 800d37e:	e798      	b.n	800d2b2 <__ieee754_pow+0x132>
 800d380:	429c      	cmp	r4, r3
 800d382:	dbf5      	blt.n	800d370 <__ieee754_pow+0x1f0>
 800d384:	4b07      	ldr	r3, [pc, #28]	; (800d3a4 <__ieee754_pow+0x224>)
 800d386:	429c      	cmp	r4, r3
 800d388:	dd14      	ble.n	800d3b4 <__ieee754_pow+0x234>
 800d38a:	2e00      	cmp	r6, #0
 800d38c:	dcf2      	bgt.n	800d374 <__ieee754_pow+0x1f4>
 800d38e:	e777      	b.n	800d280 <__ieee754_pow+0x100>
 800d390:	8800759c 	.word	0x8800759c
 800d394:	7e37e43c 	.word	0x7e37e43c
 800d398:	7ff00000 	.word	0x7ff00000
 800d39c:	0800f120 	.word	0x0800f120
 800d3a0:	433fffff 	.word	0x433fffff
 800d3a4:	3ff00000 	.word	0x3ff00000
 800d3a8:	3fefffff 	.word	0x3fefffff
 800d3ac:	3fe00000 	.word	0x3fe00000
 800d3b0:	41e00000 	.word	0x41e00000
 800d3b4:	4661      	mov	r1, ip
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	4658      	mov	r0, fp
 800d3ba:	4b61      	ldr	r3, [pc, #388]	; (800d540 <__ieee754_pow+0x3c0>)
 800d3bc:	f7f2 fecc 	bl	8000158 <__aeabi_dsub>
 800d3c0:	a355      	add	r3, pc, #340	; (adr r3, 800d518 <__ieee754_pow+0x398>)
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	4604      	mov	r4, r0
 800d3c8:	460d      	mov	r5, r1
 800d3ca:	f7f3 f87d 	bl	80004c8 <__aeabi_dmul>
 800d3ce:	a354      	add	r3, pc, #336	; (adr r3, 800d520 <__ieee754_pow+0x3a0>)
 800d3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d4:	4606      	mov	r6, r0
 800d3d6:	460f      	mov	r7, r1
 800d3d8:	4620      	mov	r0, r4
 800d3da:	4629      	mov	r1, r5
 800d3dc:	f7f3 f874 	bl	80004c8 <__aeabi_dmul>
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	4682      	mov	sl, r0
 800d3e4:	468b      	mov	fp, r1
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	4b56      	ldr	r3, [pc, #344]	; (800d544 <__ieee754_pow+0x3c4>)
 800d3ec:	f7f3 f86c 	bl	80004c8 <__aeabi_dmul>
 800d3f0:	4602      	mov	r2, r0
 800d3f2:	460b      	mov	r3, r1
 800d3f4:	a14c      	add	r1, pc, #304	; (adr r1, 800d528 <__ieee754_pow+0x3a8>)
 800d3f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3fa:	f7f2 fead 	bl	8000158 <__aeabi_dsub>
 800d3fe:	4622      	mov	r2, r4
 800d400:	462b      	mov	r3, r5
 800d402:	f7f3 f861 	bl	80004c8 <__aeabi_dmul>
 800d406:	4602      	mov	r2, r0
 800d408:	460b      	mov	r3, r1
 800d40a:	2000      	movs	r0, #0
 800d40c:	494e      	ldr	r1, [pc, #312]	; (800d548 <__ieee754_pow+0x3c8>)
 800d40e:	f7f2 fea3 	bl	8000158 <__aeabi_dsub>
 800d412:	4622      	mov	r2, r4
 800d414:	462b      	mov	r3, r5
 800d416:	4680      	mov	r8, r0
 800d418:	4689      	mov	r9, r1
 800d41a:	4620      	mov	r0, r4
 800d41c:	4629      	mov	r1, r5
 800d41e:	f7f3 f853 	bl	80004c8 <__aeabi_dmul>
 800d422:	4602      	mov	r2, r0
 800d424:	460b      	mov	r3, r1
 800d426:	4640      	mov	r0, r8
 800d428:	4649      	mov	r1, r9
 800d42a:	f7f3 f84d 	bl	80004c8 <__aeabi_dmul>
 800d42e:	a340      	add	r3, pc, #256	; (adr r3, 800d530 <__ieee754_pow+0x3b0>)
 800d430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d434:	f7f3 f848 	bl	80004c8 <__aeabi_dmul>
 800d438:	4602      	mov	r2, r0
 800d43a:	460b      	mov	r3, r1
 800d43c:	4650      	mov	r0, sl
 800d43e:	4659      	mov	r1, fp
 800d440:	f7f2 fe8a 	bl	8000158 <__aeabi_dsub>
 800d444:	f04f 0a00 	mov.w	sl, #0
 800d448:	4602      	mov	r2, r0
 800d44a:	460b      	mov	r3, r1
 800d44c:	4604      	mov	r4, r0
 800d44e:	460d      	mov	r5, r1
 800d450:	4630      	mov	r0, r6
 800d452:	4639      	mov	r1, r7
 800d454:	f7f2 fe82 	bl	800015c <__adddf3>
 800d458:	4632      	mov	r2, r6
 800d45a:	463b      	mov	r3, r7
 800d45c:	4650      	mov	r0, sl
 800d45e:	468b      	mov	fp, r1
 800d460:	f7f2 fe7a 	bl	8000158 <__aeabi_dsub>
 800d464:	4602      	mov	r2, r0
 800d466:	460b      	mov	r3, r1
 800d468:	4620      	mov	r0, r4
 800d46a:	4629      	mov	r1, r5
 800d46c:	f7f2 fe74 	bl	8000158 <__aeabi_dsub>
 800d470:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d474:	9b00      	ldr	r3, [sp, #0]
 800d476:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d478:	3b01      	subs	r3, #1
 800d47a:	4313      	orrs	r3, r2
 800d47c:	f04f 0600 	mov.w	r6, #0
 800d480:	f04f 0200 	mov.w	r2, #0
 800d484:	bf0c      	ite	eq
 800d486:	4b31      	ldreq	r3, [pc, #196]	; (800d54c <__ieee754_pow+0x3cc>)
 800d488:	4b2d      	ldrne	r3, [pc, #180]	; (800d540 <__ieee754_pow+0x3c0>)
 800d48a:	4604      	mov	r4, r0
 800d48c:	460d      	mov	r5, r1
 800d48e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d492:	e9cd 2300 	strd	r2, r3, [sp]
 800d496:	4632      	mov	r2, r6
 800d498:	463b      	mov	r3, r7
 800d49a:	f7f2 fe5d 	bl	8000158 <__aeabi_dsub>
 800d49e:	4652      	mov	r2, sl
 800d4a0:	465b      	mov	r3, fp
 800d4a2:	f7f3 f811 	bl	80004c8 <__aeabi_dmul>
 800d4a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d4aa:	4680      	mov	r8, r0
 800d4ac:	4689      	mov	r9, r1
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	4629      	mov	r1, r5
 800d4b2:	f7f3 f809 	bl	80004c8 <__aeabi_dmul>
 800d4b6:	4602      	mov	r2, r0
 800d4b8:	460b      	mov	r3, r1
 800d4ba:	4640      	mov	r0, r8
 800d4bc:	4649      	mov	r1, r9
 800d4be:	f7f2 fe4d 	bl	800015c <__adddf3>
 800d4c2:	4632      	mov	r2, r6
 800d4c4:	463b      	mov	r3, r7
 800d4c6:	4680      	mov	r8, r0
 800d4c8:	4689      	mov	r9, r1
 800d4ca:	4650      	mov	r0, sl
 800d4cc:	4659      	mov	r1, fp
 800d4ce:	f7f2 fffb 	bl	80004c8 <__aeabi_dmul>
 800d4d2:	4604      	mov	r4, r0
 800d4d4:	460d      	mov	r5, r1
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	4602      	mov	r2, r0
 800d4da:	4649      	mov	r1, r9
 800d4dc:	4640      	mov	r0, r8
 800d4de:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d4e2:	f7f2 fe3b 	bl	800015c <__adddf3>
 800d4e6:	4b1a      	ldr	r3, [pc, #104]	; (800d550 <__ieee754_pow+0x3d0>)
 800d4e8:	4682      	mov	sl, r0
 800d4ea:	4299      	cmp	r1, r3
 800d4ec:	460f      	mov	r7, r1
 800d4ee:	460e      	mov	r6, r1
 800d4f0:	f340 82ed 	ble.w	800dace <__ieee754_pow+0x94e>
 800d4f4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d4f8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d4fc:	4303      	orrs	r3, r0
 800d4fe:	f000 81e7 	beq.w	800d8d0 <__ieee754_pow+0x750>
 800d502:	a30d      	add	r3, pc, #52	; (adr r3, 800d538 <__ieee754_pow+0x3b8>)
 800d504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d508:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d50c:	f7f2 ffdc 	bl	80004c8 <__aeabi_dmul>
 800d510:	a309      	add	r3, pc, #36	; (adr r3, 800d538 <__ieee754_pow+0x3b8>)
 800d512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d516:	e6cc      	b.n	800d2b2 <__ieee754_pow+0x132>
 800d518:	60000000 	.word	0x60000000
 800d51c:	3ff71547 	.word	0x3ff71547
 800d520:	f85ddf44 	.word	0xf85ddf44
 800d524:	3e54ae0b 	.word	0x3e54ae0b
 800d528:	55555555 	.word	0x55555555
 800d52c:	3fd55555 	.word	0x3fd55555
 800d530:	652b82fe 	.word	0x652b82fe
 800d534:	3ff71547 	.word	0x3ff71547
 800d538:	8800759c 	.word	0x8800759c
 800d53c:	7e37e43c 	.word	0x7e37e43c
 800d540:	3ff00000 	.word	0x3ff00000
 800d544:	3fd00000 	.word	0x3fd00000
 800d548:	3fe00000 	.word	0x3fe00000
 800d54c:	bff00000 	.word	0xbff00000
 800d550:	408fffff 	.word	0x408fffff
 800d554:	4bd4      	ldr	r3, [pc, #848]	; (800d8a8 <__ieee754_pow+0x728>)
 800d556:	2200      	movs	r2, #0
 800d558:	ea09 0303 	and.w	r3, r9, r3
 800d55c:	b943      	cbnz	r3, 800d570 <__ieee754_pow+0x3f0>
 800d55e:	4658      	mov	r0, fp
 800d560:	4661      	mov	r1, ip
 800d562:	4bd2      	ldr	r3, [pc, #840]	; (800d8ac <__ieee754_pow+0x72c>)
 800d564:	f7f2 ffb0 	bl	80004c8 <__aeabi_dmul>
 800d568:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d56c:	4683      	mov	fp, r0
 800d56e:	460c      	mov	r4, r1
 800d570:	1523      	asrs	r3, r4, #20
 800d572:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d576:	4413      	add	r3, r2
 800d578:	930b      	str	r3, [sp, #44]	; 0x2c
 800d57a:	4bcd      	ldr	r3, [pc, #820]	; (800d8b0 <__ieee754_pow+0x730>)
 800d57c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d580:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d584:	429c      	cmp	r4, r3
 800d586:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d58a:	dd08      	ble.n	800d59e <__ieee754_pow+0x41e>
 800d58c:	4bc9      	ldr	r3, [pc, #804]	; (800d8b4 <__ieee754_pow+0x734>)
 800d58e:	429c      	cmp	r4, r3
 800d590:	f340 819c 	ble.w	800d8cc <__ieee754_pow+0x74c>
 800d594:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d596:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d59a:	3301      	adds	r3, #1
 800d59c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d59e:	2600      	movs	r6, #0
 800d5a0:	00f3      	lsls	r3, r6, #3
 800d5a2:	930d      	str	r3, [sp, #52]	; 0x34
 800d5a4:	4bc4      	ldr	r3, [pc, #784]	; (800d8b8 <__ieee754_pow+0x738>)
 800d5a6:	4658      	mov	r0, fp
 800d5a8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d5ac:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d5b0:	4629      	mov	r1, r5
 800d5b2:	461a      	mov	r2, r3
 800d5b4:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800d5b8:	4623      	mov	r3, r4
 800d5ba:	f7f2 fdcd 	bl	8000158 <__aeabi_dsub>
 800d5be:	46da      	mov	sl, fp
 800d5c0:	462b      	mov	r3, r5
 800d5c2:	4652      	mov	r2, sl
 800d5c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800d5c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d5cc:	f7f2 fdc6 	bl	800015c <__adddf3>
 800d5d0:	4602      	mov	r2, r0
 800d5d2:	460b      	mov	r3, r1
 800d5d4:	2000      	movs	r0, #0
 800d5d6:	49b9      	ldr	r1, [pc, #740]	; (800d8bc <__ieee754_pow+0x73c>)
 800d5d8:	f7f3 f8a0 	bl	800071c <__aeabi_ddiv>
 800d5dc:	4602      	mov	r2, r0
 800d5de:	460b      	mov	r3, r1
 800d5e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d5e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d5e8:	f7f2 ff6e 	bl	80004c8 <__aeabi_dmul>
 800d5ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d5f0:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800d5f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	46ab      	mov	fp, r5
 800d5fe:	106d      	asrs	r5, r5, #1
 800d600:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800d604:	9304      	str	r3, [sp, #16]
 800d606:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800d60a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800d60e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800d612:	4640      	mov	r0, r8
 800d614:	4649      	mov	r1, r9
 800d616:	4614      	mov	r4, r2
 800d618:	461d      	mov	r5, r3
 800d61a:	f7f2 ff55 	bl	80004c8 <__aeabi_dmul>
 800d61e:	4602      	mov	r2, r0
 800d620:	460b      	mov	r3, r1
 800d622:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d626:	f7f2 fd97 	bl	8000158 <__aeabi_dsub>
 800d62a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d62e:	4606      	mov	r6, r0
 800d630:	460f      	mov	r7, r1
 800d632:	4620      	mov	r0, r4
 800d634:	4629      	mov	r1, r5
 800d636:	f7f2 fd8f 	bl	8000158 <__aeabi_dsub>
 800d63a:	4602      	mov	r2, r0
 800d63c:	460b      	mov	r3, r1
 800d63e:	4650      	mov	r0, sl
 800d640:	4659      	mov	r1, fp
 800d642:	f7f2 fd89 	bl	8000158 <__aeabi_dsub>
 800d646:	4642      	mov	r2, r8
 800d648:	464b      	mov	r3, r9
 800d64a:	f7f2 ff3d 	bl	80004c8 <__aeabi_dmul>
 800d64e:	4602      	mov	r2, r0
 800d650:	460b      	mov	r3, r1
 800d652:	4630      	mov	r0, r6
 800d654:	4639      	mov	r1, r7
 800d656:	f7f2 fd7f 	bl	8000158 <__aeabi_dsub>
 800d65a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d65e:	f7f2 ff33 	bl	80004c8 <__aeabi_dmul>
 800d662:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d666:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d66a:	4610      	mov	r0, r2
 800d66c:	4619      	mov	r1, r3
 800d66e:	f7f2 ff2b 	bl	80004c8 <__aeabi_dmul>
 800d672:	a37b      	add	r3, pc, #492	; (adr r3, 800d860 <__ieee754_pow+0x6e0>)
 800d674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d678:	4604      	mov	r4, r0
 800d67a:	460d      	mov	r5, r1
 800d67c:	f7f2 ff24 	bl	80004c8 <__aeabi_dmul>
 800d680:	a379      	add	r3, pc, #484	; (adr r3, 800d868 <__ieee754_pow+0x6e8>)
 800d682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d686:	f7f2 fd69 	bl	800015c <__adddf3>
 800d68a:	4622      	mov	r2, r4
 800d68c:	462b      	mov	r3, r5
 800d68e:	f7f2 ff1b 	bl	80004c8 <__aeabi_dmul>
 800d692:	a377      	add	r3, pc, #476	; (adr r3, 800d870 <__ieee754_pow+0x6f0>)
 800d694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d698:	f7f2 fd60 	bl	800015c <__adddf3>
 800d69c:	4622      	mov	r2, r4
 800d69e:	462b      	mov	r3, r5
 800d6a0:	f7f2 ff12 	bl	80004c8 <__aeabi_dmul>
 800d6a4:	a374      	add	r3, pc, #464	; (adr r3, 800d878 <__ieee754_pow+0x6f8>)
 800d6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6aa:	f7f2 fd57 	bl	800015c <__adddf3>
 800d6ae:	4622      	mov	r2, r4
 800d6b0:	462b      	mov	r3, r5
 800d6b2:	f7f2 ff09 	bl	80004c8 <__aeabi_dmul>
 800d6b6:	a372      	add	r3, pc, #456	; (adr r3, 800d880 <__ieee754_pow+0x700>)
 800d6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6bc:	f7f2 fd4e 	bl	800015c <__adddf3>
 800d6c0:	4622      	mov	r2, r4
 800d6c2:	462b      	mov	r3, r5
 800d6c4:	f7f2 ff00 	bl	80004c8 <__aeabi_dmul>
 800d6c8:	a36f      	add	r3, pc, #444	; (adr r3, 800d888 <__ieee754_pow+0x708>)
 800d6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ce:	f7f2 fd45 	bl	800015c <__adddf3>
 800d6d2:	4622      	mov	r2, r4
 800d6d4:	4606      	mov	r6, r0
 800d6d6:	460f      	mov	r7, r1
 800d6d8:	462b      	mov	r3, r5
 800d6da:	4620      	mov	r0, r4
 800d6dc:	4629      	mov	r1, r5
 800d6de:	f7f2 fef3 	bl	80004c8 <__aeabi_dmul>
 800d6e2:	4602      	mov	r2, r0
 800d6e4:	460b      	mov	r3, r1
 800d6e6:	4630      	mov	r0, r6
 800d6e8:	4639      	mov	r1, r7
 800d6ea:	f7f2 feed 	bl	80004c8 <__aeabi_dmul>
 800d6ee:	4604      	mov	r4, r0
 800d6f0:	460d      	mov	r5, r1
 800d6f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d6f6:	4642      	mov	r2, r8
 800d6f8:	464b      	mov	r3, r9
 800d6fa:	f7f2 fd2f 	bl	800015c <__adddf3>
 800d6fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d702:	f7f2 fee1 	bl	80004c8 <__aeabi_dmul>
 800d706:	4622      	mov	r2, r4
 800d708:	462b      	mov	r3, r5
 800d70a:	f7f2 fd27 	bl	800015c <__adddf3>
 800d70e:	4642      	mov	r2, r8
 800d710:	4606      	mov	r6, r0
 800d712:	460f      	mov	r7, r1
 800d714:	464b      	mov	r3, r9
 800d716:	4640      	mov	r0, r8
 800d718:	4649      	mov	r1, r9
 800d71a:	f7f2 fed5 	bl	80004c8 <__aeabi_dmul>
 800d71e:	2200      	movs	r2, #0
 800d720:	4b67      	ldr	r3, [pc, #412]	; (800d8c0 <__ieee754_pow+0x740>)
 800d722:	4682      	mov	sl, r0
 800d724:	468b      	mov	fp, r1
 800d726:	f7f2 fd19 	bl	800015c <__adddf3>
 800d72a:	4632      	mov	r2, r6
 800d72c:	463b      	mov	r3, r7
 800d72e:	f7f2 fd15 	bl	800015c <__adddf3>
 800d732:	9c04      	ldr	r4, [sp, #16]
 800d734:	460d      	mov	r5, r1
 800d736:	4622      	mov	r2, r4
 800d738:	460b      	mov	r3, r1
 800d73a:	4640      	mov	r0, r8
 800d73c:	4649      	mov	r1, r9
 800d73e:	f7f2 fec3 	bl	80004c8 <__aeabi_dmul>
 800d742:	2200      	movs	r2, #0
 800d744:	4680      	mov	r8, r0
 800d746:	4689      	mov	r9, r1
 800d748:	4620      	mov	r0, r4
 800d74a:	4629      	mov	r1, r5
 800d74c:	4b5c      	ldr	r3, [pc, #368]	; (800d8c0 <__ieee754_pow+0x740>)
 800d74e:	f7f2 fd03 	bl	8000158 <__aeabi_dsub>
 800d752:	4652      	mov	r2, sl
 800d754:	465b      	mov	r3, fp
 800d756:	f7f2 fcff 	bl	8000158 <__aeabi_dsub>
 800d75a:	4602      	mov	r2, r0
 800d75c:	460b      	mov	r3, r1
 800d75e:	4630      	mov	r0, r6
 800d760:	4639      	mov	r1, r7
 800d762:	f7f2 fcf9 	bl	8000158 <__aeabi_dsub>
 800d766:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d76a:	f7f2 fead 	bl	80004c8 <__aeabi_dmul>
 800d76e:	4622      	mov	r2, r4
 800d770:	4606      	mov	r6, r0
 800d772:	460f      	mov	r7, r1
 800d774:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d778:	462b      	mov	r3, r5
 800d77a:	f7f2 fea5 	bl	80004c8 <__aeabi_dmul>
 800d77e:	4602      	mov	r2, r0
 800d780:	460b      	mov	r3, r1
 800d782:	4630      	mov	r0, r6
 800d784:	4639      	mov	r1, r7
 800d786:	f7f2 fce9 	bl	800015c <__adddf3>
 800d78a:	4606      	mov	r6, r0
 800d78c:	460f      	mov	r7, r1
 800d78e:	4602      	mov	r2, r0
 800d790:	460b      	mov	r3, r1
 800d792:	4640      	mov	r0, r8
 800d794:	4649      	mov	r1, r9
 800d796:	f7f2 fce1 	bl	800015c <__adddf3>
 800d79a:	a33d      	add	r3, pc, #244	; (adr r3, 800d890 <__ieee754_pow+0x710>)
 800d79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a0:	9c04      	ldr	r4, [sp, #16]
 800d7a2:	460d      	mov	r5, r1
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	f7f2 fe8f 	bl	80004c8 <__aeabi_dmul>
 800d7aa:	4642      	mov	r2, r8
 800d7ac:	464b      	mov	r3, r9
 800d7ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	4629      	mov	r1, r5
 800d7b6:	f7f2 fccf 	bl	8000158 <__aeabi_dsub>
 800d7ba:	4602      	mov	r2, r0
 800d7bc:	460b      	mov	r3, r1
 800d7be:	4630      	mov	r0, r6
 800d7c0:	4639      	mov	r1, r7
 800d7c2:	f7f2 fcc9 	bl	8000158 <__aeabi_dsub>
 800d7c6:	a334      	add	r3, pc, #208	; (adr r3, 800d898 <__ieee754_pow+0x718>)
 800d7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7cc:	f7f2 fe7c 	bl	80004c8 <__aeabi_dmul>
 800d7d0:	a333      	add	r3, pc, #204	; (adr r3, 800d8a0 <__ieee754_pow+0x720>)
 800d7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d6:	4606      	mov	r6, r0
 800d7d8:	460f      	mov	r7, r1
 800d7da:	4620      	mov	r0, r4
 800d7dc:	4629      	mov	r1, r5
 800d7de:	f7f2 fe73 	bl	80004c8 <__aeabi_dmul>
 800d7e2:	4602      	mov	r2, r0
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	4639      	mov	r1, r7
 800d7ea:	f7f2 fcb7 	bl	800015c <__adddf3>
 800d7ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d7f0:	4b34      	ldr	r3, [pc, #208]	; (800d8c4 <__ieee754_pow+0x744>)
 800d7f2:	4413      	add	r3, r2
 800d7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7f8:	f7f2 fcb0 	bl	800015c <__adddf3>
 800d7fc:	4680      	mov	r8, r0
 800d7fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d800:	4689      	mov	r9, r1
 800d802:	f7f2 fdf7 	bl	80003f4 <__aeabi_i2d>
 800d806:	4604      	mov	r4, r0
 800d808:	460d      	mov	r5, r1
 800d80a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d80c:	4b2e      	ldr	r3, [pc, #184]	; (800d8c8 <__ieee754_pow+0x748>)
 800d80e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d812:	4413      	add	r3, r2
 800d814:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d818:	4642      	mov	r2, r8
 800d81a:	464b      	mov	r3, r9
 800d81c:	f7f2 fc9e 	bl	800015c <__adddf3>
 800d820:	4632      	mov	r2, r6
 800d822:	463b      	mov	r3, r7
 800d824:	f7f2 fc9a 	bl	800015c <__adddf3>
 800d828:	4622      	mov	r2, r4
 800d82a:	462b      	mov	r3, r5
 800d82c:	f7f2 fc96 	bl	800015c <__adddf3>
 800d830:	f8dd a010 	ldr.w	sl, [sp, #16]
 800d834:	4622      	mov	r2, r4
 800d836:	462b      	mov	r3, r5
 800d838:	4650      	mov	r0, sl
 800d83a:	468b      	mov	fp, r1
 800d83c:	f7f2 fc8c 	bl	8000158 <__aeabi_dsub>
 800d840:	4632      	mov	r2, r6
 800d842:	463b      	mov	r3, r7
 800d844:	f7f2 fc88 	bl	8000158 <__aeabi_dsub>
 800d848:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d84c:	f7f2 fc84 	bl	8000158 <__aeabi_dsub>
 800d850:	4602      	mov	r2, r0
 800d852:	460b      	mov	r3, r1
 800d854:	4640      	mov	r0, r8
 800d856:	4649      	mov	r1, r9
 800d858:	e608      	b.n	800d46c <__ieee754_pow+0x2ec>
 800d85a:	bf00      	nop
 800d85c:	f3af 8000 	nop.w
 800d860:	4a454eef 	.word	0x4a454eef
 800d864:	3fca7e28 	.word	0x3fca7e28
 800d868:	93c9db65 	.word	0x93c9db65
 800d86c:	3fcd864a 	.word	0x3fcd864a
 800d870:	a91d4101 	.word	0xa91d4101
 800d874:	3fd17460 	.word	0x3fd17460
 800d878:	518f264d 	.word	0x518f264d
 800d87c:	3fd55555 	.word	0x3fd55555
 800d880:	db6fabff 	.word	0xdb6fabff
 800d884:	3fdb6db6 	.word	0x3fdb6db6
 800d888:	33333303 	.word	0x33333303
 800d88c:	3fe33333 	.word	0x3fe33333
 800d890:	e0000000 	.word	0xe0000000
 800d894:	3feec709 	.word	0x3feec709
 800d898:	dc3a03fd 	.word	0xdc3a03fd
 800d89c:	3feec709 	.word	0x3feec709
 800d8a0:	145b01f5 	.word	0x145b01f5
 800d8a4:	be3e2fe0 	.word	0xbe3e2fe0
 800d8a8:	7ff00000 	.word	0x7ff00000
 800d8ac:	43400000 	.word	0x43400000
 800d8b0:	0003988e 	.word	0x0003988e
 800d8b4:	000bb679 	.word	0x000bb679
 800d8b8:	0800f128 	.word	0x0800f128
 800d8bc:	3ff00000 	.word	0x3ff00000
 800d8c0:	40080000 	.word	0x40080000
 800d8c4:	0800f148 	.word	0x0800f148
 800d8c8:	0800f138 	.word	0x0800f138
 800d8cc:	2601      	movs	r6, #1
 800d8ce:	e667      	b.n	800d5a0 <__ieee754_pow+0x420>
 800d8d0:	a39d      	add	r3, pc, #628	; (adr r3, 800db48 <__ieee754_pow+0x9c8>)
 800d8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d6:	4640      	mov	r0, r8
 800d8d8:	4649      	mov	r1, r9
 800d8da:	f7f2 fc3f 	bl	800015c <__adddf3>
 800d8de:	4622      	mov	r2, r4
 800d8e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8e4:	462b      	mov	r3, r5
 800d8e6:	4650      	mov	r0, sl
 800d8e8:	4639      	mov	r1, r7
 800d8ea:	f7f2 fc35 	bl	8000158 <__aeabi_dsub>
 800d8ee:	4602      	mov	r2, r0
 800d8f0:	460b      	mov	r3, r1
 800d8f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8f6:	f7f3 f877 	bl	80009e8 <__aeabi_dcmpgt>
 800d8fa:	2800      	cmp	r0, #0
 800d8fc:	f47f ae01 	bne.w	800d502 <__ieee754_pow+0x382>
 800d900:	4aa5      	ldr	r2, [pc, #660]	; (800db98 <__ieee754_pow+0xa18>)
 800d902:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800d906:	4293      	cmp	r3, r2
 800d908:	f340 8103 	ble.w	800db12 <__ieee754_pow+0x992>
 800d90c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d910:	2000      	movs	r0, #0
 800d912:	151b      	asrs	r3, r3, #20
 800d914:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d918:	fa4a f303 	asr.w	r3, sl, r3
 800d91c:	4433      	add	r3, r6
 800d91e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d922:	4f9e      	ldr	r7, [pc, #632]	; (800db9c <__ieee754_pow+0xa1c>)
 800d924:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d928:	4117      	asrs	r7, r2
 800d92a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d92e:	ea23 0107 	bic.w	r1, r3, r7
 800d932:	f1c2 0214 	rsb	r2, r2, #20
 800d936:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d93a:	460b      	mov	r3, r1
 800d93c:	fa4a fa02 	asr.w	sl, sl, r2
 800d940:	2e00      	cmp	r6, #0
 800d942:	4602      	mov	r2, r0
 800d944:	4629      	mov	r1, r5
 800d946:	4620      	mov	r0, r4
 800d948:	bfb8      	it	lt
 800d94a:	f1ca 0a00 	rsblt	sl, sl, #0
 800d94e:	f7f2 fc03 	bl	8000158 <__aeabi_dsub>
 800d952:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d95a:	2400      	movs	r4, #0
 800d95c:	4642      	mov	r2, r8
 800d95e:	464b      	mov	r3, r9
 800d960:	f7f2 fbfc 	bl	800015c <__adddf3>
 800d964:	a37a      	add	r3, pc, #488	; (adr r3, 800db50 <__ieee754_pow+0x9d0>)
 800d966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d96a:	4620      	mov	r0, r4
 800d96c:	460d      	mov	r5, r1
 800d96e:	f7f2 fdab 	bl	80004c8 <__aeabi_dmul>
 800d972:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d976:	4606      	mov	r6, r0
 800d978:	460f      	mov	r7, r1
 800d97a:	4620      	mov	r0, r4
 800d97c:	4629      	mov	r1, r5
 800d97e:	f7f2 fbeb 	bl	8000158 <__aeabi_dsub>
 800d982:	4602      	mov	r2, r0
 800d984:	460b      	mov	r3, r1
 800d986:	4640      	mov	r0, r8
 800d988:	4649      	mov	r1, r9
 800d98a:	f7f2 fbe5 	bl	8000158 <__aeabi_dsub>
 800d98e:	a372      	add	r3, pc, #456	; (adr r3, 800db58 <__ieee754_pow+0x9d8>)
 800d990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d994:	f7f2 fd98 	bl	80004c8 <__aeabi_dmul>
 800d998:	a371      	add	r3, pc, #452	; (adr r3, 800db60 <__ieee754_pow+0x9e0>)
 800d99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99e:	4680      	mov	r8, r0
 800d9a0:	4689      	mov	r9, r1
 800d9a2:	4620      	mov	r0, r4
 800d9a4:	4629      	mov	r1, r5
 800d9a6:	f7f2 fd8f 	bl	80004c8 <__aeabi_dmul>
 800d9aa:	4602      	mov	r2, r0
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	4640      	mov	r0, r8
 800d9b0:	4649      	mov	r1, r9
 800d9b2:	f7f2 fbd3 	bl	800015c <__adddf3>
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	460d      	mov	r5, r1
 800d9ba:	4602      	mov	r2, r0
 800d9bc:	460b      	mov	r3, r1
 800d9be:	4630      	mov	r0, r6
 800d9c0:	4639      	mov	r1, r7
 800d9c2:	f7f2 fbcb 	bl	800015c <__adddf3>
 800d9c6:	4632      	mov	r2, r6
 800d9c8:	463b      	mov	r3, r7
 800d9ca:	4680      	mov	r8, r0
 800d9cc:	4689      	mov	r9, r1
 800d9ce:	f7f2 fbc3 	bl	8000158 <__aeabi_dsub>
 800d9d2:	4602      	mov	r2, r0
 800d9d4:	460b      	mov	r3, r1
 800d9d6:	4620      	mov	r0, r4
 800d9d8:	4629      	mov	r1, r5
 800d9da:	f7f2 fbbd 	bl	8000158 <__aeabi_dsub>
 800d9de:	4642      	mov	r2, r8
 800d9e0:	4606      	mov	r6, r0
 800d9e2:	460f      	mov	r7, r1
 800d9e4:	464b      	mov	r3, r9
 800d9e6:	4640      	mov	r0, r8
 800d9e8:	4649      	mov	r1, r9
 800d9ea:	f7f2 fd6d 	bl	80004c8 <__aeabi_dmul>
 800d9ee:	a35e      	add	r3, pc, #376	; (adr r3, 800db68 <__ieee754_pow+0x9e8>)
 800d9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f4:	4604      	mov	r4, r0
 800d9f6:	460d      	mov	r5, r1
 800d9f8:	f7f2 fd66 	bl	80004c8 <__aeabi_dmul>
 800d9fc:	a35c      	add	r3, pc, #368	; (adr r3, 800db70 <__ieee754_pow+0x9f0>)
 800d9fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da02:	f7f2 fba9 	bl	8000158 <__aeabi_dsub>
 800da06:	4622      	mov	r2, r4
 800da08:	462b      	mov	r3, r5
 800da0a:	f7f2 fd5d 	bl	80004c8 <__aeabi_dmul>
 800da0e:	a35a      	add	r3, pc, #360	; (adr r3, 800db78 <__ieee754_pow+0x9f8>)
 800da10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da14:	f7f2 fba2 	bl	800015c <__adddf3>
 800da18:	4622      	mov	r2, r4
 800da1a:	462b      	mov	r3, r5
 800da1c:	f7f2 fd54 	bl	80004c8 <__aeabi_dmul>
 800da20:	a357      	add	r3, pc, #348	; (adr r3, 800db80 <__ieee754_pow+0xa00>)
 800da22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da26:	f7f2 fb97 	bl	8000158 <__aeabi_dsub>
 800da2a:	4622      	mov	r2, r4
 800da2c:	462b      	mov	r3, r5
 800da2e:	f7f2 fd4b 	bl	80004c8 <__aeabi_dmul>
 800da32:	a355      	add	r3, pc, #340	; (adr r3, 800db88 <__ieee754_pow+0xa08>)
 800da34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da38:	f7f2 fb90 	bl	800015c <__adddf3>
 800da3c:	4622      	mov	r2, r4
 800da3e:	462b      	mov	r3, r5
 800da40:	f7f2 fd42 	bl	80004c8 <__aeabi_dmul>
 800da44:	4602      	mov	r2, r0
 800da46:	460b      	mov	r3, r1
 800da48:	4640      	mov	r0, r8
 800da4a:	4649      	mov	r1, r9
 800da4c:	f7f2 fb84 	bl	8000158 <__aeabi_dsub>
 800da50:	4604      	mov	r4, r0
 800da52:	460d      	mov	r5, r1
 800da54:	4602      	mov	r2, r0
 800da56:	460b      	mov	r3, r1
 800da58:	4640      	mov	r0, r8
 800da5a:	4649      	mov	r1, r9
 800da5c:	f7f2 fd34 	bl	80004c8 <__aeabi_dmul>
 800da60:	2200      	movs	r2, #0
 800da62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800da6a:	4620      	mov	r0, r4
 800da6c:	4629      	mov	r1, r5
 800da6e:	f7f2 fb73 	bl	8000158 <__aeabi_dsub>
 800da72:	4602      	mov	r2, r0
 800da74:	460b      	mov	r3, r1
 800da76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da7a:	f7f2 fe4f 	bl	800071c <__aeabi_ddiv>
 800da7e:	4632      	mov	r2, r6
 800da80:	4604      	mov	r4, r0
 800da82:	460d      	mov	r5, r1
 800da84:	463b      	mov	r3, r7
 800da86:	4640      	mov	r0, r8
 800da88:	4649      	mov	r1, r9
 800da8a:	f7f2 fd1d 	bl	80004c8 <__aeabi_dmul>
 800da8e:	4632      	mov	r2, r6
 800da90:	463b      	mov	r3, r7
 800da92:	f7f2 fb63 	bl	800015c <__adddf3>
 800da96:	4602      	mov	r2, r0
 800da98:	460b      	mov	r3, r1
 800da9a:	4620      	mov	r0, r4
 800da9c:	4629      	mov	r1, r5
 800da9e:	f7f2 fb5b 	bl	8000158 <__aeabi_dsub>
 800daa2:	4642      	mov	r2, r8
 800daa4:	464b      	mov	r3, r9
 800daa6:	f7f2 fb57 	bl	8000158 <__aeabi_dsub>
 800daaa:	4602      	mov	r2, r0
 800daac:	460b      	mov	r3, r1
 800daae:	2000      	movs	r0, #0
 800dab0:	493b      	ldr	r1, [pc, #236]	; (800dba0 <__ieee754_pow+0xa20>)
 800dab2:	f7f2 fb51 	bl	8000158 <__aeabi_dsub>
 800dab6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800daba:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800dabe:	da2b      	bge.n	800db18 <__ieee754_pow+0x998>
 800dac0:	4652      	mov	r2, sl
 800dac2:	f001 f859 	bl	800eb78 <scalbn>
 800dac6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800daca:	f7ff bbf2 	b.w	800d2b2 <__ieee754_pow+0x132>
 800dace:	4b35      	ldr	r3, [pc, #212]	; (800dba4 <__ieee754_pow+0xa24>)
 800dad0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800dad4:	429f      	cmp	r7, r3
 800dad6:	f77f af13 	ble.w	800d900 <__ieee754_pow+0x780>
 800dada:	4b33      	ldr	r3, [pc, #204]	; (800dba8 <__ieee754_pow+0xa28>)
 800dadc:	440b      	add	r3, r1
 800dade:	4303      	orrs	r3, r0
 800dae0:	d00b      	beq.n	800dafa <__ieee754_pow+0x97a>
 800dae2:	a32b      	add	r3, pc, #172	; (adr r3, 800db90 <__ieee754_pow+0xa10>)
 800dae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800daec:	f7f2 fcec 	bl	80004c8 <__aeabi_dmul>
 800daf0:	a327      	add	r3, pc, #156	; (adr r3, 800db90 <__ieee754_pow+0xa10>)
 800daf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf6:	f7ff bbdc 	b.w	800d2b2 <__ieee754_pow+0x132>
 800dafa:	4622      	mov	r2, r4
 800dafc:	462b      	mov	r3, r5
 800dafe:	f7f2 fb2b 	bl	8000158 <__aeabi_dsub>
 800db02:	4642      	mov	r2, r8
 800db04:	464b      	mov	r3, r9
 800db06:	f7f2 ff65 	bl	80009d4 <__aeabi_dcmpge>
 800db0a:	2800      	cmp	r0, #0
 800db0c:	f43f aef8 	beq.w	800d900 <__ieee754_pow+0x780>
 800db10:	e7e7      	b.n	800dae2 <__ieee754_pow+0x962>
 800db12:	f04f 0a00 	mov.w	sl, #0
 800db16:	e71e      	b.n	800d956 <__ieee754_pow+0x7d6>
 800db18:	4621      	mov	r1, r4
 800db1a:	e7d4      	b.n	800dac6 <__ieee754_pow+0x946>
 800db1c:	f04f 0b00 	mov.w	fp, #0
 800db20:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800dba0 <__ieee754_pow+0xa20>
 800db24:	f7ff bbb0 	b.w	800d288 <__ieee754_pow+0x108>
 800db28:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800db2c:	f7ff bbac 	b.w	800d288 <__ieee754_pow+0x108>
 800db30:	4638      	mov	r0, r7
 800db32:	4641      	mov	r1, r8
 800db34:	f7ff bbbf 	b.w	800d2b6 <__ieee754_pow+0x136>
 800db38:	9200      	str	r2, [sp, #0]
 800db3a:	f7ff bb7f 	b.w	800d23c <__ieee754_pow+0xbc>
 800db3e:	2300      	movs	r3, #0
 800db40:	f7ff bb69 	b.w	800d216 <__ieee754_pow+0x96>
 800db44:	f3af 8000 	nop.w
 800db48:	652b82fe 	.word	0x652b82fe
 800db4c:	3c971547 	.word	0x3c971547
 800db50:	00000000 	.word	0x00000000
 800db54:	3fe62e43 	.word	0x3fe62e43
 800db58:	fefa39ef 	.word	0xfefa39ef
 800db5c:	3fe62e42 	.word	0x3fe62e42
 800db60:	0ca86c39 	.word	0x0ca86c39
 800db64:	be205c61 	.word	0xbe205c61
 800db68:	72bea4d0 	.word	0x72bea4d0
 800db6c:	3e663769 	.word	0x3e663769
 800db70:	c5d26bf1 	.word	0xc5d26bf1
 800db74:	3ebbbd41 	.word	0x3ebbbd41
 800db78:	af25de2c 	.word	0xaf25de2c
 800db7c:	3f11566a 	.word	0x3f11566a
 800db80:	16bebd93 	.word	0x16bebd93
 800db84:	3f66c16c 	.word	0x3f66c16c
 800db88:	5555553e 	.word	0x5555553e
 800db8c:	3fc55555 	.word	0x3fc55555
 800db90:	c2f8f359 	.word	0xc2f8f359
 800db94:	01a56e1f 	.word	0x01a56e1f
 800db98:	3fe00000 	.word	0x3fe00000
 800db9c:	000fffff 	.word	0x000fffff
 800dba0:	3ff00000 	.word	0x3ff00000
 800dba4:	4090cbff 	.word	0x4090cbff
 800dba8:	3f6f3400 	.word	0x3f6f3400

0800dbac <__ieee754_sqrt>:
 800dbac:	f8df c150 	ldr.w	ip, [pc, #336]	; 800dd00 <__ieee754_sqrt+0x154>
 800dbb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbb4:	ea3c 0c01 	bics.w	ip, ip, r1
 800dbb8:	460b      	mov	r3, r1
 800dbba:	4606      	mov	r6, r0
 800dbbc:	460d      	mov	r5, r1
 800dbbe:	460a      	mov	r2, r1
 800dbc0:	4607      	mov	r7, r0
 800dbc2:	4604      	mov	r4, r0
 800dbc4:	d10e      	bne.n	800dbe4 <__ieee754_sqrt+0x38>
 800dbc6:	4602      	mov	r2, r0
 800dbc8:	f7f2 fc7e 	bl	80004c8 <__aeabi_dmul>
 800dbcc:	4602      	mov	r2, r0
 800dbce:	460b      	mov	r3, r1
 800dbd0:	4630      	mov	r0, r6
 800dbd2:	4629      	mov	r1, r5
 800dbd4:	f7f2 fac2 	bl	800015c <__adddf3>
 800dbd8:	4606      	mov	r6, r0
 800dbda:	460d      	mov	r5, r1
 800dbdc:	4630      	mov	r0, r6
 800dbde:	4629      	mov	r1, r5
 800dbe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbe4:	2900      	cmp	r1, #0
 800dbe6:	dc0d      	bgt.n	800dc04 <__ieee754_sqrt+0x58>
 800dbe8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800dbec:	ea5c 0707 	orrs.w	r7, ip, r7
 800dbf0:	d0f4      	beq.n	800dbdc <__ieee754_sqrt+0x30>
 800dbf2:	b139      	cbz	r1, 800dc04 <__ieee754_sqrt+0x58>
 800dbf4:	4602      	mov	r2, r0
 800dbf6:	f7f2 faaf 	bl	8000158 <__aeabi_dsub>
 800dbfa:	4602      	mov	r2, r0
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	f7f2 fd8d 	bl	800071c <__aeabi_ddiv>
 800dc02:	e7e9      	b.n	800dbd8 <__ieee754_sqrt+0x2c>
 800dc04:	1512      	asrs	r2, r2, #20
 800dc06:	d074      	beq.n	800dcf2 <__ieee754_sqrt+0x146>
 800dc08:	2000      	movs	r0, #0
 800dc0a:	07d5      	lsls	r5, r2, #31
 800dc0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc10:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800dc14:	bf5e      	ittt	pl
 800dc16:	0fe3      	lsrpl	r3, r4, #31
 800dc18:	0064      	lslpl	r4, r4, #1
 800dc1a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800dc1e:	0fe3      	lsrs	r3, r4, #31
 800dc20:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800dc24:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800dc28:	2516      	movs	r5, #22
 800dc2a:	4601      	mov	r1, r0
 800dc2c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800dc30:	1076      	asrs	r6, r6, #1
 800dc32:	0064      	lsls	r4, r4, #1
 800dc34:	188f      	adds	r7, r1, r2
 800dc36:	429f      	cmp	r7, r3
 800dc38:	bfde      	ittt	le
 800dc3a:	1bdb      	suble	r3, r3, r7
 800dc3c:	18b9      	addle	r1, r7, r2
 800dc3e:	1880      	addle	r0, r0, r2
 800dc40:	005b      	lsls	r3, r3, #1
 800dc42:	3d01      	subs	r5, #1
 800dc44:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800dc48:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800dc4c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800dc50:	d1f0      	bne.n	800dc34 <__ieee754_sqrt+0x88>
 800dc52:	462a      	mov	r2, r5
 800dc54:	f04f 0e20 	mov.w	lr, #32
 800dc58:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800dc5c:	428b      	cmp	r3, r1
 800dc5e:	eb07 0c05 	add.w	ip, r7, r5
 800dc62:	dc02      	bgt.n	800dc6a <__ieee754_sqrt+0xbe>
 800dc64:	d113      	bne.n	800dc8e <__ieee754_sqrt+0xe2>
 800dc66:	45a4      	cmp	ip, r4
 800dc68:	d811      	bhi.n	800dc8e <__ieee754_sqrt+0xe2>
 800dc6a:	f1bc 0f00 	cmp.w	ip, #0
 800dc6e:	eb0c 0507 	add.w	r5, ip, r7
 800dc72:	da43      	bge.n	800dcfc <__ieee754_sqrt+0x150>
 800dc74:	2d00      	cmp	r5, #0
 800dc76:	db41      	blt.n	800dcfc <__ieee754_sqrt+0x150>
 800dc78:	f101 0801 	add.w	r8, r1, #1
 800dc7c:	1a5b      	subs	r3, r3, r1
 800dc7e:	4641      	mov	r1, r8
 800dc80:	45a4      	cmp	ip, r4
 800dc82:	bf88      	it	hi
 800dc84:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800dc88:	eba4 040c 	sub.w	r4, r4, ip
 800dc8c:	443a      	add	r2, r7
 800dc8e:	005b      	lsls	r3, r3, #1
 800dc90:	f1be 0e01 	subs.w	lr, lr, #1
 800dc94:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800dc98:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800dc9c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800dca0:	d1dc      	bne.n	800dc5c <__ieee754_sqrt+0xb0>
 800dca2:	4323      	orrs	r3, r4
 800dca4:	d006      	beq.n	800dcb4 <__ieee754_sqrt+0x108>
 800dca6:	1c54      	adds	r4, r2, #1
 800dca8:	bf0b      	itete	eq
 800dcaa:	4672      	moveq	r2, lr
 800dcac:	3201      	addne	r2, #1
 800dcae:	3001      	addeq	r0, #1
 800dcb0:	f022 0201 	bicne.w	r2, r2, #1
 800dcb4:	1043      	asrs	r3, r0, #1
 800dcb6:	07c1      	lsls	r1, r0, #31
 800dcb8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800dcbc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800dcc0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800dcc4:	bf48      	it	mi
 800dcc6:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800dcca:	4610      	mov	r0, r2
 800dccc:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800dcd0:	e782      	b.n	800dbd8 <__ieee754_sqrt+0x2c>
 800dcd2:	0ae3      	lsrs	r3, r4, #11
 800dcd4:	3915      	subs	r1, #21
 800dcd6:	0564      	lsls	r4, r4, #21
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d0fa      	beq.n	800dcd2 <__ieee754_sqrt+0x126>
 800dcdc:	02de      	lsls	r6, r3, #11
 800dcde:	d50a      	bpl.n	800dcf6 <__ieee754_sqrt+0x14a>
 800dce0:	f1c2 0020 	rsb	r0, r2, #32
 800dce4:	fa24 f000 	lsr.w	r0, r4, r0
 800dce8:	1e55      	subs	r5, r2, #1
 800dcea:	4094      	lsls	r4, r2
 800dcec:	4303      	orrs	r3, r0
 800dcee:	1b4a      	subs	r2, r1, r5
 800dcf0:	e78a      	b.n	800dc08 <__ieee754_sqrt+0x5c>
 800dcf2:	4611      	mov	r1, r2
 800dcf4:	e7f0      	b.n	800dcd8 <__ieee754_sqrt+0x12c>
 800dcf6:	005b      	lsls	r3, r3, #1
 800dcf8:	3201      	adds	r2, #1
 800dcfa:	e7ef      	b.n	800dcdc <__ieee754_sqrt+0x130>
 800dcfc:	4688      	mov	r8, r1
 800dcfe:	e7bd      	b.n	800dc7c <__ieee754_sqrt+0xd0>
 800dd00:	7ff00000 	.word	0x7ff00000

0800dd04 <__ieee754_asinf>:
 800dd04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd08:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800dd0c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800dd10:	4604      	mov	r4, r0
 800dd12:	4605      	mov	r5, r0
 800dd14:	d10c      	bne.n	800dd30 <__ieee754_asinf+0x2c>
 800dd16:	498d      	ldr	r1, [pc, #564]	; (800df4c <__ieee754_asinf+0x248>)
 800dd18:	f7f3 f80c 	bl	8000d34 <__aeabi_fmul>
 800dd1c:	498c      	ldr	r1, [pc, #560]	; (800df50 <__ieee754_asinf+0x24c>)
 800dd1e:	4605      	mov	r5, r0
 800dd20:	4620      	mov	r0, r4
 800dd22:	f7f3 f807 	bl	8000d34 <__aeabi_fmul>
 800dd26:	4601      	mov	r1, r0
 800dd28:	4628      	mov	r0, r5
 800dd2a:	f7f2 fefb 	bl	8000b24 <__addsf3>
 800dd2e:	e006      	b.n	800dd3e <__ieee754_asinf+0x3a>
 800dd30:	dd07      	ble.n	800dd42 <__ieee754_asinf+0x3e>
 800dd32:	4601      	mov	r1, r0
 800dd34:	f7f2 fef4 	bl	8000b20 <__aeabi_fsub>
 800dd38:	4601      	mov	r1, r0
 800dd3a:	f7f3 f8af 	bl	8000e9c <__aeabi_fdiv>
 800dd3e:	4604      	mov	r4, r0
 800dd40:	e00e      	b.n	800dd60 <__ieee754_asinf+0x5c>
 800dd42:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800dd46:	da58      	bge.n	800ddfa <__ieee754_asinf+0xf6>
 800dd48:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 800dd4c:	da0b      	bge.n	800dd66 <__ieee754_asinf+0x62>
 800dd4e:	4981      	ldr	r1, [pc, #516]	; (800df54 <__ieee754_asinf+0x250>)
 800dd50:	f7f2 fee8 	bl	8000b24 <__addsf3>
 800dd54:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dd58:	f7f3 f9a8 	bl	80010ac <__aeabi_fcmpgt>
 800dd5c:	2800      	cmp	r0, #0
 800dd5e:	d04c      	beq.n	800ddfa <__ieee754_asinf+0xf6>
 800dd60:	4620      	mov	r0, r4
 800dd62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd66:	4601      	mov	r1, r0
 800dd68:	f7f2 ffe4 	bl	8000d34 <__aeabi_fmul>
 800dd6c:	4605      	mov	r5, r0
 800dd6e:	497a      	ldr	r1, [pc, #488]	; (800df58 <__ieee754_asinf+0x254>)
 800dd70:	f7f2 ffe0 	bl	8000d34 <__aeabi_fmul>
 800dd74:	4979      	ldr	r1, [pc, #484]	; (800df5c <__ieee754_asinf+0x258>)
 800dd76:	f7f2 fed5 	bl	8000b24 <__addsf3>
 800dd7a:	4629      	mov	r1, r5
 800dd7c:	f7f2 ffda 	bl	8000d34 <__aeabi_fmul>
 800dd80:	4977      	ldr	r1, [pc, #476]	; (800df60 <__ieee754_asinf+0x25c>)
 800dd82:	f7f2 fecd 	bl	8000b20 <__aeabi_fsub>
 800dd86:	4629      	mov	r1, r5
 800dd88:	f7f2 ffd4 	bl	8000d34 <__aeabi_fmul>
 800dd8c:	4975      	ldr	r1, [pc, #468]	; (800df64 <__ieee754_asinf+0x260>)
 800dd8e:	f7f2 fec9 	bl	8000b24 <__addsf3>
 800dd92:	4629      	mov	r1, r5
 800dd94:	f7f2 ffce 	bl	8000d34 <__aeabi_fmul>
 800dd98:	4973      	ldr	r1, [pc, #460]	; (800df68 <__ieee754_asinf+0x264>)
 800dd9a:	f7f2 fec1 	bl	8000b20 <__aeabi_fsub>
 800dd9e:	4629      	mov	r1, r5
 800dda0:	f7f2 ffc8 	bl	8000d34 <__aeabi_fmul>
 800dda4:	4971      	ldr	r1, [pc, #452]	; (800df6c <__ieee754_asinf+0x268>)
 800dda6:	f7f2 febd 	bl	8000b24 <__addsf3>
 800ddaa:	4629      	mov	r1, r5
 800ddac:	f7f2 ffc2 	bl	8000d34 <__aeabi_fmul>
 800ddb0:	496f      	ldr	r1, [pc, #444]	; (800df70 <__ieee754_asinf+0x26c>)
 800ddb2:	4606      	mov	r6, r0
 800ddb4:	4628      	mov	r0, r5
 800ddb6:	f7f2 ffbd 	bl	8000d34 <__aeabi_fmul>
 800ddba:	496e      	ldr	r1, [pc, #440]	; (800df74 <__ieee754_asinf+0x270>)
 800ddbc:	f7f2 feb0 	bl	8000b20 <__aeabi_fsub>
 800ddc0:	4629      	mov	r1, r5
 800ddc2:	f7f2 ffb7 	bl	8000d34 <__aeabi_fmul>
 800ddc6:	496c      	ldr	r1, [pc, #432]	; (800df78 <__ieee754_asinf+0x274>)
 800ddc8:	f7f2 feac 	bl	8000b24 <__addsf3>
 800ddcc:	4629      	mov	r1, r5
 800ddce:	f7f2 ffb1 	bl	8000d34 <__aeabi_fmul>
 800ddd2:	496a      	ldr	r1, [pc, #424]	; (800df7c <__ieee754_asinf+0x278>)
 800ddd4:	f7f2 fea4 	bl	8000b20 <__aeabi_fsub>
 800ddd8:	4629      	mov	r1, r5
 800ddda:	f7f2 ffab 	bl	8000d34 <__aeabi_fmul>
 800ddde:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dde2:	f7f2 fe9f 	bl	8000b24 <__addsf3>
 800dde6:	4601      	mov	r1, r0
 800dde8:	4630      	mov	r0, r6
 800ddea:	f7f3 f857 	bl	8000e9c <__aeabi_fdiv>
 800ddee:	4621      	mov	r1, r4
 800ddf0:	f7f2 ffa0 	bl	8000d34 <__aeabi_fmul>
 800ddf4:	4601      	mov	r1, r0
 800ddf6:	4620      	mov	r0, r4
 800ddf8:	e797      	b.n	800dd2a <__ieee754_asinf+0x26>
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	f000 ff42 	bl	800ec84 <fabsf>
 800de00:	4601      	mov	r1, r0
 800de02:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800de06:	f7f2 fe8b 	bl	8000b20 <__aeabi_fsub>
 800de0a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800de0e:	f7f2 ff91 	bl	8000d34 <__aeabi_fmul>
 800de12:	4606      	mov	r6, r0
 800de14:	4950      	ldr	r1, [pc, #320]	; (800df58 <__ieee754_asinf+0x254>)
 800de16:	f7f2 ff8d 	bl	8000d34 <__aeabi_fmul>
 800de1a:	4950      	ldr	r1, [pc, #320]	; (800df5c <__ieee754_asinf+0x258>)
 800de1c:	f7f2 fe82 	bl	8000b24 <__addsf3>
 800de20:	4631      	mov	r1, r6
 800de22:	f7f2 ff87 	bl	8000d34 <__aeabi_fmul>
 800de26:	494e      	ldr	r1, [pc, #312]	; (800df60 <__ieee754_asinf+0x25c>)
 800de28:	f7f2 fe7a 	bl	8000b20 <__aeabi_fsub>
 800de2c:	4631      	mov	r1, r6
 800de2e:	f7f2 ff81 	bl	8000d34 <__aeabi_fmul>
 800de32:	494c      	ldr	r1, [pc, #304]	; (800df64 <__ieee754_asinf+0x260>)
 800de34:	f7f2 fe76 	bl	8000b24 <__addsf3>
 800de38:	4631      	mov	r1, r6
 800de3a:	f7f2 ff7b 	bl	8000d34 <__aeabi_fmul>
 800de3e:	494a      	ldr	r1, [pc, #296]	; (800df68 <__ieee754_asinf+0x264>)
 800de40:	f7f2 fe6e 	bl	8000b20 <__aeabi_fsub>
 800de44:	4631      	mov	r1, r6
 800de46:	f7f2 ff75 	bl	8000d34 <__aeabi_fmul>
 800de4a:	4948      	ldr	r1, [pc, #288]	; (800df6c <__ieee754_asinf+0x268>)
 800de4c:	f7f2 fe6a 	bl	8000b24 <__addsf3>
 800de50:	4631      	mov	r1, r6
 800de52:	f7f2 ff6f 	bl	8000d34 <__aeabi_fmul>
 800de56:	4946      	ldr	r1, [pc, #280]	; (800df70 <__ieee754_asinf+0x26c>)
 800de58:	4681      	mov	r9, r0
 800de5a:	4630      	mov	r0, r6
 800de5c:	f7f2 ff6a 	bl	8000d34 <__aeabi_fmul>
 800de60:	4944      	ldr	r1, [pc, #272]	; (800df74 <__ieee754_asinf+0x270>)
 800de62:	f7f2 fe5d 	bl	8000b20 <__aeabi_fsub>
 800de66:	4631      	mov	r1, r6
 800de68:	f7f2 ff64 	bl	8000d34 <__aeabi_fmul>
 800de6c:	4942      	ldr	r1, [pc, #264]	; (800df78 <__ieee754_asinf+0x274>)
 800de6e:	f7f2 fe59 	bl	8000b24 <__addsf3>
 800de72:	4631      	mov	r1, r6
 800de74:	f7f2 ff5e 	bl	8000d34 <__aeabi_fmul>
 800de78:	4940      	ldr	r1, [pc, #256]	; (800df7c <__ieee754_asinf+0x278>)
 800de7a:	f7f2 fe51 	bl	8000b20 <__aeabi_fsub>
 800de7e:	4631      	mov	r1, r6
 800de80:	f7f2 ff58 	bl	8000d34 <__aeabi_fmul>
 800de84:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de88:	f7f2 fe4c 	bl	8000b24 <__addsf3>
 800de8c:	4682      	mov	sl, r0
 800de8e:	4630      	mov	r0, r6
 800de90:	f000 f9da 	bl	800e248 <__ieee754_sqrtf>
 800de94:	4b3a      	ldr	r3, [pc, #232]	; (800df80 <__ieee754_asinf+0x27c>)
 800de96:	4607      	mov	r7, r0
 800de98:	4598      	cmp	r8, r3
 800de9a:	dd1a      	ble.n	800ded2 <__ieee754_asinf+0x1ce>
 800de9c:	4651      	mov	r1, sl
 800de9e:	4648      	mov	r0, r9
 800dea0:	f7f2 fffc 	bl	8000e9c <__aeabi_fdiv>
 800dea4:	4639      	mov	r1, r7
 800dea6:	f7f2 ff45 	bl	8000d34 <__aeabi_fmul>
 800deaa:	4639      	mov	r1, r7
 800deac:	f7f2 fe3a 	bl	8000b24 <__addsf3>
 800deb0:	4601      	mov	r1, r0
 800deb2:	f7f2 fe37 	bl	8000b24 <__addsf3>
 800deb6:	4933      	ldr	r1, [pc, #204]	; (800df84 <__ieee754_asinf+0x280>)
 800deb8:	f7f2 fe34 	bl	8000b24 <__addsf3>
 800debc:	4601      	mov	r1, r0
 800debe:	4823      	ldr	r0, [pc, #140]	; (800df4c <__ieee754_asinf+0x248>)
 800dec0:	f7f2 fe2e 	bl	8000b20 <__aeabi_fsub>
 800dec4:	2d00      	cmp	r5, #0
 800dec6:	4604      	mov	r4, r0
 800dec8:	f73f af4a 	bgt.w	800dd60 <__ieee754_asinf+0x5c>
 800decc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ded0:	e735      	b.n	800dd3e <__ieee754_asinf+0x3a>
 800ded2:	4601      	mov	r1, r0
 800ded4:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800ded8:	f7f2 fe24 	bl	8000b24 <__addsf3>
 800dedc:	4651      	mov	r1, sl
 800dede:	4604      	mov	r4, r0
 800dee0:	4648      	mov	r0, r9
 800dee2:	f7f2 ffdb 	bl	8000e9c <__aeabi_fdiv>
 800dee6:	4601      	mov	r1, r0
 800dee8:	4620      	mov	r0, r4
 800deea:	f7f2 ff23 	bl	8000d34 <__aeabi_fmul>
 800deee:	f028 080f 	bic.w	r8, r8, #15
 800def2:	4681      	mov	r9, r0
 800def4:	4641      	mov	r1, r8
 800def6:	4640      	mov	r0, r8
 800def8:	f7f2 ff1c 	bl	8000d34 <__aeabi_fmul>
 800defc:	4601      	mov	r1, r0
 800defe:	4630      	mov	r0, r6
 800df00:	f7f2 fe0e 	bl	8000b20 <__aeabi_fsub>
 800df04:	4641      	mov	r1, r8
 800df06:	4604      	mov	r4, r0
 800df08:	4638      	mov	r0, r7
 800df0a:	f7f2 fe0b 	bl	8000b24 <__addsf3>
 800df0e:	4601      	mov	r1, r0
 800df10:	4620      	mov	r0, r4
 800df12:	f7f2 ffc3 	bl	8000e9c <__aeabi_fdiv>
 800df16:	4601      	mov	r1, r0
 800df18:	f7f2 fe04 	bl	8000b24 <__addsf3>
 800df1c:	4601      	mov	r1, r0
 800df1e:	480c      	ldr	r0, [pc, #48]	; (800df50 <__ieee754_asinf+0x24c>)
 800df20:	f7f2 fdfe 	bl	8000b20 <__aeabi_fsub>
 800df24:	4601      	mov	r1, r0
 800df26:	4648      	mov	r0, r9
 800df28:	f7f2 fdfa 	bl	8000b20 <__aeabi_fsub>
 800df2c:	4641      	mov	r1, r8
 800df2e:	4604      	mov	r4, r0
 800df30:	4640      	mov	r0, r8
 800df32:	f7f2 fdf7 	bl	8000b24 <__addsf3>
 800df36:	4601      	mov	r1, r0
 800df38:	4813      	ldr	r0, [pc, #76]	; (800df88 <__ieee754_asinf+0x284>)
 800df3a:	f7f2 fdf1 	bl	8000b20 <__aeabi_fsub>
 800df3e:	4601      	mov	r1, r0
 800df40:	4620      	mov	r0, r4
 800df42:	f7f2 fded 	bl	8000b20 <__aeabi_fsub>
 800df46:	4601      	mov	r1, r0
 800df48:	480f      	ldr	r0, [pc, #60]	; (800df88 <__ieee754_asinf+0x284>)
 800df4a:	e7b9      	b.n	800dec0 <__ieee754_asinf+0x1bc>
 800df4c:	3fc90fdb 	.word	0x3fc90fdb
 800df50:	b33bbd2e 	.word	0xb33bbd2e
 800df54:	7149f2ca 	.word	0x7149f2ca
 800df58:	3811ef08 	.word	0x3811ef08
 800df5c:	3a4f7f04 	.word	0x3a4f7f04
 800df60:	3d241146 	.word	0x3d241146
 800df64:	3e4e0aa8 	.word	0x3e4e0aa8
 800df68:	3ea6b090 	.word	0x3ea6b090
 800df6c:	3e2aaaab 	.word	0x3e2aaaab
 800df70:	3d9dc62e 	.word	0x3d9dc62e
 800df74:	3f303361 	.word	0x3f303361
 800df78:	4001572d 	.word	0x4001572d
 800df7c:	4019d139 	.word	0x4019d139
 800df80:	3f799999 	.word	0x3f799999
 800df84:	333bbd2e 	.word	0x333bbd2e
 800df88:	3f490fdb 	.word	0x3f490fdb

0800df8c <__ieee754_rem_pio2f>:
 800df8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df90:	4aa0      	ldr	r2, [pc, #640]	; (800e214 <__ieee754_rem_pio2f+0x288>)
 800df92:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800df96:	4296      	cmp	r6, r2
 800df98:	460c      	mov	r4, r1
 800df9a:	4682      	mov	sl, r0
 800df9c:	b087      	sub	sp, #28
 800df9e:	dc04      	bgt.n	800dfaa <__ieee754_rem_pio2f+0x1e>
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	6008      	str	r0, [r1, #0]
 800dfa4:	604b      	str	r3, [r1, #4]
 800dfa6:	2500      	movs	r5, #0
 800dfa8:	e01a      	b.n	800dfe0 <__ieee754_rem_pio2f+0x54>
 800dfaa:	4a9b      	ldr	r2, [pc, #620]	; (800e218 <__ieee754_rem_pio2f+0x28c>)
 800dfac:	4296      	cmp	r6, r2
 800dfae:	dc4b      	bgt.n	800e048 <__ieee754_rem_pio2f+0xbc>
 800dfb0:	2800      	cmp	r0, #0
 800dfb2:	499a      	ldr	r1, [pc, #616]	; (800e21c <__ieee754_rem_pio2f+0x290>)
 800dfb4:	4f9a      	ldr	r7, [pc, #616]	; (800e220 <__ieee754_rem_pio2f+0x294>)
 800dfb6:	f026 060f 	bic.w	r6, r6, #15
 800dfba:	dd23      	ble.n	800e004 <__ieee754_rem_pio2f+0x78>
 800dfbc:	f7f2 fdb0 	bl	8000b20 <__aeabi_fsub>
 800dfc0:	42be      	cmp	r6, r7
 800dfc2:	4605      	mov	r5, r0
 800dfc4:	d010      	beq.n	800dfe8 <__ieee754_rem_pio2f+0x5c>
 800dfc6:	4997      	ldr	r1, [pc, #604]	; (800e224 <__ieee754_rem_pio2f+0x298>)
 800dfc8:	f7f2 fdaa 	bl	8000b20 <__aeabi_fsub>
 800dfcc:	4601      	mov	r1, r0
 800dfce:	6020      	str	r0, [r4, #0]
 800dfd0:	4628      	mov	r0, r5
 800dfd2:	f7f2 fda5 	bl	8000b20 <__aeabi_fsub>
 800dfd6:	4993      	ldr	r1, [pc, #588]	; (800e224 <__ieee754_rem_pio2f+0x298>)
 800dfd8:	f7f2 fda2 	bl	8000b20 <__aeabi_fsub>
 800dfdc:	2501      	movs	r5, #1
 800dfde:	6060      	str	r0, [r4, #4]
 800dfe0:	4628      	mov	r0, r5
 800dfe2:	b007      	add	sp, #28
 800dfe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfe8:	498f      	ldr	r1, [pc, #572]	; (800e228 <__ieee754_rem_pio2f+0x29c>)
 800dfea:	f7f2 fd99 	bl	8000b20 <__aeabi_fsub>
 800dfee:	498f      	ldr	r1, [pc, #572]	; (800e22c <__ieee754_rem_pio2f+0x2a0>)
 800dff0:	4605      	mov	r5, r0
 800dff2:	f7f2 fd95 	bl	8000b20 <__aeabi_fsub>
 800dff6:	4601      	mov	r1, r0
 800dff8:	6020      	str	r0, [r4, #0]
 800dffa:	4628      	mov	r0, r5
 800dffc:	f7f2 fd90 	bl	8000b20 <__aeabi_fsub>
 800e000:	498a      	ldr	r1, [pc, #552]	; (800e22c <__ieee754_rem_pio2f+0x2a0>)
 800e002:	e7e9      	b.n	800dfd8 <__ieee754_rem_pio2f+0x4c>
 800e004:	f7f2 fd8e 	bl	8000b24 <__addsf3>
 800e008:	42be      	cmp	r6, r7
 800e00a:	4605      	mov	r5, r0
 800e00c:	d00e      	beq.n	800e02c <__ieee754_rem_pio2f+0xa0>
 800e00e:	4985      	ldr	r1, [pc, #532]	; (800e224 <__ieee754_rem_pio2f+0x298>)
 800e010:	f7f2 fd88 	bl	8000b24 <__addsf3>
 800e014:	4601      	mov	r1, r0
 800e016:	6020      	str	r0, [r4, #0]
 800e018:	4628      	mov	r0, r5
 800e01a:	f7f2 fd81 	bl	8000b20 <__aeabi_fsub>
 800e01e:	4981      	ldr	r1, [pc, #516]	; (800e224 <__ieee754_rem_pio2f+0x298>)
 800e020:	f7f2 fd80 	bl	8000b24 <__addsf3>
 800e024:	f04f 35ff 	mov.w	r5, #4294967295
 800e028:	6060      	str	r0, [r4, #4]
 800e02a:	e7d9      	b.n	800dfe0 <__ieee754_rem_pio2f+0x54>
 800e02c:	497e      	ldr	r1, [pc, #504]	; (800e228 <__ieee754_rem_pio2f+0x29c>)
 800e02e:	f7f2 fd79 	bl	8000b24 <__addsf3>
 800e032:	497e      	ldr	r1, [pc, #504]	; (800e22c <__ieee754_rem_pio2f+0x2a0>)
 800e034:	4605      	mov	r5, r0
 800e036:	f7f2 fd75 	bl	8000b24 <__addsf3>
 800e03a:	4601      	mov	r1, r0
 800e03c:	6020      	str	r0, [r4, #0]
 800e03e:	4628      	mov	r0, r5
 800e040:	f7f2 fd6e 	bl	8000b20 <__aeabi_fsub>
 800e044:	4979      	ldr	r1, [pc, #484]	; (800e22c <__ieee754_rem_pio2f+0x2a0>)
 800e046:	e7eb      	b.n	800e020 <__ieee754_rem_pio2f+0x94>
 800e048:	4a79      	ldr	r2, [pc, #484]	; (800e230 <__ieee754_rem_pio2f+0x2a4>)
 800e04a:	4296      	cmp	r6, r2
 800e04c:	f300 8091 	bgt.w	800e172 <__ieee754_rem_pio2f+0x1e6>
 800e050:	f000 fe18 	bl	800ec84 <fabsf>
 800e054:	4977      	ldr	r1, [pc, #476]	; (800e234 <__ieee754_rem_pio2f+0x2a8>)
 800e056:	4607      	mov	r7, r0
 800e058:	f7f2 fe6c 	bl	8000d34 <__aeabi_fmul>
 800e05c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e060:	f7f2 fd60 	bl	8000b24 <__addsf3>
 800e064:	f7f3 f842 	bl	80010ec <__aeabi_f2iz>
 800e068:	4605      	mov	r5, r0
 800e06a:	f7f2 fe0f 	bl	8000c8c <__aeabi_i2f>
 800e06e:	496b      	ldr	r1, [pc, #428]	; (800e21c <__ieee754_rem_pio2f+0x290>)
 800e070:	4681      	mov	r9, r0
 800e072:	f7f2 fe5f 	bl	8000d34 <__aeabi_fmul>
 800e076:	4601      	mov	r1, r0
 800e078:	4638      	mov	r0, r7
 800e07a:	f7f2 fd51 	bl	8000b20 <__aeabi_fsub>
 800e07e:	4969      	ldr	r1, [pc, #420]	; (800e224 <__ieee754_rem_pio2f+0x298>)
 800e080:	4680      	mov	r8, r0
 800e082:	4648      	mov	r0, r9
 800e084:	f7f2 fe56 	bl	8000d34 <__aeabi_fmul>
 800e088:	2d1f      	cmp	r5, #31
 800e08a:	4607      	mov	r7, r0
 800e08c:	dc0c      	bgt.n	800e0a8 <__ieee754_rem_pio2f+0x11c>
 800e08e:	4a6a      	ldr	r2, [pc, #424]	; (800e238 <__ieee754_rem_pio2f+0x2ac>)
 800e090:	1e69      	subs	r1, r5, #1
 800e092:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800e096:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800e09a:	4293      	cmp	r3, r2
 800e09c:	d004      	beq.n	800e0a8 <__ieee754_rem_pio2f+0x11c>
 800e09e:	4639      	mov	r1, r7
 800e0a0:	4640      	mov	r0, r8
 800e0a2:	f7f2 fd3d 	bl	8000b20 <__aeabi_fsub>
 800e0a6:	e00b      	b.n	800e0c0 <__ieee754_rem_pio2f+0x134>
 800e0a8:	4639      	mov	r1, r7
 800e0aa:	4640      	mov	r0, r8
 800e0ac:	f7f2 fd38 	bl	8000b20 <__aeabi_fsub>
 800e0b0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e0b4:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800e0b8:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 800e0bc:	2e08      	cmp	r6, #8
 800e0be:	dc01      	bgt.n	800e0c4 <__ieee754_rem_pio2f+0x138>
 800e0c0:	6020      	str	r0, [r4, #0]
 800e0c2:	e026      	b.n	800e112 <__ieee754_rem_pio2f+0x186>
 800e0c4:	4958      	ldr	r1, [pc, #352]	; (800e228 <__ieee754_rem_pio2f+0x29c>)
 800e0c6:	4648      	mov	r0, r9
 800e0c8:	f7f2 fe34 	bl	8000d34 <__aeabi_fmul>
 800e0cc:	4607      	mov	r7, r0
 800e0ce:	4601      	mov	r1, r0
 800e0d0:	4640      	mov	r0, r8
 800e0d2:	f7f2 fd25 	bl	8000b20 <__aeabi_fsub>
 800e0d6:	4601      	mov	r1, r0
 800e0d8:	4606      	mov	r6, r0
 800e0da:	4640      	mov	r0, r8
 800e0dc:	f7f2 fd20 	bl	8000b20 <__aeabi_fsub>
 800e0e0:	4639      	mov	r1, r7
 800e0e2:	f7f2 fd1d 	bl	8000b20 <__aeabi_fsub>
 800e0e6:	4607      	mov	r7, r0
 800e0e8:	4950      	ldr	r1, [pc, #320]	; (800e22c <__ieee754_rem_pio2f+0x2a0>)
 800e0ea:	4648      	mov	r0, r9
 800e0ec:	f7f2 fe22 	bl	8000d34 <__aeabi_fmul>
 800e0f0:	4639      	mov	r1, r7
 800e0f2:	f7f2 fd15 	bl	8000b20 <__aeabi_fsub>
 800e0f6:	4601      	mov	r1, r0
 800e0f8:	4607      	mov	r7, r0
 800e0fa:	4630      	mov	r0, r6
 800e0fc:	f7f2 fd10 	bl	8000b20 <__aeabi_fsub>
 800e100:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e104:	ebab 0b03 	sub.w	fp, fp, r3
 800e108:	f1bb 0f19 	cmp.w	fp, #25
 800e10c:	dc16      	bgt.n	800e13c <__ieee754_rem_pio2f+0x1b0>
 800e10e:	46b0      	mov	r8, r6
 800e110:	6020      	str	r0, [r4, #0]
 800e112:	6826      	ldr	r6, [r4, #0]
 800e114:	4640      	mov	r0, r8
 800e116:	4631      	mov	r1, r6
 800e118:	f7f2 fd02 	bl	8000b20 <__aeabi_fsub>
 800e11c:	4639      	mov	r1, r7
 800e11e:	f7f2 fcff 	bl	8000b20 <__aeabi_fsub>
 800e122:	f1ba 0f00 	cmp.w	sl, #0
 800e126:	6060      	str	r0, [r4, #4]
 800e128:	f6bf af5a 	bge.w	800dfe0 <__ieee754_rem_pio2f+0x54>
 800e12c:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800e130:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e134:	6026      	str	r6, [r4, #0]
 800e136:	6060      	str	r0, [r4, #4]
 800e138:	426d      	negs	r5, r5
 800e13a:	e751      	b.n	800dfe0 <__ieee754_rem_pio2f+0x54>
 800e13c:	493f      	ldr	r1, [pc, #252]	; (800e23c <__ieee754_rem_pio2f+0x2b0>)
 800e13e:	4648      	mov	r0, r9
 800e140:	f7f2 fdf8 	bl	8000d34 <__aeabi_fmul>
 800e144:	4607      	mov	r7, r0
 800e146:	4601      	mov	r1, r0
 800e148:	4630      	mov	r0, r6
 800e14a:	f7f2 fce9 	bl	8000b20 <__aeabi_fsub>
 800e14e:	4601      	mov	r1, r0
 800e150:	4680      	mov	r8, r0
 800e152:	4630      	mov	r0, r6
 800e154:	f7f2 fce4 	bl	8000b20 <__aeabi_fsub>
 800e158:	4639      	mov	r1, r7
 800e15a:	f7f2 fce1 	bl	8000b20 <__aeabi_fsub>
 800e15e:	4606      	mov	r6, r0
 800e160:	4937      	ldr	r1, [pc, #220]	; (800e240 <__ieee754_rem_pio2f+0x2b4>)
 800e162:	4648      	mov	r0, r9
 800e164:	f7f2 fde6 	bl	8000d34 <__aeabi_fmul>
 800e168:	4631      	mov	r1, r6
 800e16a:	f7f2 fcd9 	bl	8000b20 <__aeabi_fsub>
 800e16e:	4607      	mov	r7, r0
 800e170:	e795      	b.n	800e09e <__ieee754_rem_pio2f+0x112>
 800e172:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800e176:	db05      	blt.n	800e184 <__ieee754_rem_pio2f+0x1f8>
 800e178:	4601      	mov	r1, r0
 800e17a:	f7f2 fcd1 	bl	8000b20 <__aeabi_fsub>
 800e17e:	6060      	str	r0, [r4, #4]
 800e180:	6020      	str	r0, [r4, #0]
 800e182:	e710      	b.n	800dfa6 <__ieee754_rem_pio2f+0x1a>
 800e184:	15f7      	asrs	r7, r6, #23
 800e186:	3f86      	subs	r7, #134	; 0x86
 800e188:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800e18c:	4630      	mov	r0, r6
 800e18e:	f7f2 ffad 	bl	80010ec <__aeabi_f2iz>
 800e192:	f7f2 fd7b 	bl	8000c8c <__aeabi_i2f>
 800e196:	4601      	mov	r1, r0
 800e198:	9003      	str	r0, [sp, #12]
 800e19a:	4630      	mov	r0, r6
 800e19c:	f7f2 fcc0 	bl	8000b20 <__aeabi_fsub>
 800e1a0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e1a4:	f7f2 fdc6 	bl	8000d34 <__aeabi_fmul>
 800e1a8:	4606      	mov	r6, r0
 800e1aa:	f7f2 ff9f 	bl	80010ec <__aeabi_f2iz>
 800e1ae:	f7f2 fd6d 	bl	8000c8c <__aeabi_i2f>
 800e1b2:	4601      	mov	r1, r0
 800e1b4:	9004      	str	r0, [sp, #16]
 800e1b6:	4605      	mov	r5, r0
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f7f2 fcb1 	bl	8000b20 <__aeabi_fsub>
 800e1be:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e1c2:	f7f2 fdb7 	bl	8000d34 <__aeabi_fmul>
 800e1c6:	2100      	movs	r1, #0
 800e1c8:	9005      	str	r0, [sp, #20]
 800e1ca:	f7f2 ff47 	bl	800105c <__aeabi_fcmpeq>
 800e1ce:	b1f0      	cbz	r0, 800e20e <__ieee754_rem_pio2f+0x282>
 800e1d0:	2100      	movs	r1, #0
 800e1d2:	4628      	mov	r0, r5
 800e1d4:	f7f2 ff42 	bl	800105c <__aeabi_fcmpeq>
 800e1d8:	2800      	cmp	r0, #0
 800e1da:	bf14      	ite	ne
 800e1dc:	2301      	movne	r3, #1
 800e1de:	2302      	moveq	r3, #2
 800e1e0:	4a18      	ldr	r2, [pc, #96]	; (800e244 <__ieee754_rem_pio2f+0x2b8>)
 800e1e2:	4621      	mov	r1, r4
 800e1e4:	9201      	str	r2, [sp, #4]
 800e1e6:	2202      	movs	r2, #2
 800e1e8:	a803      	add	r0, sp, #12
 800e1ea:	9200      	str	r2, [sp, #0]
 800e1ec:	463a      	mov	r2, r7
 800e1ee:	f000 f8fd 	bl	800e3ec <__kernel_rem_pio2f>
 800e1f2:	f1ba 0f00 	cmp.w	sl, #0
 800e1f6:	4605      	mov	r5, r0
 800e1f8:	f6bf aef2 	bge.w	800dfe0 <__ieee754_rem_pio2f+0x54>
 800e1fc:	6823      	ldr	r3, [r4, #0]
 800e1fe:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e202:	6023      	str	r3, [r4, #0]
 800e204:	6863      	ldr	r3, [r4, #4]
 800e206:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e20a:	6063      	str	r3, [r4, #4]
 800e20c:	e794      	b.n	800e138 <__ieee754_rem_pio2f+0x1ac>
 800e20e:	2303      	movs	r3, #3
 800e210:	e7e6      	b.n	800e1e0 <__ieee754_rem_pio2f+0x254>
 800e212:	bf00      	nop
 800e214:	3f490fd8 	.word	0x3f490fd8
 800e218:	4016cbe3 	.word	0x4016cbe3
 800e21c:	3fc90f80 	.word	0x3fc90f80
 800e220:	3fc90fd0 	.word	0x3fc90fd0
 800e224:	37354443 	.word	0x37354443
 800e228:	37354400 	.word	0x37354400
 800e22c:	2e85a308 	.word	0x2e85a308
 800e230:	43490f80 	.word	0x43490f80
 800e234:	3f22f984 	.word	0x3f22f984
 800e238:	0800f158 	.word	0x0800f158
 800e23c:	2e85a300 	.word	0x2e85a300
 800e240:	248d3132 	.word	0x248d3132
 800e244:	0800f1d8 	.word	0x0800f1d8

0800e248 <__ieee754_sqrtf>:
 800e248:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800e24c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e250:	b570      	push	{r4, r5, r6, lr}
 800e252:	4603      	mov	r3, r0
 800e254:	4604      	mov	r4, r0
 800e256:	d309      	bcc.n	800e26c <__ieee754_sqrtf+0x24>
 800e258:	4601      	mov	r1, r0
 800e25a:	f7f2 fd6b 	bl	8000d34 <__aeabi_fmul>
 800e25e:	4601      	mov	r1, r0
 800e260:	4620      	mov	r0, r4
 800e262:	f7f2 fc5f 	bl	8000b24 <__addsf3>
 800e266:	4604      	mov	r4, r0
 800e268:	4620      	mov	r0, r4
 800e26a:	bd70      	pop	{r4, r5, r6, pc}
 800e26c:	2a00      	cmp	r2, #0
 800e26e:	d0fb      	beq.n	800e268 <__ieee754_sqrtf+0x20>
 800e270:	2800      	cmp	r0, #0
 800e272:	da06      	bge.n	800e282 <__ieee754_sqrtf+0x3a>
 800e274:	4601      	mov	r1, r0
 800e276:	f7f2 fc53 	bl	8000b20 <__aeabi_fsub>
 800e27a:	4601      	mov	r1, r0
 800e27c:	f7f2 fe0e 	bl	8000e9c <__aeabi_fdiv>
 800e280:	e7f1      	b.n	800e266 <__ieee754_sqrtf+0x1e>
 800e282:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800e286:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800e28a:	d029      	beq.n	800e2e0 <__ieee754_sqrtf+0x98>
 800e28c:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800e290:	07cb      	lsls	r3, r1, #31
 800e292:	f04f 0300 	mov.w	r3, #0
 800e296:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800e29a:	f04f 0419 	mov.w	r4, #25
 800e29e:	461e      	mov	r6, r3
 800e2a0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800e2a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800e2a8:	bf58      	it	pl
 800e2aa:	0052      	lslpl	r2, r2, #1
 800e2ac:	1040      	asrs	r0, r0, #1
 800e2ae:	0052      	lsls	r2, r2, #1
 800e2b0:	1875      	adds	r5, r6, r1
 800e2b2:	4295      	cmp	r5, r2
 800e2b4:	bfde      	ittt	le
 800e2b6:	186e      	addle	r6, r5, r1
 800e2b8:	1b52      	suble	r2, r2, r5
 800e2ba:	185b      	addle	r3, r3, r1
 800e2bc:	3c01      	subs	r4, #1
 800e2be:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e2c2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e2c6:	d1f3      	bne.n	800e2b0 <__ieee754_sqrtf+0x68>
 800e2c8:	b112      	cbz	r2, 800e2d0 <__ieee754_sqrtf+0x88>
 800e2ca:	3301      	adds	r3, #1
 800e2cc:	f023 0301 	bic.w	r3, r3, #1
 800e2d0:	105c      	asrs	r4, r3, #1
 800e2d2:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800e2d6:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800e2da:	e7c5      	b.n	800e268 <__ieee754_sqrtf+0x20>
 800e2dc:	005b      	lsls	r3, r3, #1
 800e2de:	3201      	adds	r2, #1
 800e2e0:	0218      	lsls	r0, r3, #8
 800e2e2:	d5fb      	bpl.n	800e2dc <__ieee754_sqrtf+0x94>
 800e2e4:	3a01      	subs	r2, #1
 800e2e6:	1a89      	subs	r1, r1, r2
 800e2e8:	e7d0      	b.n	800e28c <__ieee754_sqrtf+0x44>
	...

0800e2ec <__kernel_cosf>:
 800e2ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2f0:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800e2f4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800e2f8:	4606      	mov	r6, r0
 800e2fa:	4688      	mov	r8, r1
 800e2fc:	da03      	bge.n	800e306 <__kernel_cosf+0x1a>
 800e2fe:	f7f2 fef5 	bl	80010ec <__aeabi_f2iz>
 800e302:	2800      	cmp	r0, #0
 800e304:	d05c      	beq.n	800e3c0 <__kernel_cosf+0xd4>
 800e306:	4631      	mov	r1, r6
 800e308:	4630      	mov	r0, r6
 800e30a:	f7f2 fd13 	bl	8000d34 <__aeabi_fmul>
 800e30e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e312:	4605      	mov	r5, r0
 800e314:	f7f2 fd0e 	bl	8000d34 <__aeabi_fmul>
 800e318:	492b      	ldr	r1, [pc, #172]	; (800e3c8 <__kernel_cosf+0xdc>)
 800e31a:	4607      	mov	r7, r0
 800e31c:	4628      	mov	r0, r5
 800e31e:	f7f2 fd09 	bl	8000d34 <__aeabi_fmul>
 800e322:	492a      	ldr	r1, [pc, #168]	; (800e3cc <__kernel_cosf+0xe0>)
 800e324:	f7f2 fbfe 	bl	8000b24 <__addsf3>
 800e328:	4629      	mov	r1, r5
 800e32a:	f7f2 fd03 	bl	8000d34 <__aeabi_fmul>
 800e32e:	4928      	ldr	r1, [pc, #160]	; (800e3d0 <__kernel_cosf+0xe4>)
 800e330:	f7f2 fbf6 	bl	8000b20 <__aeabi_fsub>
 800e334:	4629      	mov	r1, r5
 800e336:	f7f2 fcfd 	bl	8000d34 <__aeabi_fmul>
 800e33a:	4926      	ldr	r1, [pc, #152]	; (800e3d4 <__kernel_cosf+0xe8>)
 800e33c:	f7f2 fbf2 	bl	8000b24 <__addsf3>
 800e340:	4629      	mov	r1, r5
 800e342:	f7f2 fcf7 	bl	8000d34 <__aeabi_fmul>
 800e346:	4924      	ldr	r1, [pc, #144]	; (800e3d8 <__kernel_cosf+0xec>)
 800e348:	f7f2 fbea 	bl	8000b20 <__aeabi_fsub>
 800e34c:	4629      	mov	r1, r5
 800e34e:	f7f2 fcf1 	bl	8000d34 <__aeabi_fmul>
 800e352:	4922      	ldr	r1, [pc, #136]	; (800e3dc <__kernel_cosf+0xf0>)
 800e354:	f7f2 fbe6 	bl	8000b24 <__addsf3>
 800e358:	4629      	mov	r1, r5
 800e35a:	f7f2 fceb 	bl	8000d34 <__aeabi_fmul>
 800e35e:	4629      	mov	r1, r5
 800e360:	f7f2 fce8 	bl	8000d34 <__aeabi_fmul>
 800e364:	4641      	mov	r1, r8
 800e366:	4605      	mov	r5, r0
 800e368:	4630      	mov	r0, r6
 800e36a:	f7f2 fce3 	bl	8000d34 <__aeabi_fmul>
 800e36e:	4601      	mov	r1, r0
 800e370:	4628      	mov	r0, r5
 800e372:	f7f2 fbd5 	bl	8000b20 <__aeabi_fsub>
 800e376:	4b1a      	ldr	r3, [pc, #104]	; (800e3e0 <__kernel_cosf+0xf4>)
 800e378:	4605      	mov	r5, r0
 800e37a:	429c      	cmp	r4, r3
 800e37c:	dc0a      	bgt.n	800e394 <__kernel_cosf+0xa8>
 800e37e:	4601      	mov	r1, r0
 800e380:	4638      	mov	r0, r7
 800e382:	f7f2 fbcd 	bl	8000b20 <__aeabi_fsub>
 800e386:	4601      	mov	r1, r0
 800e388:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e38c:	f7f2 fbc8 	bl	8000b20 <__aeabi_fsub>
 800e390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e394:	4b13      	ldr	r3, [pc, #76]	; (800e3e4 <__kernel_cosf+0xf8>)
 800e396:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e39a:	429c      	cmp	r4, r3
 800e39c:	bfcc      	ite	gt
 800e39e:	4c12      	ldrgt	r4, [pc, #72]	; (800e3e8 <__kernel_cosf+0xfc>)
 800e3a0:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800e3a4:	4621      	mov	r1, r4
 800e3a6:	f7f2 fbbb 	bl	8000b20 <__aeabi_fsub>
 800e3aa:	4621      	mov	r1, r4
 800e3ac:	4606      	mov	r6, r0
 800e3ae:	4638      	mov	r0, r7
 800e3b0:	f7f2 fbb6 	bl	8000b20 <__aeabi_fsub>
 800e3b4:	4629      	mov	r1, r5
 800e3b6:	f7f2 fbb3 	bl	8000b20 <__aeabi_fsub>
 800e3ba:	4601      	mov	r1, r0
 800e3bc:	4630      	mov	r0, r6
 800e3be:	e7e5      	b.n	800e38c <__kernel_cosf+0xa0>
 800e3c0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e3c4:	e7e4      	b.n	800e390 <__kernel_cosf+0xa4>
 800e3c6:	bf00      	nop
 800e3c8:	ad47d74e 	.word	0xad47d74e
 800e3cc:	310f74f6 	.word	0x310f74f6
 800e3d0:	3493f27c 	.word	0x3493f27c
 800e3d4:	37d00d01 	.word	0x37d00d01
 800e3d8:	3ab60b61 	.word	0x3ab60b61
 800e3dc:	3d2aaaab 	.word	0x3d2aaaab
 800e3e0:	3e999999 	.word	0x3e999999
 800e3e4:	3f480000 	.word	0x3f480000
 800e3e8:	3e900000 	.word	0x3e900000

0800e3ec <__kernel_rem_pio2f>:
 800e3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3f0:	b0db      	sub	sp, #364	; 0x16c
 800e3f2:	9202      	str	r2, [sp, #8]
 800e3f4:	9304      	str	r3, [sp, #16]
 800e3f6:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800e3f8:	4bc5      	ldr	r3, [pc, #788]	; (800e710 <__kernel_rem_pio2f+0x324>)
 800e3fa:	9005      	str	r0, [sp, #20]
 800e3fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e400:	9100      	str	r1, [sp, #0]
 800e402:	9301      	str	r3, [sp, #4]
 800e404:	9b04      	ldr	r3, [sp, #16]
 800e406:	3b01      	subs	r3, #1
 800e408:	9303      	str	r3, [sp, #12]
 800e40a:	9b02      	ldr	r3, [sp, #8]
 800e40c:	1d1a      	adds	r2, r3, #4
 800e40e:	f2c0 809b 	blt.w	800e548 <__kernel_rem_pio2f+0x15c>
 800e412:	1edc      	subs	r4, r3, #3
 800e414:	bf48      	it	mi
 800e416:	1d1c      	addmi	r4, r3, #4
 800e418:	10e4      	asrs	r4, r4, #3
 800e41a:	2500      	movs	r5, #0
 800e41c:	f04f 0a00 	mov.w	sl, #0
 800e420:	1c67      	adds	r7, r4, #1
 800e422:	00fb      	lsls	r3, r7, #3
 800e424:	9306      	str	r3, [sp, #24]
 800e426:	9b02      	ldr	r3, [sp, #8]
 800e428:	9a03      	ldr	r2, [sp, #12]
 800e42a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800e42e:	9b01      	ldr	r3, [sp, #4]
 800e430:	1aa6      	subs	r6, r4, r2
 800e432:	eb03 0802 	add.w	r8, r3, r2
 800e436:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800e438:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 800e43c:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 800e440:	4545      	cmp	r5, r8
 800e442:	f340 8083 	ble.w	800e54c <__kernel_rem_pio2f+0x160>
 800e446:	f04f 0800 	mov.w	r8, #0
 800e44a:	f04f 0b00 	mov.w	fp, #0
 800e44e:	9b04      	ldr	r3, [sp, #16]
 800e450:	aa1e      	add	r2, sp, #120	; 0x78
 800e452:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800e456:	ab46      	add	r3, sp, #280	; 0x118
 800e458:	9a01      	ldr	r2, [sp, #4]
 800e45a:	4590      	cmp	r8, r2
 800e45c:	f340 809c 	ble.w	800e598 <__kernel_rem_pio2f+0x1ac>
 800e460:	4613      	mov	r3, r2
 800e462:	aa0a      	add	r2, sp, #40	; 0x28
 800e464:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e468:	9308      	str	r3, [sp, #32]
 800e46a:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800e46c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e470:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e474:	9307      	str	r3, [sp, #28]
 800e476:	ad0a      	add	r5, sp, #40	; 0x28
 800e478:	462e      	mov	r6, r5
 800e47a:	46c3      	mov	fp, r8
 800e47c:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800e480:	ab5a      	add	r3, sp, #360	; 0x168
 800e482:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800e486:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800e48a:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800e48e:	f1bb 0f00 	cmp.w	fp, #0
 800e492:	f300 8086 	bgt.w	800e5a2 <__kernel_rem_pio2f+0x1b6>
 800e496:	4639      	mov	r1, r7
 800e498:	4620      	mov	r0, r4
 800e49a:	f000 fc3d 	bl	800ed18 <scalbnf>
 800e49e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800e4a2:	4604      	mov	r4, r0
 800e4a4:	f7f2 fc46 	bl	8000d34 <__aeabi_fmul>
 800e4a8:	f000 fbf0 	bl	800ec8c <floorf>
 800e4ac:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800e4b0:	f7f2 fc40 	bl	8000d34 <__aeabi_fmul>
 800e4b4:	4601      	mov	r1, r0
 800e4b6:	4620      	mov	r0, r4
 800e4b8:	f7f2 fb32 	bl	8000b20 <__aeabi_fsub>
 800e4bc:	4604      	mov	r4, r0
 800e4be:	f7f2 fe15 	bl	80010ec <__aeabi_f2iz>
 800e4c2:	4606      	mov	r6, r0
 800e4c4:	f7f2 fbe2 	bl	8000c8c <__aeabi_i2f>
 800e4c8:	4601      	mov	r1, r0
 800e4ca:	4620      	mov	r0, r4
 800e4cc:	f7f2 fb28 	bl	8000b20 <__aeabi_fsub>
 800e4d0:	2f00      	cmp	r7, #0
 800e4d2:	4681      	mov	r9, r0
 800e4d4:	f340 8084 	ble.w	800e5e0 <__kernel_rem_pio2f+0x1f4>
 800e4d8:	f108 32ff 	add.w	r2, r8, #4294967295
 800e4dc:	ab0a      	add	r3, sp, #40	; 0x28
 800e4de:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800e4e2:	f1c7 0108 	rsb	r1, r7, #8
 800e4e6:	fa44 f301 	asr.w	r3, r4, r1
 800e4ea:	441e      	add	r6, r3
 800e4ec:	408b      	lsls	r3, r1
 800e4ee:	1ae4      	subs	r4, r4, r3
 800e4f0:	f1c7 0007 	rsb	r0, r7, #7
 800e4f4:	ab0a      	add	r3, sp, #40	; 0x28
 800e4f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e4fa:	4104      	asrs	r4, r0
 800e4fc:	2c00      	cmp	r4, #0
 800e4fe:	dd7e      	ble.n	800e5fe <__kernel_rem_pio2f+0x212>
 800e500:	2200      	movs	r2, #0
 800e502:	4692      	mov	sl, r2
 800e504:	3601      	adds	r6, #1
 800e506:	4590      	cmp	r8, r2
 800e508:	f300 80b0 	bgt.w	800e66c <__kernel_rem_pio2f+0x280>
 800e50c:	2f00      	cmp	r7, #0
 800e50e:	dd05      	ble.n	800e51c <__kernel_rem_pio2f+0x130>
 800e510:	2f01      	cmp	r7, #1
 800e512:	f000 80bd 	beq.w	800e690 <__kernel_rem_pio2f+0x2a4>
 800e516:	2f02      	cmp	r7, #2
 800e518:	f000 80c5 	beq.w	800e6a6 <__kernel_rem_pio2f+0x2ba>
 800e51c:	2c02      	cmp	r4, #2
 800e51e:	d16e      	bne.n	800e5fe <__kernel_rem_pio2f+0x212>
 800e520:	4649      	mov	r1, r9
 800e522:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e526:	f7f2 fafb 	bl	8000b20 <__aeabi_fsub>
 800e52a:	4681      	mov	r9, r0
 800e52c:	f1ba 0f00 	cmp.w	sl, #0
 800e530:	d065      	beq.n	800e5fe <__kernel_rem_pio2f+0x212>
 800e532:	4639      	mov	r1, r7
 800e534:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e538:	f000 fbee 	bl	800ed18 <scalbnf>
 800e53c:	4601      	mov	r1, r0
 800e53e:	4648      	mov	r0, r9
 800e540:	f7f2 faee 	bl	8000b20 <__aeabi_fsub>
 800e544:	4681      	mov	r9, r0
 800e546:	e05a      	b.n	800e5fe <__kernel_rem_pio2f+0x212>
 800e548:	2400      	movs	r4, #0
 800e54a:	e766      	b.n	800e41a <__kernel_rem_pio2f+0x2e>
 800e54c:	42ee      	cmn	r6, r5
 800e54e:	d407      	bmi.n	800e560 <__kernel_rem_pio2f+0x174>
 800e550:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e554:	f7f2 fb9a 	bl	8000c8c <__aeabi_i2f>
 800e558:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 800e55c:	3501      	adds	r5, #1
 800e55e:	e76f      	b.n	800e440 <__kernel_rem_pio2f+0x54>
 800e560:	4650      	mov	r0, sl
 800e562:	e7f9      	b.n	800e558 <__kernel_rem_pio2f+0x16c>
 800e564:	9b05      	ldr	r3, [sp, #20]
 800e566:	f8da 1000 	ldr.w	r1, [sl]
 800e56a:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 800e56e:	f7f2 fbe1 	bl	8000d34 <__aeabi_fmul>
 800e572:	4601      	mov	r1, r0
 800e574:	4630      	mov	r0, r6
 800e576:	f7f2 fad5 	bl	8000b24 <__addsf3>
 800e57a:	4606      	mov	r6, r0
 800e57c:	f109 0901 	add.w	r9, r9, #1
 800e580:	ab46      	add	r3, sp, #280	; 0x118
 800e582:	9a03      	ldr	r2, [sp, #12]
 800e584:	f1aa 0a04 	sub.w	sl, sl, #4
 800e588:	4591      	cmp	r9, r2
 800e58a:	ddeb      	ble.n	800e564 <__kernel_rem_pio2f+0x178>
 800e58c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800e590:	3504      	adds	r5, #4
 800e592:	f108 0801 	add.w	r8, r8, #1
 800e596:	e75f      	b.n	800e458 <__kernel_rem_pio2f+0x6c>
 800e598:	46aa      	mov	sl, r5
 800e59a:	465e      	mov	r6, fp
 800e59c:	f04f 0900 	mov.w	r9, #0
 800e5a0:	e7ef      	b.n	800e582 <__kernel_rem_pio2f+0x196>
 800e5a2:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800e5a6:	4620      	mov	r0, r4
 800e5a8:	f7f2 fbc4 	bl	8000d34 <__aeabi_fmul>
 800e5ac:	f7f2 fd9e 	bl	80010ec <__aeabi_f2iz>
 800e5b0:	f7f2 fb6c 	bl	8000c8c <__aeabi_i2f>
 800e5b4:	4649      	mov	r1, r9
 800e5b6:	9009      	str	r0, [sp, #36]	; 0x24
 800e5b8:	f7f2 fbbc 	bl	8000d34 <__aeabi_fmul>
 800e5bc:	4601      	mov	r1, r0
 800e5be:	4620      	mov	r0, r4
 800e5c0:	f7f2 faae 	bl	8000b20 <__aeabi_fsub>
 800e5c4:	f7f2 fd92 	bl	80010ec <__aeabi_f2iz>
 800e5c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e5ce:	f846 0b04 	str.w	r0, [r6], #4
 800e5d2:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f7f2 faa4 	bl	8000b24 <__addsf3>
 800e5dc:	4604      	mov	r4, r0
 800e5de:	e756      	b.n	800e48e <__kernel_rem_pio2f+0xa2>
 800e5e0:	d106      	bne.n	800e5f0 <__kernel_rem_pio2f+0x204>
 800e5e2:	f108 33ff 	add.w	r3, r8, #4294967295
 800e5e6:	aa0a      	add	r2, sp, #40	; 0x28
 800e5e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e5ec:	1224      	asrs	r4, r4, #8
 800e5ee:	e785      	b.n	800e4fc <__kernel_rem_pio2f+0x110>
 800e5f0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e5f4:	f7f2 fd50 	bl	8001098 <__aeabi_fcmpge>
 800e5f8:	4604      	mov	r4, r0
 800e5fa:	2800      	cmp	r0, #0
 800e5fc:	d134      	bne.n	800e668 <__kernel_rem_pio2f+0x27c>
 800e5fe:	2100      	movs	r1, #0
 800e600:	4648      	mov	r0, r9
 800e602:	f7f2 fd2b 	bl	800105c <__aeabi_fcmpeq>
 800e606:	2800      	cmp	r0, #0
 800e608:	f000 809a 	beq.w	800e740 <__kernel_rem_pio2f+0x354>
 800e60c:	f108 35ff 	add.w	r5, r8, #4294967295
 800e610:	462b      	mov	r3, r5
 800e612:	2200      	movs	r2, #0
 800e614:	9901      	ldr	r1, [sp, #4]
 800e616:	428b      	cmp	r3, r1
 800e618:	da4d      	bge.n	800e6b6 <__kernel_rem_pio2f+0x2ca>
 800e61a:	2a00      	cmp	r2, #0
 800e61c:	d07c      	beq.n	800e718 <__kernel_rem_pio2f+0x32c>
 800e61e:	ab0a      	add	r3, sp, #40	; 0x28
 800e620:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e624:	3f08      	subs	r7, #8
 800e626:	2b00      	cmp	r3, #0
 800e628:	f000 8088 	beq.w	800e73c <__kernel_rem_pio2f+0x350>
 800e62c:	4639      	mov	r1, r7
 800e62e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e632:	f000 fb71 	bl	800ed18 <scalbnf>
 800e636:	46aa      	mov	sl, r5
 800e638:	4681      	mov	r9, r0
 800e63a:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800e63e:	af46      	add	r7, sp, #280	; 0x118
 800e640:	f1ba 0f00 	cmp.w	sl, #0
 800e644:	f280 80b1 	bge.w	800e7aa <__kernel_rem_pio2f+0x3be>
 800e648:	46a9      	mov	r9, r5
 800e64a:	f04f 0a00 	mov.w	sl, #0
 800e64e:	2200      	movs	r2, #0
 800e650:	f1b9 0f00 	cmp.w	r9, #0
 800e654:	f2c0 80db 	blt.w	800e80e <__kernel_rem_pio2f+0x422>
 800e658:	a946      	add	r1, sp, #280	; 0x118
 800e65a:	4617      	mov	r7, r2
 800e65c:	f04f 0800 	mov.w	r8, #0
 800e660:	4b2c      	ldr	r3, [pc, #176]	; (800e714 <__kernel_rem_pio2f+0x328>)
 800e662:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 800e666:	e0c3      	b.n	800e7f0 <__kernel_rem_pio2f+0x404>
 800e668:	2402      	movs	r4, #2
 800e66a:	e749      	b.n	800e500 <__kernel_rem_pio2f+0x114>
 800e66c:	682b      	ldr	r3, [r5, #0]
 800e66e:	f1ba 0f00 	cmp.w	sl, #0
 800e672:	d108      	bne.n	800e686 <__kernel_rem_pio2f+0x29a>
 800e674:	b11b      	cbz	r3, 800e67e <__kernel_rem_pio2f+0x292>
 800e676:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800e67a:	602b      	str	r3, [r5, #0]
 800e67c:	2301      	movs	r3, #1
 800e67e:	469a      	mov	sl, r3
 800e680:	3201      	adds	r2, #1
 800e682:	3504      	adds	r5, #4
 800e684:	e73f      	b.n	800e506 <__kernel_rem_pio2f+0x11a>
 800e686:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800e68a:	602b      	str	r3, [r5, #0]
 800e68c:	4653      	mov	r3, sl
 800e68e:	e7f6      	b.n	800e67e <__kernel_rem_pio2f+0x292>
 800e690:	f108 32ff 	add.w	r2, r8, #4294967295
 800e694:	ab0a      	add	r3, sp, #40	; 0x28
 800e696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e69a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e69e:	a90a      	add	r1, sp, #40	; 0x28
 800e6a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e6a4:	e73a      	b.n	800e51c <__kernel_rem_pio2f+0x130>
 800e6a6:	f108 32ff 	add.w	r2, r8, #4294967295
 800e6aa:	ab0a      	add	r3, sp, #40	; 0x28
 800e6ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e6b4:	e7f3      	b.n	800e69e <__kernel_rem_pio2f+0x2b2>
 800e6b6:	a90a      	add	r1, sp, #40	; 0x28
 800e6b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e6bc:	3b01      	subs	r3, #1
 800e6be:	430a      	orrs	r2, r1
 800e6c0:	e7a8      	b.n	800e614 <__kernel_rem_pio2f+0x228>
 800e6c2:	3301      	adds	r3, #1
 800e6c4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e6c8:	2900      	cmp	r1, #0
 800e6ca:	d0fa      	beq.n	800e6c2 <__kernel_rem_pio2f+0x2d6>
 800e6cc:	9a04      	ldr	r2, [sp, #16]
 800e6ce:	f108 0501 	add.w	r5, r8, #1
 800e6d2:	eb08 0402 	add.w	r4, r8, r2
 800e6d6:	aa1e      	add	r2, sp, #120	; 0x78
 800e6d8:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800e6dc:	4498      	add	r8, r3
 800e6de:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800e6e2:	45a8      	cmp	r8, r5
 800e6e4:	f6ff aec7 	blt.w	800e476 <__kernel_rem_pio2f+0x8a>
 800e6e8:	9b07      	ldr	r3, [sp, #28]
 800e6ea:	46a3      	mov	fp, r4
 800e6ec:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e6f0:	f7f2 facc 	bl	8000c8c <__aeabi_i2f>
 800e6f4:	f04f 0a00 	mov.w	sl, #0
 800e6f8:	2600      	movs	r6, #0
 800e6fa:	f84b 0b04 	str.w	r0, [fp], #4
 800e6fe:	9b03      	ldr	r3, [sp, #12]
 800e700:	459a      	cmp	sl, r3
 800e702:	dd0c      	ble.n	800e71e <__kernel_rem_pio2f+0x332>
 800e704:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 800e708:	465c      	mov	r4, fp
 800e70a:	3501      	adds	r5, #1
 800e70c:	e7e9      	b.n	800e6e2 <__kernel_rem_pio2f+0x2f6>
 800e70e:	bf00      	nop
 800e710:	0800f51c 	.word	0x0800f51c
 800e714:	0800f4f0 	.word	0x0800f4f0
 800e718:	2301      	movs	r3, #1
 800e71a:	9a08      	ldr	r2, [sp, #32]
 800e71c:	e7d2      	b.n	800e6c4 <__kernel_rem_pio2f+0x2d8>
 800e71e:	9b05      	ldr	r3, [sp, #20]
 800e720:	f854 0904 	ldr.w	r0, [r4], #-4
 800e724:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800e728:	f7f2 fb04 	bl	8000d34 <__aeabi_fmul>
 800e72c:	4601      	mov	r1, r0
 800e72e:	4630      	mov	r0, r6
 800e730:	f7f2 f9f8 	bl	8000b24 <__addsf3>
 800e734:	f10a 0a01 	add.w	sl, sl, #1
 800e738:	4606      	mov	r6, r0
 800e73a:	e7e0      	b.n	800e6fe <__kernel_rem_pio2f+0x312>
 800e73c:	3d01      	subs	r5, #1
 800e73e:	e76e      	b.n	800e61e <__kernel_rem_pio2f+0x232>
 800e740:	9b06      	ldr	r3, [sp, #24]
 800e742:	9a02      	ldr	r2, [sp, #8]
 800e744:	4648      	mov	r0, r9
 800e746:	1a99      	subs	r1, r3, r2
 800e748:	f000 fae6 	bl	800ed18 <scalbnf>
 800e74c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e750:	4605      	mov	r5, r0
 800e752:	f7f2 fca1 	bl	8001098 <__aeabi_fcmpge>
 800e756:	b300      	cbz	r0, 800e79a <__kernel_rem_pio2f+0x3ae>
 800e758:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800e75c:	4628      	mov	r0, r5
 800e75e:	f7f2 fae9 	bl	8000d34 <__aeabi_fmul>
 800e762:	f7f2 fcc3 	bl	80010ec <__aeabi_f2iz>
 800e766:	f7f2 fa91 	bl	8000c8c <__aeabi_i2f>
 800e76a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e76e:	4681      	mov	r9, r0
 800e770:	f7f2 fae0 	bl	8000d34 <__aeabi_fmul>
 800e774:	4601      	mov	r1, r0
 800e776:	4628      	mov	r0, r5
 800e778:	f7f2 f9d2 	bl	8000b20 <__aeabi_fsub>
 800e77c:	f7f2 fcb6 	bl	80010ec <__aeabi_f2iz>
 800e780:	ab0a      	add	r3, sp, #40	; 0x28
 800e782:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800e786:	4648      	mov	r0, r9
 800e788:	f7f2 fcb0 	bl	80010ec <__aeabi_f2iz>
 800e78c:	f108 0501 	add.w	r5, r8, #1
 800e790:	ab0a      	add	r3, sp, #40	; 0x28
 800e792:	3708      	adds	r7, #8
 800e794:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800e798:	e748      	b.n	800e62c <__kernel_rem_pio2f+0x240>
 800e79a:	4628      	mov	r0, r5
 800e79c:	f7f2 fca6 	bl	80010ec <__aeabi_f2iz>
 800e7a0:	ab0a      	add	r3, sp, #40	; 0x28
 800e7a2:	4645      	mov	r5, r8
 800e7a4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800e7a8:	e740      	b.n	800e62c <__kernel_rem_pio2f+0x240>
 800e7aa:	ab0a      	add	r3, sp, #40	; 0x28
 800e7ac:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800e7b0:	f7f2 fa6c 	bl	8000c8c <__aeabi_i2f>
 800e7b4:	4649      	mov	r1, r9
 800e7b6:	f7f2 fabd 	bl	8000d34 <__aeabi_fmul>
 800e7ba:	4641      	mov	r1, r8
 800e7bc:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800e7c0:	4648      	mov	r0, r9
 800e7c2:	f7f2 fab7 	bl	8000d34 <__aeabi_fmul>
 800e7c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e7ca:	4681      	mov	r9, r0
 800e7cc:	e738      	b.n	800e640 <__kernel_rem_pio2f+0x254>
 800e7ce:	f853 0b04 	ldr.w	r0, [r3], #4
 800e7d2:	f85b 1b04 	ldr.w	r1, [fp], #4
 800e7d6:	9203      	str	r2, [sp, #12]
 800e7d8:	9302      	str	r3, [sp, #8]
 800e7da:	f7f2 faab 	bl	8000d34 <__aeabi_fmul>
 800e7de:	4601      	mov	r1, r0
 800e7e0:	4638      	mov	r0, r7
 800e7e2:	f7f2 f99f 	bl	8000b24 <__addsf3>
 800e7e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e7ea:	4607      	mov	r7, r0
 800e7ec:	f108 0801 	add.w	r8, r8, #1
 800e7f0:	9901      	ldr	r1, [sp, #4]
 800e7f2:	4588      	cmp	r8, r1
 800e7f4:	dc01      	bgt.n	800e7fa <__kernel_rem_pio2f+0x40e>
 800e7f6:	45c2      	cmp	sl, r8
 800e7f8:	dae9      	bge.n	800e7ce <__kernel_rem_pio2f+0x3e2>
 800e7fa:	ab5a      	add	r3, sp, #360	; 0x168
 800e7fc:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800e800:	f843 7ca0 	str.w	r7, [r3, #-160]
 800e804:	f109 39ff 	add.w	r9, r9, #4294967295
 800e808:	f10a 0a01 	add.w	sl, sl, #1
 800e80c:	e720      	b.n	800e650 <__kernel_rem_pio2f+0x264>
 800e80e:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800e810:	2b02      	cmp	r3, #2
 800e812:	dc07      	bgt.n	800e824 <__kernel_rem_pio2f+0x438>
 800e814:	2b00      	cmp	r3, #0
 800e816:	dc4d      	bgt.n	800e8b4 <__kernel_rem_pio2f+0x4c8>
 800e818:	d02e      	beq.n	800e878 <__kernel_rem_pio2f+0x48c>
 800e81a:	f006 0007 	and.w	r0, r6, #7
 800e81e:	b05b      	add	sp, #364	; 0x16c
 800e820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e824:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800e826:	2b03      	cmp	r3, #3
 800e828:	d1f7      	bne.n	800e81a <__kernel_rem_pio2f+0x42e>
 800e82a:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800e82e:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 800e832:	46b8      	mov	r8, r7
 800e834:	46aa      	mov	sl, r5
 800e836:	f1ba 0f00 	cmp.w	sl, #0
 800e83a:	dc48      	bgt.n	800e8ce <__kernel_rem_pio2f+0x4e2>
 800e83c:	46a9      	mov	r9, r5
 800e83e:	f1b9 0f01 	cmp.w	r9, #1
 800e842:	dc5f      	bgt.n	800e904 <__kernel_rem_pio2f+0x518>
 800e844:	2000      	movs	r0, #0
 800e846:	2d01      	cmp	r5, #1
 800e848:	dc75      	bgt.n	800e936 <__kernel_rem_pio2f+0x54a>
 800e84a:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800e84c:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800e84e:	2c00      	cmp	r4, #0
 800e850:	d177      	bne.n	800e942 <__kernel_rem_pio2f+0x556>
 800e852:	9900      	ldr	r1, [sp, #0]
 800e854:	600a      	str	r2, [r1, #0]
 800e856:	460a      	mov	r2, r1
 800e858:	604b      	str	r3, [r1, #4]
 800e85a:	6090      	str	r0, [r2, #8]
 800e85c:	e7dd      	b.n	800e81a <__kernel_rem_pio2f+0x42e>
 800e85e:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 800e862:	f7f2 f95f 	bl	8000b24 <__addsf3>
 800e866:	3d01      	subs	r5, #1
 800e868:	2d00      	cmp	r5, #0
 800e86a:	daf8      	bge.n	800e85e <__kernel_rem_pio2f+0x472>
 800e86c:	b10c      	cbz	r4, 800e872 <__kernel_rem_pio2f+0x486>
 800e86e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e872:	9b00      	ldr	r3, [sp, #0]
 800e874:	6018      	str	r0, [r3, #0]
 800e876:	e7d0      	b.n	800e81a <__kernel_rem_pio2f+0x42e>
 800e878:	2000      	movs	r0, #0
 800e87a:	af32      	add	r7, sp, #200	; 0xc8
 800e87c:	e7f4      	b.n	800e868 <__kernel_rem_pio2f+0x47c>
 800e87e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800e882:	f7f2 f94f 	bl	8000b24 <__addsf3>
 800e886:	3f01      	subs	r7, #1
 800e888:	2f00      	cmp	r7, #0
 800e88a:	daf8      	bge.n	800e87e <__kernel_rem_pio2f+0x492>
 800e88c:	b1bc      	cbz	r4, 800e8be <__kernel_rem_pio2f+0x4d2>
 800e88e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800e892:	9a00      	ldr	r2, [sp, #0]
 800e894:	4601      	mov	r1, r0
 800e896:	6013      	str	r3, [r2, #0]
 800e898:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800e89a:	f7f2 f941 	bl	8000b20 <__aeabi_fsub>
 800e89e:	2701      	movs	r7, #1
 800e8a0:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800e8a4:	42bd      	cmp	r5, r7
 800e8a6:	da0c      	bge.n	800e8c2 <__kernel_rem_pio2f+0x4d6>
 800e8a8:	b10c      	cbz	r4, 800e8ae <__kernel_rem_pio2f+0x4c2>
 800e8aa:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e8ae:	9b00      	ldr	r3, [sp, #0]
 800e8b0:	6058      	str	r0, [r3, #4]
 800e8b2:	e7b2      	b.n	800e81a <__kernel_rem_pio2f+0x42e>
 800e8b4:	462f      	mov	r7, r5
 800e8b6:	2000      	movs	r0, #0
 800e8b8:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800e8bc:	e7e4      	b.n	800e888 <__kernel_rem_pio2f+0x49c>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	e7e7      	b.n	800e892 <__kernel_rem_pio2f+0x4a6>
 800e8c2:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800e8c6:	f7f2 f92d 	bl	8000b24 <__addsf3>
 800e8ca:	3701      	adds	r7, #1
 800e8cc:	e7ea      	b.n	800e8a4 <__kernel_rem_pio2f+0x4b8>
 800e8ce:	f8d8 3000 	ldr.w	r3, [r8]
 800e8d2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800e8d6:	4619      	mov	r1, r3
 800e8d8:	4610      	mov	r0, r2
 800e8da:	9302      	str	r3, [sp, #8]
 800e8dc:	9201      	str	r2, [sp, #4]
 800e8de:	f7f2 f921 	bl	8000b24 <__addsf3>
 800e8e2:	9a01      	ldr	r2, [sp, #4]
 800e8e4:	4601      	mov	r1, r0
 800e8e6:	4681      	mov	r9, r0
 800e8e8:	4610      	mov	r0, r2
 800e8ea:	f7f2 f919 	bl	8000b20 <__aeabi_fsub>
 800e8ee:	9b02      	ldr	r3, [sp, #8]
 800e8f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e8f4:	4619      	mov	r1, r3
 800e8f6:	f7f2 f915 	bl	8000b24 <__addsf3>
 800e8fa:	f848 0904 	str.w	r0, [r8], #-4
 800e8fe:	f8c8 9000 	str.w	r9, [r8]
 800e902:	e798      	b.n	800e836 <__kernel_rem_pio2f+0x44a>
 800e904:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800e908:	f8d7 a000 	ldr.w	sl, [r7]
 800e90c:	4618      	mov	r0, r3
 800e90e:	4651      	mov	r1, sl
 800e910:	9301      	str	r3, [sp, #4]
 800e912:	f7f2 f907 	bl	8000b24 <__addsf3>
 800e916:	9b01      	ldr	r3, [sp, #4]
 800e918:	4601      	mov	r1, r0
 800e91a:	4680      	mov	r8, r0
 800e91c:	4618      	mov	r0, r3
 800e91e:	f7f2 f8ff 	bl	8000b20 <__aeabi_fsub>
 800e922:	4651      	mov	r1, sl
 800e924:	f7f2 f8fe 	bl	8000b24 <__addsf3>
 800e928:	f847 0904 	str.w	r0, [r7], #-4
 800e92c:	f109 39ff 	add.w	r9, r9, #4294967295
 800e930:	f8c7 8000 	str.w	r8, [r7]
 800e934:	e783      	b.n	800e83e <__kernel_rem_pio2f+0x452>
 800e936:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 800e93a:	f7f2 f8f3 	bl	8000b24 <__addsf3>
 800e93e:	3d01      	subs	r5, #1
 800e940:	e781      	b.n	800e846 <__kernel_rem_pio2f+0x45a>
 800e942:	9900      	ldr	r1, [sp, #0]
 800e944:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800e948:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e94c:	600a      	str	r2, [r1, #0]
 800e94e:	604b      	str	r3, [r1, #4]
 800e950:	460a      	mov	r2, r1
 800e952:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e956:	e780      	b.n	800e85a <__kernel_rem_pio2f+0x46e>

0800e958 <__kernel_sinf>:
 800e958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e95c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800e960:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e964:	4604      	mov	r4, r0
 800e966:	460f      	mov	r7, r1
 800e968:	4691      	mov	r9, r2
 800e96a:	da03      	bge.n	800e974 <__kernel_sinf+0x1c>
 800e96c:	f7f2 fbbe 	bl	80010ec <__aeabi_f2iz>
 800e970:	2800      	cmp	r0, #0
 800e972:	d035      	beq.n	800e9e0 <__kernel_sinf+0x88>
 800e974:	4621      	mov	r1, r4
 800e976:	4620      	mov	r0, r4
 800e978:	f7f2 f9dc 	bl	8000d34 <__aeabi_fmul>
 800e97c:	4605      	mov	r5, r0
 800e97e:	4601      	mov	r1, r0
 800e980:	4620      	mov	r0, r4
 800e982:	f7f2 f9d7 	bl	8000d34 <__aeabi_fmul>
 800e986:	4929      	ldr	r1, [pc, #164]	; (800ea2c <__kernel_sinf+0xd4>)
 800e988:	4606      	mov	r6, r0
 800e98a:	4628      	mov	r0, r5
 800e98c:	f7f2 f9d2 	bl	8000d34 <__aeabi_fmul>
 800e990:	4927      	ldr	r1, [pc, #156]	; (800ea30 <__kernel_sinf+0xd8>)
 800e992:	f7f2 f8c5 	bl	8000b20 <__aeabi_fsub>
 800e996:	4629      	mov	r1, r5
 800e998:	f7f2 f9cc 	bl	8000d34 <__aeabi_fmul>
 800e99c:	4925      	ldr	r1, [pc, #148]	; (800ea34 <__kernel_sinf+0xdc>)
 800e99e:	f7f2 f8c1 	bl	8000b24 <__addsf3>
 800e9a2:	4629      	mov	r1, r5
 800e9a4:	f7f2 f9c6 	bl	8000d34 <__aeabi_fmul>
 800e9a8:	4923      	ldr	r1, [pc, #140]	; (800ea38 <__kernel_sinf+0xe0>)
 800e9aa:	f7f2 f8b9 	bl	8000b20 <__aeabi_fsub>
 800e9ae:	4629      	mov	r1, r5
 800e9b0:	f7f2 f9c0 	bl	8000d34 <__aeabi_fmul>
 800e9b4:	4921      	ldr	r1, [pc, #132]	; (800ea3c <__kernel_sinf+0xe4>)
 800e9b6:	f7f2 f8b5 	bl	8000b24 <__addsf3>
 800e9ba:	4680      	mov	r8, r0
 800e9bc:	f1b9 0f00 	cmp.w	r9, #0
 800e9c0:	d111      	bne.n	800e9e6 <__kernel_sinf+0x8e>
 800e9c2:	4601      	mov	r1, r0
 800e9c4:	4628      	mov	r0, r5
 800e9c6:	f7f2 f9b5 	bl	8000d34 <__aeabi_fmul>
 800e9ca:	491d      	ldr	r1, [pc, #116]	; (800ea40 <__kernel_sinf+0xe8>)
 800e9cc:	f7f2 f8a8 	bl	8000b20 <__aeabi_fsub>
 800e9d0:	4631      	mov	r1, r6
 800e9d2:	f7f2 f9af 	bl	8000d34 <__aeabi_fmul>
 800e9d6:	4601      	mov	r1, r0
 800e9d8:	4620      	mov	r0, r4
 800e9da:	f7f2 f8a3 	bl	8000b24 <__addsf3>
 800e9de:	4604      	mov	r4, r0
 800e9e0:	4620      	mov	r0, r4
 800e9e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9e6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e9ea:	4638      	mov	r0, r7
 800e9ec:	f7f2 f9a2 	bl	8000d34 <__aeabi_fmul>
 800e9f0:	4641      	mov	r1, r8
 800e9f2:	4681      	mov	r9, r0
 800e9f4:	4630      	mov	r0, r6
 800e9f6:	f7f2 f99d 	bl	8000d34 <__aeabi_fmul>
 800e9fa:	4601      	mov	r1, r0
 800e9fc:	4648      	mov	r0, r9
 800e9fe:	f7f2 f88f 	bl	8000b20 <__aeabi_fsub>
 800ea02:	4629      	mov	r1, r5
 800ea04:	f7f2 f996 	bl	8000d34 <__aeabi_fmul>
 800ea08:	4639      	mov	r1, r7
 800ea0a:	f7f2 f889 	bl	8000b20 <__aeabi_fsub>
 800ea0e:	490c      	ldr	r1, [pc, #48]	; (800ea40 <__kernel_sinf+0xe8>)
 800ea10:	4605      	mov	r5, r0
 800ea12:	4630      	mov	r0, r6
 800ea14:	f7f2 f98e 	bl	8000d34 <__aeabi_fmul>
 800ea18:	4601      	mov	r1, r0
 800ea1a:	4628      	mov	r0, r5
 800ea1c:	f7f2 f882 	bl	8000b24 <__addsf3>
 800ea20:	4601      	mov	r1, r0
 800ea22:	4620      	mov	r0, r4
 800ea24:	f7f2 f87c 	bl	8000b20 <__aeabi_fsub>
 800ea28:	e7d9      	b.n	800e9de <__kernel_sinf+0x86>
 800ea2a:	bf00      	nop
 800ea2c:	2f2ec9d3 	.word	0x2f2ec9d3
 800ea30:	32d72f34 	.word	0x32d72f34
 800ea34:	3638ef1b 	.word	0x3638ef1b
 800ea38:	39500d01 	.word	0x39500d01
 800ea3c:	3c088889 	.word	0x3c088889
 800ea40:	3e2aaaab 	.word	0x3e2aaaab

0800ea44 <fabs>:
 800ea44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ea48:	4770      	bx	lr

0800ea4a <finite>:
 800ea4a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800ea4e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ea52:	0fc0      	lsrs	r0, r0, #31
 800ea54:	4770      	bx	lr
	...

0800ea58 <nan>:
 800ea58:	2000      	movs	r0, #0
 800ea5a:	4901      	ldr	r1, [pc, #4]	; (800ea60 <nan+0x8>)
 800ea5c:	4770      	bx	lr
 800ea5e:	bf00      	nop
 800ea60:	7ff80000 	.word	0x7ff80000

0800ea64 <rint>:
 800ea64:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800ea68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ea6a:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800ea6e:	2f13      	cmp	r7, #19
 800ea70:	4602      	mov	r2, r0
 800ea72:	460b      	mov	r3, r1
 800ea74:	460c      	mov	r4, r1
 800ea76:	4605      	mov	r5, r0
 800ea78:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800ea7c:	dc59      	bgt.n	800eb32 <rint+0xce>
 800ea7e:	2f00      	cmp	r7, #0
 800ea80:	da2a      	bge.n	800ead8 <rint+0x74>
 800ea82:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ea86:	4301      	orrs	r1, r0
 800ea88:	d022      	beq.n	800ead0 <rint+0x6c>
 800ea8a:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800ea8e:	4301      	orrs	r1, r0
 800ea90:	424d      	negs	r5, r1
 800ea92:	430d      	orrs	r5, r1
 800ea94:	4936      	ldr	r1, [pc, #216]	; (800eb70 <rint+0x10c>)
 800ea96:	0c5c      	lsrs	r4, r3, #17
 800ea98:	0b2d      	lsrs	r5, r5, #12
 800ea9a:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800ea9e:	0464      	lsls	r4, r4, #17
 800eaa0:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800eaa4:	ea45 0304 	orr.w	r3, r5, r4
 800eaa8:	e9d1 4500 	ldrd	r4, r5, [r1]
 800eaac:	4620      	mov	r0, r4
 800eaae:	4629      	mov	r1, r5
 800eab0:	f7f1 fb54 	bl	800015c <__adddf3>
 800eab4:	e9cd 0100 	strd	r0, r1, [sp]
 800eab8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eabc:	462b      	mov	r3, r5
 800eabe:	4622      	mov	r2, r4
 800eac0:	f7f1 fb4a 	bl	8000158 <__aeabi_dsub>
 800eac4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eac8:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800eacc:	4602      	mov	r2, r0
 800eace:	460b      	mov	r3, r1
 800ead0:	4610      	mov	r0, r2
 800ead2:	4619      	mov	r1, r3
 800ead4:	b003      	add	sp, #12
 800ead6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ead8:	4926      	ldr	r1, [pc, #152]	; (800eb74 <rint+0x110>)
 800eada:	4139      	asrs	r1, r7
 800eadc:	ea03 0001 	and.w	r0, r3, r1
 800eae0:	4310      	orrs	r0, r2
 800eae2:	d0f5      	beq.n	800ead0 <rint+0x6c>
 800eae4:	084b      	lsrs	r3, r1, #1
 800eae6:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800eaea:	ea52 0501 	orrs.w	r5, r2, r1
 800eaee:	d00c      	beq.n	800eb0a <rint+0xa6>
 800eaf0:	ea24 0303 	bic.w	r3, r4, r3
 800eaf4:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800eaf8:	2f13      	cmp	r7, #19
 800eafa:	bf0c      	ite	eq
 800eafc:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800eb00:	2500      	movne	r5, #0
 800eb02:	fa44 f707 	asr.w	r7, r4, r7
 800eb06:	ea43 0407 	orr.w	r4, r3, r7
 800eb0a:	4919      	ldr	r1, [pc, #100]	; (800eb70 <rint+0x10c>)
 800eb0c:	4623      	mov	r3, r4
 800eb0e:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800eb12:	462a      	mov	r2, r5
 800eb14:	e9d6 4500 	ldrd	r4, r5, [r6]
 800eb18:	4620      	mov	r0, r4
 800eb1a:	4629      	mov	r1, r5
 800eb1c:	f7f1 fb1e 	bl	800015c <__adddf3>
 800eb20:	e9cd 0100 	strd	r0, r1, [sp]
 800eb24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eb28:	4622      	mov	r2, r4
 800eb2a:	462b      	mov	r3, r5
 800eb2c:	f7f1 fb14 	bl	8000158 <__aeabi_dsub>
 800eb30:	e7cc      	b.n	800eacc <rint+0x68>
 800eb32:	2f33      	cmp	r7, #51	; 0x33
 800eb34:	dd05      	ble.n	800eb42 <rint+0xde>
 800eb36:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800eb3a:	d1c9      	bne.n	800ead0 <rint+0x6c>
 800eb3c:	f7f1 fb0e 	bl	800015c <__adddf3>
 800eb40:	e7c4      	b.n	800eacc <rint+0x68>
 800eb42:	f04f 31ff 	mov.w	r1, #4294967295
 800eb46:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800eb4a:	fa21 f10c 	lsr.w	r1, r1, ip
 800eb4e:	4208      	tst	r0, r1
 800eb50:	d0be      	beq.n	800ead0 <rint+0x6c>
 800eb52:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800eb56:	bf18      	it	ne
 800eb58:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800eb5c:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800eb60:	bf1e      	ittt	ne
 800eb62:	ea20 0303 	bicne.w	r3, r0, r3
 800eb66:	fa45 fc0c 	asrne.w	ip, r5, ip
 800eb6a:	ea43 050c 	orrne.w	r5, r3, ip
 800eb6e:	e7cc      	b.n	800eb0a <rint+0xa6>
 800eb70:	0800f528 	.word	0x0800f528
 800eb74:	000fffff 	.word	0x000fffff

0800eb78 <scalbn>:
 800eb78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb7a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800eb7e:	4604      	mov	r4, r0
 800eb80:	460d      	mov	r5, r1
 800eb82:	4617      	mov	r7, r2
 800eb84:	460b      	mov	r3, r1
 800eb86:	b996      	cbnz	r6, 800ebae <scalbn+0x36>
 800eb88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eb8c:	4303      	orrs	r3, r0
 800eb8e:	d039      	beq.n	800ec04 <scalbn+0x8c>
 800eb90:	4b35      	ldr	r3, [pc, #212]	; (800ec68 <scalbn+0xf0>)
 800eb92:	2200      	movs	r2, #0
 800eb94:	f7f1 fc98 	bl	80004c8 <__aeabi_dmul>
 800eb98:	4b34      	ldr	r3, [pc, #208]	; (800ec6c <scalbn+0xf4>)
 800eb9a:	4604      	mov	r4, r0
 800eb9c:	429f      	cmp	r7, r3
 800eb9e:	460d      	mov	r5, r1
 800eba0:	da0f      	bge.n	800ebc2 <scalbn+0x4a>
 800eba2:	a32d      	add	r3, pc, #180	; (adr r3, 800ec58 <scalbn+0xe0>)
 800eba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba8:	f7f1 fc8e 	bl	80004c8 <__aeabi_dmul>
 800ebac:	e006      	b.n	800ebbc <scalbn+0x44>
 800ebae:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ebb2:	4296      	cmp	r6, r2
 800ebb4:	d10a      	bne.n	800ebcc <scalbn+0x54>
 800ebb6:	4602      	mov	r2, r0
 800ebb8:	f7f1 fad0 	bl	800015c <__adddf3>
 800ebbc:	4604      	mov	r4, r0
 800ebbe:	460d      	mov	r5, r1
 800ebc0:	e020      	b.n	800ec04 <scalbn+0x8c>
 800ebc2:	460b      	mov	r3, r1
 800ebc4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ebc8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800ebcc:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800ebd0:	19b9      	adds	r1, r7, r6
 800ebd2:	4291      	cmp	r1, r2
 800ebd4:	dd0e      	ble.n	800ebf4 <scalbn+0x7c>
 800ebd6:	a322      	add	r3, pc, #136	; (adr r3, 800ec60 <scalbn+0xe8>)
 800ebd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebdc:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800ebe0:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800ebe4:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800ebe8:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800ebec:	4820      	ldr	r0, [pc, #128]	; (800ec70 <scalbn+0xf8>)
 800ebee:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800ebf2:	e7d9      	b.n	800eba8 <scalbn+0x30>
 800ebf4:	2900      	cmp	r1, #0
 800ebf6:	dd08      	ble.n	800ec0a <scalbn+0x92>
 800ebf8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ebfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ec00:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800ec04:	4620      	mov	r0, r4
 800ec06:	4629      	mov	r1, r5
 800ec08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec0a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800ec0e:	da16      	bge.n	800ec3e <scalbn+0xc6>
 800ec10:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ec14:	429f      	cmp	r7, r3
 800ec16:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800ec1a:	dd08      	ble.n	800ec2e <scalbn+0xb6>
 800ec1c:	4c15      	ldr	r4, [pc, #84]	; (800ec74 <scalbn+0xfc>)
 800ec1e:	4814      	ldr	r0, [pc, #80]	; (800ec70 <scalbn+0xf8>)
 800ec20:	f363 74df 	bfi	r4, r3, #31, #1
 800ec24:	a30e      	add	r3, pc, #56	; (adr r3, 800ec60 <scalbn+0xe8>)
 800ec26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec2a:	4621      	mov	r1, r4
 800ec2c:	e7bc      	b.n	800eba8 <scalbn+0x30>
 800ec2e:	4c12      	ldr	r4, [pc, #72]	; (800ec78 <scalbn+0x100>)
 800ec30:	4812      	ldr	r0, [pc, #72]	; (800ec7c <scalbn+0x104>)
 800ec32:	f363 74df 	bfi	r4, r3, #31, #1
 800ec36:	a308      	add	r3, pc, #32	; (adr r3, 800ec58 <scalbn+0xe0>)
 800ec38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec3c:	e7f5      	b.n	800ec2a <scalbn+0xb2>
 800ec3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ec42:	3136      	adds	r1, #54	; 0x36
 800ec44:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ec48:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800ec4c:	4620      	mov	r0, r4
 800ec4e:	4629      	mov	r1, r5
 800ec50:	2200      	movs	r2, #0
 800ec52:	4b0b      	ldr	r3, [pc, #44]	; (800ec80 <scalbn+0x108>)
 800ec54:	e7a8      	b.n	800eba8 <scalbn+0x30>
 800ec56:	bf00      	nop
 800ec58:	c2f8f359 	.word	0xc2f8f359
 800ec5c:	01a56e1f 	.word	0x01a56e1f
 800ec60:	8800759c 	.word	0x8800759c
 800ec64:	7e37e43c 	.word	0x7e37e43c
 800ec68:	43500000 	.word	0x43500000
 800ec6c:	ffff3cb0 	.word	0xffff3cb0
 800ec70:	8800759c 	.word	0x8800759c
 800ec74:	7e37e43c 	.word	0x7e37e43c
 800ec78:	01a56e1f 	.word	0x01a56e1f
 800ec7c:	c2f8f359 	.word	0xc2f8f359
 800ec80:	3c900000 	.word	0x3c900000

0800ec84 <fabsf>:
 800ec84:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800ec88:	4770      	bx	lr
	...

0800ec8c <floorf>:
 800ec8c:	b570      	push	{r4, r5, r6, lr}
 800ec8e:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800ec92:	3d7f      	subs	r5, #127	; 0x7f
 800ec94:	2d16      	cmp	r5, #22
 800ec96:	4601      	mov	r1, r0
 800ec98:	4604      	mov	r4, r0
 800ec9a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800ec9e:	dc26      	bgt.n	800ecee <floorf+0x62>
 800eca0:	2d00      	cmp	r5, #0
 800eca2:	da0e      	bge.n	800ecc2 <floorf+0x36>
 800eca4:	4917      	ldr	r1, [pc, #92]	; (800ed04 <floorf+0x78>)
 800eca6:	f7f1 ff3d 	bl	8000b24 <__addsf3>
 800ecaa:	2100      	movs	r1, #0
 800ecac:	f7f2 f9fe 	bl	80010ac <__aeabi_fcmpgt>
 800ecb0:	b128      	cbz	r0, 800ecbe <floorf+0x32>
 800ecb2:	2c00      	cmp	r4, #0
 800ecb4:	da23      	bge.n	800ecfe <floorf+0x72>
 800ecb6:	4b14      	ldr	r3, [pc, #80]	; (800ed08 <floorf+0x7c>)
 800ecb8:	2e00      	cmp	r6, #0
 800ecba:	bf18      	it	ne
 800ecbc:	461c      	movne	r4, r3
 800ecbe:	4621      	mov	r1, r4
 800ecc0:	e01b      	b.n	800ecfa <floorf+0x6e>
 800ecc2:	4e12      	ldr	r6, [pc, #72]	; (800ed0c <floorf+0x80>)
 800ecc4:	412e      	asrs	r6, r5
 800ecc6:	4230      	tst	r0, r6
 800ecc8:	d017      	beq.n	800ecfa <floorf+0x6e>
 800ecca:	490e      	ldr	r1, [pc, #56]	; (800ed04 <floorf+0x78>)
 800eccc:	f7f1 ff2a 	bl	8000b24 <__addsf3>
 800ecd0:	2100      	movs	r1, #0
 800ecd2:	f7f2 f9eb 	bl	80010ac <__aeabi_fcmpgt>
 800ecd6:	2800      	cmp	r0, #0
 800ecd8:	d0f1      	beq.n	800ecbe <floorf+0x32>
 800ecda:	2c00      	cmp	r4, #0
 800ecdc:	bfbe      	ittt	lt
 800ecde:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800ece2:	fa43 f505 	asrlt.w	r5, r3, r5
 800ece6:	1964      	addlt	r4, r4, r5
 800ece8:	ea24 0406 	bic.w	r4, r4, r6
 800ecec:	e7e7      	b.n	800ecbe <floorf+0x32>
 800ecee:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800ecf2:	d302      	bcc.n	800ecfa <floorf+0x6e>
 800ecf4:	f7f1 ff16 	bl	8000b24 <__addsf3>
 800ecf8:	4601      	mov	r1, r0
 800ecfa:	4608      	mov	r0, r1
 800ecfc:	bd70      	pop	{r4, r5, r6, pc}
 800ecfe:	2400      	movs	r4, #0
 800ed00:	e7dd      	b.n	800ecbe <floorf+0x32>
 800ed02:	bf00      	nop
 800ed04:	7149f2ca 	.word	0x7149f2ca
 800ed08:	bf800000 	.word	0xbf800000
 800ed0c:	007fffff 	.word	0x007fffff

0800ed10 <nanf>:
 800ed10:	4800      	ldr	r0, [pc, #0]	; (800ed14 <nanf+0x4>)
 800ed12:	4770      	bx	lr
 800ed14:	7fc00000 	.word	0x7fc00000

0800ed18 <scalbnf>:
 800ed18:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800ed1c:	b538      	push	{r3, r4, r5, lr}
 800ed1e:	4603      	mov	r3, r0
 800ed20:	460d      	mov	r5, r1
 800ed22:	4604      	mov	r4, r0
 800ed24:	d02a      	beq.n	800ed7c <scalbnf+0x64>
 800ed26:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800ed2a:	d304      	bcc.n	800ed36 <scalbnf+0x1e>
 800ed2c:	4601      	mov	r1, r0
 800ed2e:	f7f1 fef9 	bl	8000b24 <__addsf3>
 800ed32:	4603      	mov	r3, r0
 800ed34:	e022      	b.n	800ed7c <scalbnf+0x64>
 800ed36:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800ed3a:	d117      	bne.n	800ed6c <scalbnf+0x54>
 800ed3c:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800ed40:	f7f1 fff8 	bl	8000d34 <__aeabi_fmul>
 800ed44:	4a17      	ldr	r2, [pc, #92]	; (800eda4 <scalbnf+0x8c>)
 800ed46:	4603      	mov	r3, r0
 800ed48:	4295      	cmp	r5, r2
 800ed4a:	db0b      	blt.n	800ed64 <scalbnf+0x4c>
 800ed4c:	4604      	mov	r4, r0
 800ed4e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800ed52:	3a19      	subs	r2, #25
 800ed54:	442a      	add	r2, r5
 800ed56:	2afe      	cmp	r2, #254	; 0xfe
 800ed58:	dd0a      	ble.n	800ed70 <scalbnf+0x58>
 800ed5a:	4913      	ldr	r1, [pc, #76]	; (800eda8 <scalbnf+0x90>)
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	f361 001e 	bfi	r0, r1, #0, #31
 800ed62:	e000      	b.n	800ed66 <scalbnf+0x4e>
 800ed64:	4911      	ldr	r1, [pc, #68]	; (800edac <scalbnf+0x94>)
 800ed66:	f7f1 ffe5 	bl	8000d34 <__aeabi_fmul>
 800ed6a:	e7e2      	b.n	800ed32 <scalbnf+0x1a>
 800ed6c:	0dd2      	lsrs	r2, r2, #23
 800ed6e:	e7f1      	b.n	800ed54 <scalbnf+0x3c>
 800ed70:	2a00      	cmp	r2, #0
 800ed72:	dd05      	ble.n	800ed80 <scalbnf+0x68>
 800ed74:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 800ed78:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	bd38      	pop	{r3, r4, r5, pc}
 800ed80:	f112 0f16 	cmn.w	r2, #22
 800ed84:	da05      	bge.n	800ed92 <scalbnf+0x7a>
 800ed86:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ed8a:	4295      	cmp	r5, r2
 800ed8c:	dce5      	bgt.n	800ed5a <scalbnf+0x42>
 800ed8e:	4907      	ldr	r1, [pc, #28]	; (800edac <scalbnf+0x94>)
 800ed90:	e7e4      	b.n	800ed5c <scalbnf+0x44>
 800ed92:	3219      	adds	r2, #25
 800ed94:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800ed98:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800ed9c:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 800eda0:	e7e1      	b.n	800ed66 <scalbnf+0x4e>
 800eda2:	bf00      	nop
 800eda4:	ffff3cb0 	.word	0xffff3cb0
 800eda8:	7149f2ca 	.word	0x7149f2ca
 800edac:	0da24260 	.word	0x0da24260

0800edb0 <abort>:
 800edb0:	2006      	movs	r0, #6
 800edb2:	b508      	push	{r3, lr}
 800edb4:	f000 f94c 	bl	800f050 <raise>
 800edb8:	2001      	movs	r0, #1
 800edba:	f7f6 f9f2 	bl	80051a2 <_exit>
	...

0800edc0 <__errno>:
 800edc0:	4b01      	ldr	r3, [pc, #4]	; (800edc8 <__errno+0x8>)
 800edc2:	6818      	ldr	r0, [r3, #0]
 800edc4:	4770      	bx	lr
 800edc6:	bf00      	nop
 800edc8:	20000014 	.word	0x20000014

0800edcc <__libc_init_array>:
 800edcc:	b570      	push	{r4, r5, r6, lr}
 800edce:	2600      	movs	r6, #0
 800edd0:	4d0c      	ldr	r5, [pc, #48]	; (800ee04 <__libc_init_array+0x38>)
 800edd2:	4c0d      	ldr	r4, [pc, #52]	; (800ee08 <__libc_init_array+0x3c>)
 800edd4:	1b64      	subs	r4, r4, r5
 800edd6:	10a4      	asrs	r4, r4, #2
 800edd8:	42a6      	cmp	r6, r4
 800edda:	d109      	bne.n	800edf0 <__libc_init_array+0x24>
 800eddc:	f000 f962 	bl	800f0a4 <_init>
 800ede0:	2600      	movs	r6, #0
 800ede2:	4d0a      	ldr	r5, [pc, #40]	; (800ee0c <__libc_init_array+0x40>)
 800ede4:	4c0a      	ldr	r4, [pc, #40]	; (800ee10 <__libc_init_array+0x44>)
 800ede6:	1b64      	subs	r4, r4, r5
 800ede8:	10a4      	asrs	r4, r4, #2
 800edea:	42a6      	cmp	r6, r4
 800edec:	d105      	bne.n	800edfa <__libc_init_array+0x2e>
 800edee:	bd70      	pop	{r4, r5, r6, pc}
 800edf0:	f855 3b04 	ldr.w	r3, [r5], #4
 800edf4:	4798      	blx	r3
 800edf6:	3601      	adds	r6, #1
 800edf8:	e7ee      	b.n	800edd8 <__libc_init_array+0xc>
 800edfa:	f855 3b04 	ldr.w	r3, [r5], #4
 800edfe:	4798      	blx	r3
 800ee00:	3601      	adds	r6, #1
 800ee02:	e7f2      	b.n	800edea <__libc_init_array+0x1e>
 800ee04:	0800f598 	.word	0x0800f598
 800ee08:	0800f598 	.word	0x0800f598
 800ee0c:	0800f598 	.word	0x0800f598
 800ee10:	0800f5a0 	.word	0x0800f5a0

0800ee14 <malloc>:
 800ee14:	4b02      	ldr	r3, [pc, #8]	; (800ee20 <malloc+0xc>)
 800ee16:	4601      	mov	r1, r0
 800ee18:	6818      	ldr	r0, [r3, #0]
 800ee1a:	f000 b887 	b.w	800ef2c <_malloc_r>
 800ee1e:	bf00      	nop
 800ee20:	20000014 	.word	0x20000014

0800ee24 <free>:
 800ee24:	4b02      	ldr	r3, [pc, #8]	; (800ee30 <free+0xc>)
 800ee26:	4601      	mov	r1, r0
 800ee28:	6818      	ldr	r0, [r3, #0]
 800ee2a:	f000 b833 	b.w	800ee94 <_free_r>
 800ee2e:	bf00      	nop
 800ee30:	20000014 	.word	0x20000014

0800ee34 <memcpy>:
 800ee34:	440a      	add	r2, r1
 800ee36:	4291      	cmp	r1, r2
 800ee38:	f100 33ff 	add.w	r3, r0, #4294967295
 800ee3c:	d100      	bne.n	800ee40 <memcpy+0xc>
 800ee3e:	4770      	bx	lr
 800ee40:	b510      	push	{r4, lr}
 800ee42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee46:	4291      	cmp	r1, r2
 800ee48:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee4c:	d1f9      	bne.n	800ee42 <memcpy+0xe>
 800ee4e:	bd10      	pop	{r4, pc}

0800ee50 <memmove>:
 800ee50:	4288      	cmp	r0, r1
 800ee52:	b510      	push	{r4, lr}
 800ee54:	eb01 0402 	add.w	r4, r1, r2
 800ee58:	d902      	bls.n	800ee60 <memmove+0x10>
 800ee5a:	4284      	cmp	r4, r0
 800ee5c:	4623      	mov	r3, r4
 800ee5e:	d807      	bhi.n	800ee70 <memmove+0x20>
 800ee60:	1e43      	subs	r3, r0, #1
 800ee62:	42a1      	cmp	r1, r4
 800ee64:	d008      	beq.n	800ee78 <memmove+0x28>
 800ee66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ee6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ee6e:	e7f8      	b.n	800ee62 <memmove+0x12>
 800ee70:	4601      	mov	r1, r0
 800ee72:	4402      	add	r2, r0
 800ee74:	428a      	cmp	r2, r1
 800ee76:	d100      	bne.n	800ee7a <memmove+0x2a>
 800ee78:	bd10      	pop	{r4, pc}
 800ee7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee82:	e7f7      	b.n	800ee74 <memmove+0x24>

0800ee84 <memset>:
 800ee84:	4603      	mov	r3, r0
 800ee86:	4402      	add	r2, r0
 800ee88:	4293      	cmp	r3, r2
 800ee8a:	d100      	bne.n	800ee8e <memset+0xa>
 800ee8c:	4770      	bx	lr
 800ee8e:	f803 1b01 	strb.w	r1, [r3], #1
 800ee92:	e7f9      	b.n	800ee88 <memset+0x4>

0800ee94 <_free_r>:
 800ee94:	b538      	push	{r3, r4, r5, lr}
 800ee96:	4605      	mov	r5, r0
 800ee98:	2900      	cmp	r1, #0
 800ee9a:	d043      	beq.n	800ef24 <_free_r+0x90>
 800ee9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eea0:	1f0c      	subs	r4, r1, #4
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	bfb8      	it	lt
 800eea6:	18e4      	addlt	r4, r4, r3
 800eea8:	f000 f8f0 	bl	800f08c <__malloc_lock>
 800eeac:	4a1e      	ldr	r2, [pc, #120]	; (800ef28 <_free_r+0x94>)
 800eeae:	6813      	ldr	r3, [r2, #0]
 800eeb0:	4610      	mov	r0, r2
 800eeb2:	b933      	cbnz	r3, 800eec2 <_free_r+0x2e>
 800eeb4:	6063      	str	r3, [r4, #4]
 800eeb6:	6014      	str	r4, [r2, #0]
 800eeb8:	4628      	mov	r0, r5
 800eeba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eebe:	f000 b8eb 	b.w	800f098 <__malloc_unlock>
 800eec2:	42a3      	cmp	r3, r4
 800eec4:	d90a      	bls.n	800eedc <_free_r+0x48>
 800eec6:	6821      	ldr	r1, [r4, #0]
 800eec8:	1862      	adds	r2, r4, r1
 800eeca:	4293      	cmp	r3, r2
 800eecc:	bf01      	itttt	eq
 800eece:	681a      	ldreq	r2, [r3, #0]
 800eed0:	685b      	ldreq	r3, [r3, #4]
 800eed2:	1852      	addeq	r2, r2, r1
 800eed4:	6022      	streq	r2, [r4, #0]
 800eed6:	6063      	str	r3, [r4, #4]
 800eed8:	6004      	str	r4, [r0, #0]
 800eeda:	e7ed      	b.n	800eeb8 <_free_r+0x24>
 800eedc:	461a      	mov	r2, r3
 800eede:	685b      	ldr	r3, [r3, #4]
 800eee0:	b10b      	cbz	r3, 800eee6 <_free_r+0x52>
 800eee2:	42a3      	cmp	r3, r4
 800eee4:	d9fa      	bls.n	800eedc <_free_r+0x48>
 800eee6:	6811      	ldr	r1, [r2, #0]
 800eee8:	1850      	adds	r0, r2, r1
 800eeea:	42a0      	cmp	r0, r4
 800eeec:	d10b      	bne.n	800ef06 <_free_r+0x72>
 800eeee:	6820      	ldr	r0, [r4, #0]
 800eef0:	4401      	add	r1, r0
 800eef2:	1850      	adds	r0, r2, r1
 800eef4:	4283      	cmp	r3, r0
 800eef6:	6011      	str	r1, [r2, #0]
 800eef8:	d1de      	bne.n	800eeb8 <_free_r+0x24>
 800eefa:	6818      	ldr	r0, [r3, #0]
 800eefc:	685b      	ldr	r3, [r3, #4]
 800eefe:	4401      	add	r1, r0
 800ef00:	6011      	str	r1, [r2, #0]
 800ef02:	6053      	str	r3, [r2, #4]
 800ef04:	e7d8      	b.n	800eeb8 <_free_r+0x24>
 800ef06:	d902      	bls.n	800ef0e <_free_r+0x7a>
 800ef08:	230c      	movs	r3, #12
 800ef0a:	602b      	str	r3, [r5, #0]
 800ef0c:	e7d4      	b.n	800eeb8 <_free_r+0x24>
 800ef0e:	6820      	ldr	r0, [r4, #0]
 800ef10:	1821      	adds	r1, r4, r0
 800ef12:	428b      	cmp	r3, r1
 800ef14:	bf01      	itttt	eq
 800ef16:	6819      	ldreq	r1, [r3, #0]
 800ef18:	685b      	ldreq	r3, [r3, #4]
 800ef1a:	1809      	addeq	r1, r1, r0
 800ef1c:	6021      	streq	r1, [r4, #0]
 800ef1e:	6063      	str	r3, [r4, #4]
 800ef20:	6054      	str	r4, [r2, #4]
 800ef22:	e7c9      	b.n	800eeb8 <_free_r+0x24>
 800ef24:	bd38      	pop	{r3, r4, r5, pc}
 800ef26:	bf00      	nop
 800ef28:	20000a90 	.word	0x20000a90

0800ef2c <_malloc_r>:
 800ef2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef2e:	1ccd      	adds	r5, r1, #3
 800ef30:	f025 0503 	bic.w	r5, r5, #3
 800ef34:	3508      	adds	r5, #8
 800ef36:	2d0c      	cmp	r5, #12
 800ef38:	bf38      	it	cc
 800ef3a:	250c      	movcc	r5, #12
 800ef3c:	2d00      	cmp	r5, #0
 800ef3e:	4606      	mov	r6, r0
 800ef40:	db01      	blt.n	800ef46 <_malloc_r+0x1a>
 800ef42:	42a9      	cmp	r1, r5
 800ef44:	d903      	bls.n	800ef4e <_malloc_r+0x22>
 800ef46:	230c      	movs	r3, #12
 800ef48:	6033      	str	r3, [r6, #0]
 800ef4a:	2000      	movs	r0, #0
 800ef4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef4e:	f000 f89d 	bl	800f08c <__malloc_lock>
 800ef52:	4921      	ldr	r1, [pc, #132]	; (800efd8 <_malloc_r+0xac>)
 800ef54:	680a      	ldr	r2, [r1, #0]
 800ef56:	4614      	mov	r4, r2
 800ef58:	b99c      	cbnz	r4, 800ef82 <_malloc_r+0x56>
 800ef5a:	4f20      	ldr	r7, [pc, #128]	; (800efdc <_malloc_r+0xb0>)
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	b923      	cbnz	r3, 800ef6a <_malloc_r+0x3e>
 800ef60:	4621      	mov	r1, r4
 800ef62:	4630      	mov	r0, r6
 800ef64:	f000 f83c 	bl	800efe0 <_sbrk_r>
 800ef68:	6038      	str	r0, [r7, #0]
 800ef6a:	4629      	mov	r1, r5
 800ef6c:	4630      	mov	r0, r6
 800ef6e:	f000 f837 	bl	800efe0 <_sbrk_r>
 800ef72:	1c43      	adds	r3, r0, #1
 800ef74:	d123      	bne.n	800efbe <_malloc_r+0x92>
 800ef76:	230c      	movs	r3, #12
 800ef78:	4630      	mov	r0, r6
 800ef7a:	6033      	str	r3, [r6, #0]
 800ef7c:	f000 f88c 	bl	800f098 <__malloc_unlock>
 800ef80:	e7e3      	b.n	800ef4a <_malloc_r+0x1e>
 800ef82:	6823      	ldr	r3, [r4, #0]
 800ef84:	1b5b      	subs	r3, r3, r5
 800ef86:	d417      	bmi.n	800efb8 <_malloc_r+0x8c>
 800ef88:	2b0b      	cmp	r3, #11
 800ef8a:	d903      	bls.n	800ef94 <_malloc_r+0x68>
 800ef8c:	6023      	str	r3, [r4, #0]
 800ef8e:	441c      	add	r4, r3
 800ef90:	6025      	str	r5, [r4, #0]
 800ef92:	e004      	b.n	800ef9e <_malloc_r+0x72>
 800ef94:	6863      	ldr	r3, [r4, #4]
 800ef96:	42a2      	cmp	r2, r4
 800ef98:	bf0c      	ite	eq
 800ef9a:	600b      	streq	r3, [r1, #0]
 800ef9c:	6053      	strne	r3, [r2, #4]
 800ef9e:	4630      	mov	r0, r6
 800efa0:	f000 f87a 	bl	800f098 <__malloc_unlock>
 800efa4:	f104 000b 	add.w	r0, r4, #11
 800efa8:	1d23      	adds	r3, r4, #4
 800efaa:	f020 0007 	bic.w	r0, r0, #7
 800efae:	1ac2      	subs	r2, r0, r3
 800efb0:	d0cc      	beq.n	800ef4c <_malloc_r+0x20>
 800efb2:	1a1b      	subs	r3, r3, r0
 800efb4:	50a3      	str	r3, [r4, r2]
 800efb6:	e7c9      	b.n	800ef4c <_malloc_r+0x20>
 800efb8:	4622      	mov	r2, r4
 800efba:	6864      	ldr	r4, [r4, #4]
 800efbc:	e7cc      	b.n	800ef58 <_malloc_r+0x2c>
 800efbe:	1cc4      	adds	r4, r0, #3
 800efc0:	f024 0403 	bic.w	r4, r4, #3
 800efc4:	42a0      	cmp	r0, r4
 800efc6:	d0e3      	beq.n	800ef90 <_malloc_r+0x64>
 800efc8:	1a21      	subs	r1, r4, r0
 800efca:	4630      	mov	r0, r6
 800efcc:	f000 f808 	bl	800efe0 <_sbrk_r>
 800efd0:	3001      	adds	r0, #1
 800efd2:	d1dd      	bne.n	800ef90 <_malloc_r+0x64>
 800efd4:	e7cf      	b.n	800ef76 <_malloc_r+0x4a>
 800efd6:	bf00      	nop
 800efd8:	20000a90 	.word	0x20000a90
 800efdc:	20000a94 	.word	0x20000a94

0800efe0 <_sbrk_r>:
 800efe0:	b538      	push	{r3, r4, r5, lr}
 800efe2:	2300      	movs	r3, #0
 800efe4:	4d05      	ldr	r5, [pc, #20]	; (800effc <_sbrk_r+0x1c>)
 800efe6:	4604      	mov	r4, r0
 800efe8:	4608      	mov	r0, r1
 800efea:	602b      	str	r3, [r5, #0]
 800efec:	f7f6 f8e4 	bl	80051b8 <_sbrk>
 800eff0:	1c43      	adds	r3, r0, #1
 800eff2:	d102      	bne.n	800effa <_sbrk_r+0x1a>
 800eff4:	682b      	ldr	r3, [r5, #0]
 800eff6:	b103      	cbz	r3, 800effa <_sbrk_r+0x1a>
 800eff8:	6023      	str	r3, [r4, #0]
 800effa:	bd38      	pop	{r3, r4, r5, pc}
 800effc:	20000aac 	.word	0x20000aac

0800f000 <_raise_r>:
 800f000:	291f      	cmp	r1, #31
 800f002:	b538      	push	{r3, r4, r5, lr}
 800f004:	4604      	mov	r4, r0
 800f006:	460d      	mov	r5, r1
 800f008:	d904      	bls.n	800f014 <_raise_r+0x14>
 800f00a:	2316      	movs	r3, #22
 800f00c:	6003      	str	r3, [r0, #0]
 800f00e:	f04f 30ff 	mov.w	r0, #4294967295
 800f012:	bd38      	pop	{r3, r4, r5, pc}
 800f014:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f016:	b112      	cbz	r2, 800f01e <_raise_r+0x1e>
 800f018:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f01c:	b94b      	cbnz	r3, 800f032 <_raise_r+0x32>
 800f01e:	4620      	mov	r0, r4
 800f020:	f000 f830 	bl	800f084 <_getpid_r>
 800f024:	462a      	mov	r2, r5
 800f026:	4601      	mov	r1, r0
 800f028:	4620      	mov	r0, r4
 800f02a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f02e:	f000 b817 	b.w	800f060 <_kill_r>
 800f032:	2b01      	cmp	r3, #1
 800f034:	d00a      	beq.n	800f04c <_raise_r+0x4c>
 800f036:	1c59      	adds	r1, r3, #1
 800f038:	d103      	bne.n	800f042 <_raise_r+0x42>
 800f03a:	2316      	movs	r3, #22
 800f03c:	6003      	str	r3, [r0, #0]
 800f03e:	2001      	movs	r0, #1
 800f040:	e7e7      	b.n	800f012 <_raise_r+0x12>
 800f042:	2400      	movs	r4, #0
 800f044:	4628      	mov	r0, r5
 800f046:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f04a:	4798      	blx	r3
 800f04c:	2000      	movs	r0, #0
 800f04e:	e7e0      	b.n	800f012 <_raise_r+0x12>

0800f050 <raise>:
 800f050:	4b02      	ldr	r3, [pc, #8]	; (800f05c <raise+0xc>)
 800f052:	4601      	mov	r1, r0
 800f054:	6818      	ldr	r0, [r3, #0]
 800f056:	f7ff bfd3 	b.w	800f000 <_raise_r>
 800f05a:	bf00      	nop
 800f05c:	20000014 	.word	0x20000014

0800f060 <_kill_r>:
 800f060:	b538      	push	{r3, r4, r5, lr}
 800f062:	2300      	movs	r3, #0
 800f064:	4d06      	ldr	r5, [pc, #24]	; (800f080 <_kill_r+0x20>)
 800f066:	4604      	mov	r4, r0
 800f068:	4608      	mov	r0, r1
 800f06a:	4611      	mov	r1, r2
 800f06c:	602b      	str	r3, [r5, #0]
 800f06e:	f7f6 f888 	bl	8005182 <_kill>
 800f072:	1c43      	adds	r3, r0, #1
 800f074:	d102      	bne.n	800f07c <_kill_r+0x1c>
 800f076:	682b      	ldr	r3, [r5, #0]
 800f078:	b103      	cbz	r3, 800f07c <_kill_r+0x1c>
 800f07a:	6023      	str	r3, [r4, #0]
 800f07c:	bd38      	pop	{r3, r4, r5, pc}
 800f07e:	bf00      	nop
 800f080:	20000aac 	.word	0x20000aac

0800f084 <_getpid_r>:
 800f084:	f7f6 b876 	b.w	8005174 <_getpid>

0800f088 <__retarget_lock_acquire_recursive>:
 800f088:	4770      	bx	lr

0800f08a <__retarget_lock_release_recursive>:
 800f08a:	4770      	bx	lr

0800f08c <__malloc_lock>:
 800f08c:	4801      	ldr	r0, [pc, #4]	; (800f094 <__malloc_lock+0x8>)
 800f08e:	f7ff bffb 	b.w	800f088 <__retarget_lock_acquire_recursive>
 800f092:	bf00      	nop
 800f094:	20000aa4 	.word	0x20000aa4

0800f098 <__malloc_unlock>:
 800f098:	4801      	ldr	r0, [pc, #4]	; (800f0a0 <__malloc_unlock+0x8>)
 800f09a:	f7ff bff6 	b.w	800f08a <__retarget_lock_release_recursive>
 800f09e:	bf00      	nop
 800f0a0:	20000aa4 	.word	0x20000aa4

0800f0a4 <_init>:
 800f0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0a6:	bf00      	nop
 800f0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0aa:	bc08      	pop	{r3}
 800f0ac:	469e      	mov	lr, r3
 800f0ae:	4770      	bx	lr

0800f0b0 <_fini>:
 800f0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0b2:	bf00      	nop
 800f0b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0b6:	bc08      	pop	{r3}
 800f0b8:	469e      	mov	lr, r3
 800f0ba:	4770      	bx	lr
