<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Weiming Zhao, Xinxin Jin, Zhenlin Wang, Xiaolin Wang, Yingwei Luo, Xiaoming Li</p>
    <p>USENIX ATC11</p>
  </div>
  <div class="page">
    <p>Page Level Miss Ratio Curve (MRC)  Wide Applications:</p>
    <p>Working Set Size (WSS) Estimation</p>
    <p>Memory Resource Balancing</p>
    <p>Expensive</p>
    <p>Mean Runtime Overhead of SPEC CPU 2006: 16%</p>
    <p>Goal of This Research  Low Cost MRC Construction With Enough Accuracy</p>
  </div>
  <div class="page">
    <p>Overhead &amp; Existing Optimizations  Memory Intercept # x (time to find LRU distance)</p>
    <p>Dynamic hot set sizing  Less interception if overhead is too high  Undermines accuracy</p>
    <p>Bounded by WSS  AVL-Tree LRU list  Linked List LRU list  O(log(WSS))  O(WSS)</p>
    <p>Program Phases  Most programs show phasing behaviors</p>
    <p>IPC, WSS, branch prediction, etc.</p>
    <p>Stable within a phase, disruptive transitions between phases</p>
  </div>
  <div class="page">
    <p>Intermittent Memory Tracking (IMT)  When WSS is stable, disable memory tracking</p>
    <p>Re-enable when a phase change occurs</p>
    <p>How to detect when memory tracking is off?</p>
    <p>A key observation:</p>
    <p>Monitor HW events (PMCs) =&gt; detect PMC phase changes =&gt; predict WSS phase changes</p>
    <p>Challenge</p>
    <p>Quick and accurate online phase detection</p>
    <p>Phase changes of WSS</p>
    <p>Phase changes of memory related hardware events (TLB</p>
    <p>misses, L2 misses, etc)</p>
  </div>
  <div class="page">
    <p>Mem L1 Access L2 Misses DTLB Misses</p>
    <p>All data are normalized</p>
    <p>A challenge to PMC phase detector</p>
    <p>HW Events: degree of fluctuation varies among programs</p>
  </div>
  <div class="page">
    <p>Phase Detection  Moving average filter for de-noising, f(i)</p>
    <p>Stable phase: f(i) / (historic mean)  [1 T ]  T : detection threshold</p>
    <p>T For WSS Phase Detection  A fixed, empirical value ofTwss =0.05  Works well because of relatively small fluctuations</p>
    <p>T For PMC Phase Detection  A fixed value of TPMC  Average performance, not the best fit for all programs</p>
  </div>
  <div class="page">
    <p>Adaptive Threshold for PMC Phase Detection  Compare detection results, if inconsistent:</p>
    <p>WSS is stable but PMC phase detected: TPMC  WSS phase detected but PMC is stable: TPMC</p>
    <p>Checkpointing: periodically wake up WSS tracker</p>
    <p>Turn off</p>
    <p>WSS Tracker</p>
    <p>WSS</p>
    <p>Hardware Performance</p>
    <p>Counters PMC values</p>
    <p>In a stable phase?</p>
    <p>Yes</p>
    <p>IMT Controller</p>
    <p>Phase Detector</p>
    <p>Phase Detector</p>
    <p>New phase detected? Yes</p>
    <p>Turn on</p>
    <p>Timer goes off ?</p>
  </div>
  <div class="page">
    <p>Implementation  WSS Tracker in Xen 3.2</p>
    <p>IMT in Dom-0</p>
    <p>IMT Configuration  Use Data TLB misses for PMC phase detection</p>
  </div>
  <div class="page">
    <p>Metrics  Mean Relative Error (MRE):</p>
    <p>Up Ratio (UR) : memory tracking time / total time</p>
    <p>n M</p>
    <p>mMn</p>
    <p>i i</p>
    <p>ii</p>
    <p>/ 1</p>
    <p>IMT Performance of SPEC CPU 2006</p>
    <p>MRE Up Ratio</p>
  </div>
  <div class="page">
    <p>e rl</p>
    <p>b e n</p>
    <p>c h</p>
    <p>z ip</p>
    <p>.g c c</p>
    <p>.b w</p>
    <p>a v e s</p>
    <p>.g a m</p>
    <p>e s s</p>
    <p>.m c f</p>
    <p>.m il c</p>
    <p>.z e u s m</p>
    <p>p</p>
    <p>.g ro</p>
    <p>m a c s</p>
    <p>.c a c tu</p>
    <p>s A</p>
    <p>D M</p>
    <p>.l e s li e 3</p>
    <p>d</p>
    <p>a m</p>
    <p>d</p>
    <p>.g o b m</p>
    <p>k</p>
    <p>.d e a lI I</p>
    <p>.s o p le</p>
    <p>x</p>
    <p>.p o v ra</p>
    <p>y</p>
    <p>a lc</p>
    <p>u li x</p>
    <p>.h m</p>
    <p>m e r</p>
    <p>.s je</p>
    <p>n g</p>
    <p>.G e m</p>
    <p>s F D</p>
    <p>T D</p>
    <p>.l ib</p>
    <p>q u</p>
    <p>a n tu</p>
    <p>m</p>
    <p>.h 2</p>
    <p>re f</p>
    <p>.t o n to</p>
    <p>.l b m</p>
    <p>m n</p>
    <p>e tp</p>
    <p>p</p>
    <p>.a s ta</p>
    <p>r</p>
    <p>.w rf</p>
    <p>.s p h in</p>
    <p>x 3</p>
    <p>.x a la</p>
    <p>n c b m</p>
    <p>k</p>
    <p>M e a n</p>
    <p>O v e rh</p>
    <p>e a d ( %</p>
    <p>)</p>
    <p>SPEC CPU 2006</p>
    <p>Reg Opt Reg Opt + IMT (adaptive)</p>
    <p>No IMT: 16% IMT : 2%</p>
    <p>Regular optimizations: dynamic hot set sizing, AVL-tree based LRU list</p>
  </div>
  <div class="page">
    <p>S p</p>
    <p>e e d</p>
    <p>u p</p>
    <p>Speed-Ups With Memory</p>
    <p>Balancing</p>
    <p>Bal. w/ Reg Opt</p>
    <p>Bal. w/ Reg Opt + IMT (adapt.)</p>
    <p>Two VMs on one host: VM1: 470.lbm VM2: 433.milc</p>
    <p>Baseline: 700 MB Memory / VM</p>
  </div>
  <div class="page">
    <p>Our Novel Design Is Capable Of Tracking WSS  With very low cost</p>
    <p>With little accuracy loss</p>
    <p>Orthogonal to existing optimizations</p>
    <p>More Details Are In Our Technical Report  http://cs.mtu.edu/html/trs.html</p>
  </div>
  <div class="page"/>
</Presentation>
