
*** Running vivado
    with args -log fft_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fft_module.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 320.492 ; gain = 84.734
INFO: [Synth 8-638] synthesizing module 'fft_module' [d:/UNI/TFG/octave_main/octave_main.srcs/sources_1/ip/fft_module/synth/fft_module.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'fft_module' (54#1) [d:/UNI/TFG/octave_main/octave_main.srcs/sources_1/ip/fft_module/synth/fft_module.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 592.621 ; gain = 356.863
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 592.621 ; gain = 356.863
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 820.746 ; gain = 9.012
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 820.746 ; gain = 584.988
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 820.746 ; gain = 584.988
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 820.746 ; gain = 584.988
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 820.746 ; gain = 584.988
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 820.746 ; gain = 584.988
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 820.746 ; gain = 584.988
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:20 . Memory (MB): peak = 846.973 ; gain = 611.215
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:25 . Memory (MB): peak = 866.980 ; gain = 631.223
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:26 . Memory (MB): peak = 866.980 ; gain = 631.223
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:26 . Memory (MB): peak = 866.980 ; gain = 631.223
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:27 . Memory (MB): peak = 866.980 ; gain = 631.223
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:27 . Memory (MB): peak = 866.980 ; gain = 631.223
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 866.980 ; gain = 631.223
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 866.980 ; gain = 631.223

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    37|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     2|
|5     |LUT1       |    35|
|6     |LUT2       |   600|
|7     |LUT3       |  1122|
|8     |LUT4       |   291|
|9     |LUT5       |    20|
|10    |LUT6       |   136|
|11    |MUXCY      |   945|
|12    |RAM64X1S   |    24|
|13    |RAMB18     |     3|
|14    |RAMB18E1   |     3|
|15    |RAMB18E1_1 |     1|
|16    |SRL16E     |  1047|
|17    |SRLC32E    |   118|
|18    |XORCY      |   918|
|19    |FD         |     5|
|20    |FDE        |   206|
|21    |FDR        |    38|
|22    |FDRE       |  3660|
|23    |FDSE       |    28|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 866.980 ; gain = 631.223
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:34 . Memory (MB): peak = 866.980 ; gain = 634.453
