// Seed: 3280102923
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout supply0 id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2  = id_12;
  assign id_13 = -1 ? 1 : id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4;
  ;
  always @("" or posedge id_2) force id_4 = 1;
  logic id_5 = ~id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_4
  );
  assign modCall_1.id_13 = 0;
endmodule
