0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.srcs/sim_1/new/interface_sim.v,1591865444,verilog,,,,interface_sim,,,../../../../DDR_Arty.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1591861796,verilog,,C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.srcs/sources_1/new/interface.v,,clk_wiz_0,,,../../../../DDR_Arty.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1591861795,verilog,,C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../DDR_Arty.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.srcs/sources_1/new/interface.v,1591865681,verilog,,C:/Users/Peter/Desktop/VivadoProjects/Verilog/DDR3/DDR_Arty/DDR_Arty.srcs/sim_1/new/interface_sim.v,,interface,,,../../../../DDR_Arty.srcs/sources_1/ip/clk_wiz_0,,,,,
