static int\r\nnv40_fb_vram_init(struct nouveau_fb *pfb)\r\n{\r\nu32 pbus1218 = nv_rd32(pfb, 0x001218);\r\nswitch (pbus1218 & 0x00000300) {\r\ncase 0x00000000: pfb->ram.type = NV_MEM_TYPE_SDRAM; break;\r\ncase 0x00000100: pfb->ram.type = NV_MEM_TYPE_DDR1; break;\r\ncase 0x00000200: pfb->ram.type = NV_MEM_TYPE_GDDR3; break;\r\ncase 0x00000300: pfb->ram.type = NV_MEM_TYPE_DDR2; break;\r\n}\r\npfb->ram.size = nv_rd32(pfb, 0x10020c) & 0xff000000;\r\npfb->ram.parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;\r\nreturn nv_rd32(pfb, 0x100320);\r\n}\r\nvoid\r\nnv40_fb_tile_comp(struct nouveau_fb *pfb, int i, u32 size, u32 flags,\r\nstruct nouveau_fb_tile *tile)\r\n{\r\nu32 tiles = DIV_ROUND_UP(size, 0x80);\r\nu32 tags = round_up(tiles / pfb->ram.parts, 0x100);\r\nif ( (flags & 2) &&\r\n!nouveau_mm_head(&pfb->tags, 1, tags, tags, 1, &tile->tag)) {\r\ntile->zcomp = 0x28000000;\r\ntile->zcomp |= ((tile->tag->offset ) >> 8);\r\ntile->zcomp |= ((tile->tag->offset + tags - 1) >> 8) << 13;\r\n#ifdef __BIG_ENDIAN\r\ntile->zcomp |= 0x40000000;\r\n#endif\r\n}\r\n}\r\nstatic int\r\nnv40_fb_init(struct nouveau_object *object)\r\n{\r\nstruct nv40_fb_priv *priv = (void *)object;\r\nint ret;\r\nret = nouveau_fb_init(&priv->base);\r\nif (ret)\r\nreturn ret;\r\nnv_mask(priv, 0x10033c, 0x00008000, 0x00000000);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv40_fb_ctor(struct nouveau_object *parent, struct nouveau_object *engine,\r\nstruct nouveau_oclass *oclass, void *data, u32 size,\r\nstruct nouveau_object **pobject)\r\n{\r\nstruct nv40_fb_priv *priv;\r\nint ret;\r\nret = nouveau_fb_create(parent, engine, oclass, &priv);\r\n*pobject = nv_object(priv);\r\nif (ret)\r\nreturn ret;\r\npriv->base.memtype_valid = nv04_fb_memtype_valid;\r\npriv->base.ram.init = nv40_fb_vram_init;\r\npriv->base.tile.regions = 8;\r\npriv->base.tile.init = nv30_fb_tile_init;\r\npriv->base.tile.comp = nv40_fb_tile_comp;\r\npriv->base.tile.fini = nv20_fb_tile_fini;\r\npriv->base.tile.prog = nv20_fb_tile_prog;\r\nreturn nouveau_fb_preinit(&priv->base);\r\n}
