<?xml version="1.0" encoding="utf-8"?><ProjectRoot xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xsd="http://www.w3.org/2001/XMLSchema"><Header>Processador</Header><Items xsi:type="ProjectFolder"><Header>Generated</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>PC.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>PC_tb.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>RAM.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>ROM.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>ROM_tb .vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>ULA.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>banco.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>flag.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>mux.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>processador.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>processador_tb.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>prox_inst.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>reg_16.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>reg_pc.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>state_machine.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>state_machine_tb.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>un_controle.vhd</Header></Items><Items xsi:type="ProjectFileVHDL"><Header>un_controle_tb.vhd</Header></Items><CruviHSExtensions><string xsi:nil="true" /></CruviHSExtensions><CruviLSExtensions><string xsi:nil="true" /><string xsi:nil="true" /><string xsi:nil="true" /><string xsi:nil="true" /></CruviLSExtensions><IOVoltage>0</IOVoltage><HardwareStartPathRelative>processador.vhd</HardwareStartPathRelative><UseShield>false</UseShield></ProjectRoot>