<module name="EQEP0_REG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EQEP_QPOSCNT" acronym="EQEP_QPOSCNT" offset="0x0" width="32" description="">
    <bitfield id="QPOSCNT" width="32" begin="31" end="0" resetval="0x0" description="This 32 bit position counter register counts up/down on every EQEP pulse based on direction input. This counter acts as a position integrator whose count value is proportional to position from a give reference point." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSINIT" acronym="EQEP_QPOSINIT" offset="0x4" width="32" description="">
    <bitfield id="QPOSINIT" width="32" begin="31" end="0" resetval="0x0" description="This register contains the position value that is used to initialize the position counter based on external strobe or index event. The position counter can be initialized through software." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSMAX" acronym="EQEP_QPOSMAX" offset="0x8" width="32" description="">
    <bitfield id="QPOSMAX" width="32" begin="31" end="0" resetval="0x0" description="This register contains the maximum position counter value." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSCMP" acronym="EQEP_QPOSCMP" offset="0xC" width="32" description="">
    <bitfield id="QPOSCMP" width="32" begin="31" end="0" resetval="0x0" description="The position-compare value in this register is compared with the position counter (" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSILAT" acronym="EQEP_QPOSILAT" offset="0x10" width="32" description="">
    <bitfield id="QPOSILAT" width="32" begin="31" end="0" resetval="0x0" description="The position-counter value is latched into this register on an index event as defined by the" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QPOSSLAT" acronym="EQEP_QPOSSLAT" offset="0x14" width="32" description="">
    <bitfield id="QPOSSLAT" width="32" begin="31" end="0" resetval="0x0" description="The position-counter value is latched into this register on strobe event as defined by the" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QPOSLAT" acronym="EQEP_QPOSLAT" offset="0x18" width="32" description="">
    <bitfield id="QPOSLAT" width="32" begin="31" end="0" resetval="0x0" description="The position-counter value is latched into this register on unit time out event." range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QUTMR" acronym="EQEP_QUTMR" offset="0x1C" width="32" description="">
    <bitfield id="QUTMR" width="32" begin="31" end="0" resetval="0x0" description="This register acts as time base for unit time event generation. When this timer value matches with unit time period value, unit time event is generated." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QUPRD" acronym="EQEP_QUPRD" offset="0x20" width="32" description="">
    <bitfield id="QUPRD" width="32" begin="31" end="0" resetval="0x0" description="This register contains the period count for unit timer to generate periodic unit time events to latch the EQEP position information at periodic interval and optionally to generate interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QWD_TMR_PRD" acronym="EQEP_QWD_TMR_PRD" offset="0x24" width="32" description="">
    <bitfield id="QWDPRD" width="16" begin="31" end="16" resetval="0x0" description="This field contains the time-out count for the EQEP peripheral watch dog timer. When the watch dog timer value matches with the watch dog period value, status flag is set to indicate the stall." range="" rwaccess="RW"/>
    <bitfield id="QWDTMR" width="16" begin="15" end="0" resetval="0x0" description="This field acts as time base for watch dog to detect motor stalls. When this timer value matches with watch dog period value, watch dog timeout interrupt is generated. This register is reset upon edge transition in quadrature-clock indicating the motion." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QDEC_QEP_CTL" acronym="EQEP_QDEC_QEP_CTL" offset="0x28" width="32" description="">
    <bitfield id="FREE_SOFT" width="2" begin="31" end="30" resetval="0x0" description="Emulation Control Bits. In the values 0 through 3 listed below, x is different for the four following behaviors. EQEP_QPOSCNT behavior, x refers to the Position counter. EQEP_QWD_TMR_PRD behavior, x refers to the Watchdog counter. EQEP_QUTMR behavior, x refers to the Unit timer. EQEP_QCTMR behavior, x refers to the Capture timer. 0h = x stops immediately. For 1h = For QCTMR behavior, x continues to count until the next unit period event. 2h = x is unaffected by emulation suspend. 3h = x is unaffected by emulation suspend." range="" rwaccess="RW"/>
    <bitfield id="PCRM" width="2" begin="29" end="28" resetval="0x0" description="Position counter reset mode 0h = Position counter reset on an index event 1h = Position counter reset on the maximum position 2h = Position counter resets once on the first index event 3h = Position counter reset on a unit time event" range="" rwaccess="RW"/>
    <bitfield id="SEI" width="2" begin="27" end="26" resetval="0x0" description="Strobe event initialization of position counter 0h = Does nothing (action disabled) 1h = Does nothing (action disabled) 2h = Initializes the position counter on rising edge of the QEPS signal 3h = Clockwise Direction: Initializes the position counter on the rising edge of QEPS strobe. Counter Clockwise Direction: Initializes the position counter on the falling edge of QEPS strobe" range="" rwaccess="RW"/>
    <bitfield id="IEI" width="2" begin="25" end="24" resetval="0x0" description="Index event initialization of position counter 0h = Do nothing (action disabled) 1h = Do nothing (action disabled) 2h = Initializes the position counter on the rising edge of the QEPI signal (QPOSCNT = QPOSINIT) 3h = Initializes the position counter on the falling edge of QEPI signal (QPOSCNT = QPOSINIT)" range="" rwaccess="RW"/>
    <bitfield id="SWI" width="1" begin="23" end="23" resetval="0x0" description="Software initialization of position counter 0h = Do nothing (action disabled) 1h = Initialize position counter, this bit is cleared automatically" range="" rwaccess="RW"/>
    <bitfield id="SEL" width="1" begin="22" end="22" resetval="0x0" description="Strobe event latch of position counter 0h = The position counter is latched on the rising edge of QEPS strobe (QPOSSLAT = POSCCNT). Latching on the falling edge can be done by inverting the strobe input using the QSP bit in the 1h = Clockwise Direction: Position counter is latched on rising edge of QEPS strobe. Counter Clockwise Direction: Position counter is latched on falling edge of QEPS strobe." range="" rwaccess="RW"/>
    <bitfield id="IEL" width="2" begin="21" end="20" resetval="0x0" description="Index event latch of position counter (software index marker) 0h = Reserved 1h = Latches position counter on rising edge of the index signal 2h = Latches position counter on falling edge of the index signal 3h = Software index marker. Latches the position counter and quadrature direction flag on index event marker. The position counter is latched to theEQEP_QPOSILAT register and the direction flag is latched in the EQEP_QEPSTS[QDLF] bit. This mode is useful for software index marking." range="" rwaccess="RW"/>
    <bitfield id="QPEN" width="1" begin="19" end="19" resetval="0x0" description="Quadrature position counter enable/software reset 0h = Reset the EQEP peripheral internal operating flags/read-only registers. Control/configuration registers are not disturbed by a software reset. 1h = EQEP position counter is enabled" range="" rwaccess="RW"/>
    <bitfield id="QCLM" width="1" begin="18" end="18" resetval="0x0" description="EQEP capture latch mode 0h = Latch on position counter read by CPU. Capture timer and capture period values are latched into EQEP_QCTMRLAT and EQEP_QCPRDLAT registers when CPU reads the EQEP_QPOSCNT register. 1h = Latch on unit time out. Position counter, capture timer and capture period values are latched intoEQEP_QPOSLAT, EQEP_QCTMRLAT and EQEP_QCPRDLAT registers on unit time out." range="" rwaccess="RW"/>
    <bitfield id="UTE" width="1" begin="17" end="17" resetval="0x0" description="EQEP unit timer enable 0h = Disable EQEP unit timer 1h = Enable unit timer" range="" rwaccess="RW"/>
    <bitfield id="WDE" width="1" begin="16" end="16" resetval="0x0" description="EQEP watchdog enable 0h = Disable the EQEP watchdog timer 1h = Enable the EQEP watchdog timer" range="" rwaccess="RW"/>
    <bitfield id="QSRC" width="2" begin="15" end="14" resetval="0x0" description="Position-counter source selection. 0h = Quadrature count mode (QCLK = iCLK, QDIR = iDIR) 1h = Direction-count mode (QCLK = xCLK, QDIR = xDIR) 2h = UP count mode for frequency measurement (QCLK = xCLK, QDIR = 1) 3h = DOWN count mode for frequency measurement (QCLK = xCLK, QDIR = 0)" range="" rwaccess="RW"/>
    <bitfield id="SOEN" width="1" begin="13" end="13" resetval="0x0" description="Sync output-enable 0h = Disable position-compare sync output 1h = Enable position-compare sync output" range="" rwaccess="RW"/>
    <bitfield id="SPSEL" width="1" begin="12" end="12" resetval="0x0" description="Sync output pin selection 0h = Index pin is used for sync output 1h = Strobe pin is used for sync output" range="" rwaccess="RW"/>
    <bitfield id="XCR" width="1" begin="11" end="11" resetval="0x0" description="External clock rate 0h = 2x resolution: Count the rising/falling edge 1h = 1x resolution: Count the rising edge only" range="" rwaccess="RW"/>
    <bitfield id="SWAP" width="1" begin="10" end="10" resetval="0x0" description="Swap quadrature clock inputs. This swaps the input to the quadrature decoder, reversing the counting direction. 0h = Quadrature-clock inputs are not swapped 1h = Quadrature-clock inputs are swapped" range="" rwaccess="RW"/>
    <bitfield id="IGATE" width="1" begin="9" end="9" resetval="0x0" description="Index pulse gating option 0h = Disable gating of Index pulse 1h = Gate the index pin with strobe" range="" rwaccess="RW"/>
    <bitfield id="QAP" width="1" begin="8" end="8" resetval="0x0" description="QEPA input polarity 0h = No effect 1h = Negates QEPA input" range="" rwaccess="RW"/>
    <bitfield id="QBP" width="1" begin="7" end="7" resetval="0x0" description="QEPB input polarity 0h = No effect 1h = Negates QEPB input" range="" rwaccess="RW"/>
    <bitfield id="QIP" width="1" begin="6" end="6" resetval="0x0" description="QEPI input polarity 0h = No effect 1h = Negates QEPI input" range="" rwaccess="RW"/>
    <bitfield id="QSP" width="1" begin="5" end="5" resetval="0x0" description="QEPS input polarity 0h = No effect 1h = Negates QEPS input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QCAP_QPOS_CTL" acronym="EQEP_QCAP_QPOS_CTL" offset="0x2C" width="32" description="">
    <bitfield id="PCSHDW" width="1" begin="31" end="31" resetval="0x0" description="Position-compare shadow enable 0h = Shadow disabled, load Immediate 1h = Shadow enabled" range="" rwaccess="RW"/>
    <bitfield id="PCLOAD" width="1" begin="30" end="30" resetval="0x0" description="Position-compare shadow load mode 0h = Load on QPOSCNT = 0 1h = Load when QPOSCNT = QPOSCMP" range="" rwaccess="RW"/>
    <bitfield id="PCPOL" width="1" begin="29" end="29" resetval="0x0" description="Polarity of sync output 0h = Active HIGH pulse output 1h = Active LOW pulse output" range="" rwaccess="RW"/>
    <bitfield id="PCE" width="1" begin="28" end="28" resetval="0x0" description="Position-compare enable/disable 0h = Disable position compare unit 1h = Enable position compare unit" range="" rwaccess="RW"/>
    <bitfield id="PCSPW" width="12" begin="27" end="16" resetval="0x0" description="Select-position-compare sync output pulse width ... 0h = 1 &#215; 4 &#215; EQEP_FICLK cycles 1h = 2 &#215; 4 &#215; EQEP_FICLK cycles 2h = 3 &#215; 4 &#215; EQEP_FICLK cycles to 4096 &#215; 4 &#215; EQEP_FICLK cycles FFFh = 3 &#215; 4 &#215; EQEP_FICLK cycles to 4096 &#215; 4 &#215; EQEP_FICLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CEN" width="1" begin="15" end="15" resetval="0x0" description="Enable EQEP capture 0h = EQEP capture unit is disabled 1h = EQEP capture unit is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="14" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CCPS" width="3" begin="6" end="4" resetval="0x0" description="EQEP capture timer clock prescaler 0h = CAPCLK = EQEP_FICLK/1 1h = CAPCLK = EQEP_FICLK/2 2h = CAPCLK = EQEP_FICLK/4 3h = CAPCLK = EQEP_FICLK/8 4h = CAPCLK = EQEP_FICLK/16 5h = CAPCLK = EQEP_FICLK/32 6h = CAPCLK = EQEP_FICLK/64 7h = CAPCLK = EQEP_FICLK/128" range="" rwaccess="RW"/>
    <bitfield id="UPPS" width="4" begin="3" end="0" resetval="0x0" description="Unit position event prescaler 0h = UPEVNT = QCLK/1 1h = UPEVNT = QCLK/2 2h = UPEVNT = QCLK/4 3h = UPEVNT = QCLK/8 4h = UPEVNT = QCLK/16 5h = UPEVNT = QCLK/32 6h = UPEVNT = QCLK/64 7h = UPEVNT = QCLK/128 8h = UPEVNT = QCLK/256 9h = UPEVNT = QCLK/512 Ah = UPEVNT = QCLK/1024 Bh = UPEVNT = QCLK/2048 Ch = Reserved Dh = Reserved Eh = Reserved Fh = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QINT_EN_FLG" acronym="EQEP_QINT_EN_FLG" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UTOI_FLG" width="1" begin="27" end="27" resetval="0x0" description="Unit time out interrupt flag 0h = No interrupt generated 1h = Set by EQEP unit timer period match" range="" rwaccess="R"/>
    <bitfield id="IELI_FLG" width="1" begin="26" end="26" resetval="0x0" description="Index event latch interrupt flag 0h = No interrupt generated 1h = This bit is set after latching the" range="" rwaccess="R"/>
    <bitfield id="SELI_FLG" width="1" begin="25" end="25" resetval="0x0" description="Strobe event latch interrupt flag 0h = No interrupt generated 1h = This bit is set after latching theEQEP_QPOSSLAT" range="" rwaccess="R"/>
    <bitfield id="PCMI_FLG" width="1" begin="24" end="24" resetval="0x0" description="EQEP compare match event interrupt flag 0h = No interrupt generated 1h = This bit is set on position-compare match" range="" rwaccess="R"/>
    <bitfield id="PCRI_FLG" width="1" begin="23" end="23" resetval="0x0" description="Position-compare ready interrupt flag 0h = No interrupt generated 1h = This bit is set after transferring the shadow register value to the active position compare register." range="" rwaccess="R"/>
    <bitfield id="PCOI_FLG" width="1" begin="22" end="22" resetval="0x0" description="Position counter overflow interrupt flag 0h = No interrupt generated 1h = This bit is set on position counter overflow." range="" rwaccess="R"/>
    <bitfield id="PCUI_FLG" width="1" begin="21" end="21" resetval="0x0" description="Position counter underflow interrupt flag 0h = No interrupt generated 1h = This bit is set on position counter underflow." range="" rwaccess="R"/>
    <bitfield id="WTOI_FLG" width="1" begin="20" end="20" resetval="0x0" description="Watchdog timeout interrupt flag 0h = No interrupt generated 1h = Set by watch dog timeout" range="" rwaccess="R"/>
    <bitfield id="QDCI_FLG" width="1" begin="19" end="19" resetval="0x0" description="Quadrature direction change interrupt flag 0h = No interrupt generated 1h = This bit is set during change of direction" range="" rwaccess="R"/>
    <bitfield id="QPEI_FLG" width="1" begin="18" end="18" resetval="0x0" description="Quadrature phase error interrupt flag 0h = No interrupt generated 1h = Set on simultaneous transition of QEPA and QEPB" range="" rwaccess="R"/>
    <bitfield id="PCEI_FLG" width="1" begin="17" end="17" resetval="0x0" description="Position counter error interrupt flag 0h = No interrupt generated 1h = Position counter error" range="" rwaccess="R"/>
    <bitfield id="INT_FLG" width="1" begin="16" end="16" resetval="0x0" description="Global interrupt status flag 0h = No interrupt generated 1h = Interrupt was generated" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UTOI_EN" width="1" begin="11" end="11" resetval="0x0" description="Unit time out interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="IELI_EN" width="1" begin="10" end="10" resetval="0x0" description="Index event latch interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="SELI_EN" width="1" begin="9" end="9" resetval="0x0" description="Strobe event latch interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCMI_EN" width="1" begin="8" end="8" resetval="0x0" description="Position-compare match interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCRI_EN" width="1" begin="7" end="7" resetval="0x0" description="Position-compare ready interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCOI_EN" width="1" begin="6" end="6" resetval="0x0" description="Position counter overflow interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCUI_EN" width="1" begin="5" end="5" resetval="0x0" description="Position counter underflow interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="WTOI_EN" width="1" begin="4" end="4" resetval="0x0" description="Watchdog time out interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="QDCI_EN" width="1" begin="3" end="3" resetval="0x0" description="Quadrature direction change interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="QPEI_EN" width="1" begin="2" end="2" resetval="0x0" description="Quadrature phase error interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCEI_EN" width="1" begin="1" end="1" resetval="0x0" description="Position counter error interrupt enable 0h = Interrupt is disabled 1h = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QINT_CLR_FRC" acronym="EQEP_QINT_CLR_FRC" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UTOI_FRC" width="1" begin="27" end="27" resetval="0x0" description="Force unit time out interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="IELI_FRC" width="1" begin="26" end="26" resetval="0x0" description="Force index event latch interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="SELI_FRC" width="1" begin="25" end="25" resetval="0x0" description="Force strobe event latch interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="PCMI_FRC" width="1" begin="24" end="24" resetval="0x0" description="Force position-compare match interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="PCRI_FRC" width="1" begin="23" end="23" resetval="0x0" description="Force position-compare ready interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="PCOI_FRC" width="1" begin="22" end="22" resetval="0x0" description="Force position counter overflow interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="PCUI_FRC" width="1" begin="21" end="21" resetval="0x0" description="Force position counter underflow interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="WTOI_FRC" width="1" begin="20" end="20" resetval="0x0" description="Force watchdog time out interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="QDCI_FRC" width="1" begin="19" end="19" resetval="0x0" description="Force quadrature direction change interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="QPEI_FRC" width="1" begin="18" end="18" resetval="0x0" description="Force quadrature phase error interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="PCEI_FRC" width="1" begin="17" end="17" resetval="0x0" description="Force position counter error interrupt Read 0h = No effect Write 1h = Force the interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="5" begin="16" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UTOI_CLR" width="1" begin="11" end="11" resetval="0x0" description="Clear unit time out interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="IELI_CLR" width="1" begin="10" end="10" resetval="0x0" description="Clear index event latch interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="SELI_CLR" width="1" begin="9" end="9" resetval="0x0" description="Clear strobe event latch interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="PCMI_CLR" width="1" begin="8" end="8" resetval="0x0" description="Clear EQEP compare match event interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="PCRI_CLR" width="1" begin="7" end="7" resetval="0x0" description="Clear position-compare ready interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="PCOI_CLR" width="1" begin="6" end="6" resetval="0x0" description="Clear position counter overflow interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="PCUI_CLR" width="1" begin="5" end="5" resetval="0x0" description="Clear position counter underflow interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="WTOI_CLR" width="1" begin="4" end="4" resetval="0x0" description="Clear watchdog timeout interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="QDCI_CLR" width="1" begin="3" end="3" resetval="0x0" description="Clear quadrature direction change interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="QPEI_CLR" width="1" begin="2" end="2" resetval="0x0" description="Clear quadrature phase error interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="PCEI_CLR" width="1" begin="1" end="1" resetval="0x0" description="Clear position counter error interrupt flag Read 0h = No effect Write 1h = Clears the interrupt flag" range="" rwaccess="RW1C"/>
    <bitfield id="INT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Global interrupt clear flag Read 0h = No effect Write 1h = Clears the interrupt flag and enables further interrupts to be generated if an event flags is set to 1." range="" rwaccess="RW1C"/>
  </register>
  <register id="EQEP_QEP_STS_CT" acronym="EQEP_QEP_STS_CT" offset="0x38" width="32" description="">
    <bitfield id="QCTMR" width="16" begin="31" end="16" resetval="0x0" description="This field provides time base for edge capture unit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FDF" width="1" begin="6" end="6" resetval="0x0" description="Direction on the first index marker. Status of the direction is latched on the first index event marker. 0h = Counter-clockwise rotation (or reverse movement) on the first index event 1h = Clockwise rotation (or forward movement) on the first index event" range="" rwaccess="R"/>
    <bitfield id="QDF" width="1" begin="5" end="5" resetval="0x0" description="Quadrature direction flag 0h = Counter-clockwise rotation (or reverse movement) 1h = Clockwise rotation (or forward movement)" range="" rwaccess="R"/>
    <bitfield id="QDLF" width="1" begin="4" end="4" resetval="0x0" description="EQEP direction latch flag. Status of direction is latched on every index event marker. 0h = Counter-clockwise rotation (or reverse movement) on index event marker 1h = Clockwise rotation (or forward movement) on index event marker" range="" rwaccess="R"/>
    <bitfield id="COEF" width="1" begin="3" end="3" resetval="0x0" description="Capture overflow error flag 0h = Sticky bit, cleared by writing 1 1h = Overflow occurred in EQEP Capture timer (QEPCTMR)" range="" rwaccess="RW1C"/>
    <bitfield id="CDEF" width="1" begin="2" end="2" resetval="0x0" description="Capture direction error flag 0h = Sticky bit, cleared by writing 1 1h = Direction change occurred between the capture position event." range="" rwaccess="RW1C"/>
    <bitfield id="FIMF" width="1" begin="1" end="1" resetval="0x0" description="First index marker flag 0h = Sticky bit, cleared by writing 1 1h = Set by first occurrence of index pulse" range="" rwaccess="RW1C"/>
    <bitfield id="PCEF" width="1" begin="0" end="0" resetval="0x0" description="Position counter error flag. This bit is not sticky and it is updated for every index event. 0h = No error occurred during the last index transition. 1h = Position counter error" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QC_PRD_TLAT" acronym="EQEP_QC_PRD_TLAT" offset="0x3C" width="32" description="">
    <bitfield id="QCTMRLAT" width="16" begin="31" end="16" resetval="0x0" description="The EQEP capture timer value can be latched into this register on two events:" range="" rwaccess="R"/>
    <bitfield id="QCPRD" width="16" begin="15" end="0" resetval="0x0" description="This register holds the period count value between the last successive EQEP position events." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QCPRDLAT" acronym="EQEP_QCPRDLAT" offset="0x40" width="16" description="">
    <bitfield id="QCPRDLAT" width="16" begin="15" end="0" resetval="0x0" description="The EQEP capture period value can be latched into this register on two events:" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_REVID" acronym="EQEP_REVID" offset="0x5C" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x44D3 1903" description="IP Revision" range="" rwaccess="R"/>
  </register>
</module>
