Fulvio Corno , Paolo Prinetto , Matteo Sonza Reorda, Making the Circular Self-Test Path Technique Effective for Real Circuits, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.949-957, October 02-06, 1994
Thomas G. Foote , Dale E. Hoffman , William V. Huott , Timothy J. Koprowski , Bryan J. Robbins , Mary P. Kusko, Testing the 400-MHz IBM Generation-4 CMOS Chip, Proceedings of the IEEE International Test Conference, p.106-114, November 03-05, 1997
Sybille Hellebrand , Janusz Rajski , Steffen Tarnick , Srikanth Venkataraman , Bernard Courtois, Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE Transactions on Computers, v.44 n.2, p.223-233, February 1995[doi>10.1109/12.364534]
Graham Hetherington , Tony Fryars , Nagesh Tamarapalli , Mark Kassab , Abu Hassan , Janusz Rajski, Logic BIST for Large Industrial Designs: Real Issues and Case Studies, Proceedings of the 1999 IEEE International Test Conference, p.358, September 28-30, 1999
Koenemann, B., Mucha, J., and Zwiehoff, G. 1979. Built-in logic block observation techniques. In Proceedings of the International Test Conference. 37--41.
Krasniewski, A. and Pilarski, S. 1989. Circular self-test path: A low-cost bist technique for vlsi circuits. IEEE Trans. Comput.-Aided Des. 8, 1 (Jan.), 46--55.
Savir, J. and Patil, S. 1994. Broad-side delay test. IEEE Trans. Computer-Aided Design. 1057--1064.
Adit D. Singh , Egor S. Sogomonyan , Michael GÃ¶ssel , Markus Seuring, Testability Evaluation of Sequential Designs Incorporating the Multi-Mode Scannable Memory Element, Proceedings of the 1999 IEEE International Test Conference, p.286, September 28-30, 1999
E. S. Sogomonyan , A. D. Singh , M. Goessel, A Multi-Mode Scannable Memory Element for High Test Application Efficiency and Delay Testing, Journal of Electronic Testing: Theory and Applications, v.15 n.1-2, p.87-96, August-October 1999[doi>10.1023/A:1008328101088]
C. E. Stroud, An automated BIST approach for general sequential logic synthesis, Proceedings of the 25th ACM/IEEE conference on Design automation, p.3-8, June 12-15, 1988, Atlantic City, New Jersey, United States
