<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='115' type='unsigned int llvm::ARMBaseInstrInfo::getUnindexedOpcode(unsigned int Opc) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='113'>// Return the non-pre/post incrementing version of &apos;Opc&apos;. Return 0
  // if there is not such an opcode.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='162' u='c' c='_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN15499751'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMInstrInfo.cpp' l='51' c='_ZNK4llvm12ARMInstrInfo18getUnindexedOpcodeEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp' l='34' c='_ZNK4llvm15Thumb1InstrInfo18getUnindexedOpcodeEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='52' c='_ZNK4llvm15Thumb2InstrInfo18getUnindexedOpcodeEj'/>
