Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jun 15 13:15:43 2024
| Host         : LA-1497 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/clk_1_16_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.354        0.000                      0                 1383        0.054        0.000                      0                 1383        2.000        0.000                       0                   558  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       13.354        0.000                      0                 1383        0.054        0.000                      0                 1383        8.750        0.000                       0                   554  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 1.182ns (18.769%)  route 5.116ns (81.231%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           1.584     3.950    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.074 r  design_1_i/kalkulator_0/inst/set[6]_i_4/O
                         net (fo=1, routed)           0.648     4.722    design_1_i/kalkulator_0/inst/set[6]_i_4_n_0
    SLICE_X97Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.544     5.390    design_1_i/kalkulator_0/inst/set
    SLICE_X97Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.608    18.463    design_1_i/kalkulator_0/inst/clk
    SLICE_X97Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[1]/C
                         clock pessimism              0.567    19.030    
                         clock uncertainty           -0.080    18.950    
    SLICE_X97Y94         FDRE (Setup_fdre_C_CE)      -0.205    18.745    design_1_i/kalkulator_0/inst/set_reg[1]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 1.182ns (18.769%)  route 5.116ns (81.231%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           1.584     3.950    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.074 r  design_1_i/kalkulator_0/inst/set[6]_i_4/O
                         net (fo=1, routed)           0.648     4.722    design_1_i/kalkulator_0/inst/set[6]_i_4_n_0
    SLICE_X97Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.544     5.390    design_1_i/kalkulator_0/inst/set
    SLICE_X97Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.608    18.463    design_1_i/kalkulator_0/inst/clk
    SLICE_X97Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[6]/C
                         clock pessimism              0.567    19.030    
                         clock uncertainty           -0.080    18.950    
    SLICE_X97Y94         FDRE (Setup_fdre_C_CE)      -0.205    18.745    design_1_i/kalkulator_0/inst/set_reg[6]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.373ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 1.182ns (18.828%)  route 5.096ns (81.172%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           1.584     3.950    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.074 r  design_1_i/kalkulator_0/inst/set[6]_i_4/O
                         net (fo=1, routed)           0.648     4.722    design_1_i/kalkulator_0/inst/set[6]_i_4_n_0
    SLICE_X97Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.524     5.371    design_1_i/kalkulator_0/inst/set
    SLICE_X97Y92         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.607    18.462    design_1_i/kalkulator_0/inst/clk
    SLICE_X97Y92         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[0]/C
                         clock pessimism              0.567    19.029    
                         clock uncertainty           -0.080    18.949    
    SLICE_X97Y92         FDRE (Setup_fdre_C_CE)      -0.205    18.744    design_1_i/kalkulator_0/inst/set_reg[0]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 13.373    

Slack (MET) :             13.453ns  (required time - arrival time)
  Source:                 design_1_i/kalkulator_0/inst/set_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/send_lcd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.186ns (18.328%)  route 5.285ns (81.672%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.783    -0.909    design_1_i/kalkulator_0/inst/clk
    SLICE_X97Y92         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 f  design_1_i/kalkulator_0/inst/set_reg[0]/Q
                         net (fo=81, routed)          2.690     2.237    design_1_i/kalkulator_0/inst/set_reg_n_0_[0]
    SLICE_X99Y87         LUT2 (Prop_lut2_I0_O)        0.150     2.387 r  design_1_i/kalkulator_0/inst/data_lcd[4]_i_2/O
                         net (fo=8, routed)           1.245     3.631    design_1_i/kalkulator_0/inst/start_bcd_3
    SLICE_X96Y92         LUT6 (Prop_lut6_I3_O)        0.332     3.963 r  design_1_i/kalkulator_0/inst/send_lcd_i_7/O
                         net (fo=2, routed)           0.716     4.679    design_1_i/kalkulator_0/inst/send_lcd_i_7_n_0
    SLICE_X95Y93         LUT5 (Prop_lut5_I4_O)        0.124     4.803 r  design_1_i/kalkulator_0/inst/send_lcd_i_2/O
                         net (fo=1, routed)           0.634     5.438    design_1_i/kalkulator_0/inst/send_lcd_i_2_n_0
    SLICE_X95Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.562 r  design_1_i/kalkulator_0/inst/send_lcd_i_1/O
                         net (fo=1, routed)           0.000     5.562    design_1_i/kalkulator_0/inst/send_lcd_i_1_n_0
    SLICE_X95Y92         FDRE                                         r  design_1_i/kalkulator_0/inst/send_lcd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.607    18.462    design_1_i/kalkulator_0/inst/clk
    SLICE_X95Y92         FDRE                                         r  design_1_i/kalkulator_0/inst/send_lcd_reg/C
                         clock pessimism              0.604    19.066    
                         clock uncertainty           -0.080    18.986    
    SLICE_X95Y92         FDRE (Setup_fdre_C_D)        0.029    19.015    design_1_i/kalkulator_0/inst/send_lcd_reg
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                 13.453    

Slack (MET) :             13.530ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.182ns (19.195%)  route 4.976ns (80.805%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           1.584     3.950    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.074 r  design_1_i/kalkulator_0/inst/set[6]_i_4/O
                         net (fo=1, routed)           0.648     4.722    design_1_i/kalkulator_0/inst/set[6]_i_4_n_0
    SLICE_X97Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.404     5.251    design_1_i/kalkulator_0/inst/set
    SLICE_X96Y93         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.608    18.463    design_1_i/kalkulator_0/inst/clk
    SLICE_X96Y93         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[2]/C
                         clock pessimism              0.567    19.030    
                         clock uncertainty           -0.080    18.950    
    SLICE_X96Y93         FDRE (Setup_fdre_C_CE)      -0.169    18.781    design_1_i/kalkulator_0/inst/set_reg[2]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                 13.530    

Slack (MET) :             13.530ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.182ns (19.195%)  route 4.976ns (80.805%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           1.584     3.950    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.074 r  design_1_i/kalkulator_0/inst/set[6]_i_4/O
                         net (fo=1, routed)           0.648     4.722    design_1_i/kalkulator_0/inst/set[6]_i_4_n_0
    SLICE_X97Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.404     5.251    design_1_i/kalkulator_0/inst/set
    SLICE_X96Y93         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.608    18.463    design_1_i/kalkulator_0/inst/clk
    SLICE_X96Y93         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[3]/C
                         clock pessimism              0.567    19.030    
                         clock uncertainty           -0.080    18.950    
    SLICE_X96Y93         FDRE (Setup_fdre_C_CE)      -0.169    18.781    design_1_i/kalkulator_0/inst/set_reg[3]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                 13.530    

Slack (MET) :             13.580ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.182ns (19.350%)  route 4.926ns (80.650%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           1.584     3.950    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.074 r  design_1_i/kalkulator_0/inst/set[6]_i_4/O
                         net (fo=1, routed)           0.648     4.722    design_1_i/kalkulator_0/inst/set[6]_i_4_n_0
    SLICE_X97Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.355     5.201    design_1_i/kalkulator_0/inst/set
    SLICE_X96Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.608    18.463    design_1_i/kalkulator_0/inst/clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[4]/C
                         clock pessimism              0.567    19.030    
                         clock uncertainty           -0.080    18.950    
    SLICE_X96Y94         FDRE (Setup_fdre_C_CE)      -0.169    18.781    design_1_i/kalkulator_0/inst/set_reg[4]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 13.580    

Slack (MET) :             13.580ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.182ns (19.350%)  route 4.926ns (80.650%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           1.584     3.950    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.074 r  design_1_i/kalkulator_0/inst/set[6]_i_4/O
                         net (fo=1, routed)           0.648     4.722    design_1_i/kalkulator_0/inst/set[6]_i_4_n_0
    SLICE_X97Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.355     5.201    design_1_i/kalkulator_0/inst/set
    SLICE_X96Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.608    18.463    design_1_i/kalkulator_0/inst/clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[5]/C
                         clock pessimism              0.567    19.030    
                         clock uncertainty           -0.080    18.950    
    SLICE_X96Y94         FDRE (Setup_fdre_C_CE)      -0.169    18.781    design_1_i/kalkulator_0/inst/set_reg[5]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 13.580    

Slack (MET) :             13.689ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/data2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.211ns (20.908%)  route 4.581ns (79.092%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           0.751     3.117    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y92         LUT6 (Prop_lut6_I3_O)        0.124     3.241 r  design_1_i/kalkulator_0/inst/value[1]_i_2/O
                         net (fo=6, routed)           0.843     4.084    design_1_i/kalkulator_0/inst/value[1]_i_2_n_0
    SLICE_X100Y92        LUT3 (Prop_lut3_I1_O)        0.153     4.237 r  design_1_i/kalkulator_0/inst/data2[7]_i_1/O
                         net (fo=8, routed)           0.648     4.885    design_1_i/kalkulator_0/inst/data2[7]_i_1_n_0
    SLICE_X99Y89         FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.606    18.461    design_1_i/kalkulator_0/inst/clk
    SLICE_X99Y89         FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[2]/C
                         clock pessimism              0.605    19.066    
                         clock uncertainty           -0.080    18.986    
    SLICE_X99Y89         FDRE (Setup_fdre_C_CE)      -0.412    18.574    design_1_i/kalkulator_0/inst/data2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.689    

Slack (MET) :             13.689ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/data2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.211ns (20.908%)  route 4.581ns (79.092%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.785    -0.907    design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/clk
    SLICE_X101Y96        FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/result_reg/Q
                         net (fo=11, routed)          1.520     1.069    design_1_i/kalkulator_0/inst/keys[14]
    SLICE_X102Y92        LUT5 (Prop_lut5_I1_O)        0.150     1.219 f  design_1_i/kalkulator_0/inst/number[5]_i_5/O
                         net (fo=2, routed)           0.819     2.038    design_1_i/kalkulator_0/inst/number[5]_i_5_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.328     2.366 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_11/O
                         net (fo=7, routed)           0.751     3.117    design_1_i/kalkulator_0/inst/data_lcd[7]_i_11_n_0
    SLICE_X98Y92         LUT6 (Prop_lut6_I3_O)        0.124     3.241 r  design_1_i/kalkulator_0/inst/value[1]_i_2/O
                         net (fo=6, routed)           0.843     4.084    design_1_i/kalkulator_0/inst/value[1]_i_2_n_0
    SLICE_X100Y92        LUT3 (Prop_lut3_I1_O)        0.153     4.237 r  design_1_i/kalkulator_0/inst/data2[7]_i_1/O
                         net (fo=8, routed)           0.648     4.885    design_1_i/kalkulator_0/inst/data2[7]_i_1_n_0
    SLICE_X99Y89         FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         1.606    18.461    design_1_i/kalkulator_0/inst/clk
    SLICE_X99Y89         FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[3]/C
                         clock pessimism              0.605    19.066    
                         clock uncertainty           -0.080    18.986    
    SLICE_X99Y89         FDRE (Setup_fdre_C_CE)      -0.412    18.574    design_1_i/kalkulator_0/inst/data2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.609    -0.599    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/clk
    SLICE_X100Y98        FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.309    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]
    SLICE_X100Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    -0.153    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[8]_i_1__10_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[12]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.112    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[12]_i_1__10_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.059 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]_i_1__10/O[0]
                         net (fo=1, routed)           0.000    -0.059    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]_i_1__10_n_7
    SLICE_X100Y100       FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.965    -0.750    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/clk
    SLICE_X100Y100       FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.134    -0.113    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.609    -0.599    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/clk
    SLICE_X100Y98        FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.309    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]
    SLICE_X100Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    -0.153    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[8]_i_1__10_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[12]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.112    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[12]_i_1__10_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.046 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]_i_1__10/O[2]
                         net (fo=1, routed)           0.000    -0.046    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]_i_1__10_n_5
    SLICE_X100Y100       FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.965    -0.750    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/clk
    SLICE_X100Y100       FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[18]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.134    -0.113    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.609    -0.599    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/clk
    SLICE_X100Y98        FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.309    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[10]
    SLICE_X100Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    -0.153    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[8]_i_1__10_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[12]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.112    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[12]_i_1__10_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.023 r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]_i_1__10/O[1]
                         net (fo=1, routed)           0.000    -0.023    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[16]_i_1__10_n_6
    SLICE_X100Y100       FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.965    -0.750    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/clk
    SLICE_X100Y100       FDRE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[17]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.134    -0.113    design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/kalkulator_0/inst/data_lcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.606    -0.602    design_1_i/kalkulator_0/inst/clk
    SLICE_X95Y91         FDRE                                         r  design_1_i/kalkulator_0/inst/data_lcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/kalkulator_0/inst/data_lcd_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.301    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/DIA0
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X96Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.440    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/bin2bcd_0/inst/temp_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/bin2bcd_0/inst/temp_bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.605    -0.603    design_1_i/bin2bcd_0/inst/clk
    SLICE_X101Y87        FDRE                                         r  design_1_i/bin2bcd_0/inst/temp_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/bin2bcd_0/inst/temp_bcd_reg[1]/Q
                         net (fo=8, routed)           0.088    -0.373    design_1_i/bin2bcd_0/inst/temp_bcd_reg_n_0_[1]
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.045    -0.328 r  design_1_i/bin2bcd_0/inst/temp_bcd[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    design_1_i/bin2bcd_0/inst/p_0_in[2]
    SLICE_X100Y87        FDRE                                         r  design_1_i/bin2bcd_0/inst/temp_bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.874    -0.841    design_1_i/bin2bcd_0/inst/clk
    SLICE_X100Y87        FDRE                                         r  design_1_i/bin2bcd_0/inst/temp_bcd_reg[2]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X100Y87        FDRE (Hold_fdre_C_D)         0.121    -0.469    design_1_i/bin2bcd_0/inst/temp_bcd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.597%)  route 0.324ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X98Y87         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.324    -0.114    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD1
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X96Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.597%)  route 0.324ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X98Y87         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.324    -0.114    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD1
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X96Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.597%)  route 0.324ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X98Y87         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.324    -0.114    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD1
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X96Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.597%)  route 0.324ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X98Y87         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.324    -0.114    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD1
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X96Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.597%)  route 0.324ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X98Y87         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.324    -0.114    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD1
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=552, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X96Y88         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X96Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y80     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y82     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y82     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y83     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y83     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y83     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y86     design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X97Y86     design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X96Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X96Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X96Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X96Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X96Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X96Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X98Y88     design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



