Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov  7 13:47:06 2023
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     420         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (428)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (901)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (428)
--------------------------
 There are 420 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atan/present_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (901)
--------------------------------------------------
 There are 901 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  908          inf        0.000                      0                  908           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           908 Endpoints
Min Delay           908 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_x_buff_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.308ns  (logic 2.787ns (33.545%)  route 5.521ns (66.455%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X74Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.987     1.443    accelerometer/counter__0[1]
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.099 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.099    accelerometer/counter0_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.213 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    accelerometer/counter0_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.327 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.327    accelerometer/counter0_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.441 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.441    accelerometer/counter0_carry__2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.555 r  accelerometer/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.555    accelerometer/counter0_carry__3_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.868 f  accelerometer/counter0_carry__4/O[3]
                         net (fo=2, routed)           0.822     3.690    accelerometer/spi/state[1]_i_7_0[3]
    SLICE_X75Y40         LUT6 (Prop_lut6_I5_O)        0.306     3.996 f  accelerometer/spi/state[2]_i_8/O
                         net (fo=3, routed)           1.047     5.043    accelerometer/spi/state[2]_i_8_n_0
    SLICE_X75Y39         LUT4 (Prop_lut4_I2_O)        0.150     5.193 f  accelerometer/spi/state[2]_i_3/O
                         net (fo=2, routed)           0.663     5.856    accelerometer/spi/state[2]_i_3_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.326     6.182 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.191     7.373    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X77Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  accelerometer/spi/acc_x_buff[15]_i_1/O
                         net (fo=8, routed)           0.811     8.308    accelerometer/spi_n_20
    SLICE_X84Y32         FDRE                                         r  accelerometer/acc_x_buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/transmit_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 2.595ns (31.456%)  route 5.655ns (68.544%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X74Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.987     1.443    accelerometer/counter__0[1]
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.099 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.099    accelerometer/counter0_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.213 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    accelerometer/counter0_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.327 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.327    accelerometer/counter0_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.441 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.441    accelerometer/counter0_carry__2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.555 r  accelerometer/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.555    accelerometer/counter0_carry__3_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.669 r  accelerometer/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.669    accelerometer/counter0_carry__4_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.908 f  accelerometer/counter0_carry__5/O[2]
                         net (fo=2, routed)           0.816     3.724    accelerometer/spi/counter[2]_i_2_1[2]
    SLICE_X77Y40         LUT6 (Prop_lut6_I5_O)        0.302     4.026 f  accelerometer/spi/counter[2]_i_7/O
                         net (fo=3, routed)           1.416     5.442    accelerometer/spi/counter[2]_i_7_n_0
    SLICE_X78Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.566 f  accelerometer/spi/state[1]_i_8/O
                         net (fo=2, routed)           0.956     6.522    accelerometer/spi/state[1]_i_8_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.646 f  accelerometer/spi/counter[0]_i_5/O
                         net (fo=2, routed)           0.812     7.457    accelerometer/spi/counter[0]_i_5_n_0
    SLICE_X74Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  accelerometer/spi/transmit[7]_i_1/O
                         net (fo=6, routed)           0.668     8.250    accelerometer/spi_n_24
    SLICE_X72Y40         FDCE                                         r  accelerometer/transmit_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/spi/cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.244ns (51.567%)  route 3.986ns (48.433%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDPE                         0.000     0.000 r  accelerometer/spi/cs_reg_lopt_replica/C
    SLICE_X66Y40         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  accelerometer/spi/cs_reg_lopt_replica/Q
                         net (fo=1, routed)           3.986     4.504    lopt
    W12                  OBUF (Prop_obuf_I_O)         3.726     8.231 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     8.231    cs
    W12                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/spi/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 4.010ns (48.854%)  route 4.198ns (51.146%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE                         0.000     0.000 r  accelerometer/spi/mosi_tristate_oe_reg/C
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/spi/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           4.198     4.654    mosi_OBUF
    V10                  OBUFT (Prop_obuft_I_O)       3.554     8.207 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     8.207    mosi
    V10                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_x_buff_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 2.787ns (33.960%)  route 5.420ns (66.040%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X74Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.987     1.443    accelerometer/counter__0[1]
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.099 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.099    accelerometer/counter0_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.213 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    accelerometer/counter0_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.327 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.327    accelerometer/counter0_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.441 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.441    accelerometer/counter0_carry__2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.555 r  accelerometer/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.555    accelerometer/counter0_carry__3_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.868 f  accelerometer/counter0_carry__4/O[3]
                         net (fo=2, routed)           0.822     3.690    accelerometer/spi/state[1]_i_7_0[3]
    SLICE_X75Y40         LUT6 (Prop_lut6_I5_O)        0.306     3.996 f  accelerometer/spi/state[2]_i_8/O
                         net (fo=3, routed)           1.047     5.043    accelerometer/spi/state[2]_i_8_n_0
    SLICE_X75Y39         LUT4 (Prop_lut4_I2_O)        0.150     5.193 f  accelerometer/spi/state[2]_i_3/O
                         net (fo=2, routed)           0.663     5.856    accelerometer/spi/state[2]_i_3_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.326     6.182 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.191     7.373    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X77Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  accelerometer/spi/acc_x_buff[15]_i_1/O
                         net (fo=8, routed)           0.710     8.207    accelerometer/spi_n_20
    SLICE_X82Y36         FDRE                                         r  accelerometer/acc_x_buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_x_buff_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 2.787ns (33.960%)  route 5.420ns (66.040%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X74Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.987     1.443    accelerometer/counter__0[1]
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.099 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.099    accelerometer/counter0_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.213 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    accelerometer/counter0_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.327 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.327    accelerometer/counter0_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.441 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.441    accelerometer/counter0_carry__2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.555 r  accelerometer/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.555    accelerometer/counter0_carry__3_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.868 f  accelerometer/counter0_carry__4/O[3]
                         net (fo=2, routed)           0.822     3.690    accelerometer/spi/state[1]_i_7_0[3]
    SLICE_X75Y40         LUT6 (Prop_lut6_I5_O)        0.306     3.996 f  accelerometer/spi/state[2]_i_8/O
                         net (fo=3, routed)           1.047     5.043    accelerometer/spi/state[2]_i_8_n_0
    SLICE_X75Y39         LUT4 (Prop_lut4_I2_O)        0.150     5.193 f  accelerometer/spi/state[2]_i_3/O
                         net (fo=2, routed)           0.663     5.856    accelerometer/spi/state[2]_i_3_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.326     6.182 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.191     7.373    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X77Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  accelerometer/spi/acc_x_buff[15]_i_1/O
                         net (fo=8, routed)           0.710     8.207    accelerometer/spi_n_20
    SLICE_X82Y36         FDRE                                         r  accelerometer/acc_x_buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_x_buff_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 2.787ns (33.960%)  route 5.420ns (66.040%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X74Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.987     1.443    accelerometer/counter__0[1]
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.099 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.099    accelerometer/counter0_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.213 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    accelerometer/counter0_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.327 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.327    accelerometer/counter0_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.441 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.441    accelerometer/counter0_carry__2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.555 r  accelerometer/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.555    accelerometer/counter0_carry__3_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.868 f  accelerometer/counter0_carry__4/O[3]
                         net (fo=2, routed)           0.822     3.690    accelerometer/spi/state[1]_i_7_0[3]
    SLICE_X75Y40         LUT6 (Prop_lut6_I5_O)        0.306     3.996 f  accelerometer/spi/state[2]_i_8/O
                         net (fo=3, routed)           1.047     5.043    accelerometer/spi/state[2]_i_8_n_0
    SLICE_X75Y39         LUT4 (Prop_lut4_I2_O)        0.150     5.193 f  accelerometer/spi/state[2]_i_3/O
                         net (fo=2, routed)           0.663     5.856    accelerometer/spi/state[2]_i_3_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.326     6.182 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.191     7.373    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X77Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.497 r  accelerometer/spi/acc_x_buff[15]_i_1/O
                         net (fo=8, routed)           0.710     8.207    accelerometer/spi_n_20
    SLICE_X82Y36         FDRE                                         r  accelerometer/acc_x_buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/spi/sclk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 4.156ns (50.761%)  route 4.031ns (49.239%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y39         FDRE                         0.000     0.000 r  accelerometer/spi/sclk_reg/C
    SLICE_X66Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  accelerometer/spi/sclk_reg/Q
                         net (fo=2, routed)           4.031     4.549    sclk_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638     8.187 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     8.187    sclk
    W8                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_x_buff_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 2.787ns (34.362%)  route 5.324ns (65.638%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X74Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.987     1.443    accelerometer/counter__0[1]
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.099 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.099    accelerometer/counter0_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.213 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    accelerometer/counter0_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.327 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.327    accelerometer/counter0_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.441 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.441    accelerometer/counter0_carry__2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.555 r  accelerometer/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.555    accelerometer/counter0_carry__3_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.868 f  accelerometer/counter0_carry__4/O[3]
                         net (fo=2, routed)           0.822     3.690    accelerometer/spi/state[1]_i_7_0[3]
    SLICE_X75Y40         LUT6 (Prop_lut6_I5_O)        0.306     3.996 f  accelerometer/spi/state[2]_i_8/O
                         net (fo=3, routed)           1.047     5.043    accelerometer/spi/state[2]_i_8_n_0
    SLICE_X75Y39         LUT4 (Prop_lut4_I2_O)        0.150     5.193 f  accelerometer/spi/state[2]_i_3/O
                         net (fo=2, routed)           0.663     5.856    accelerometer/spi/state[2]_i_3_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.326     6.182 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.160     7.342    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X77Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.466 r  accelerometer/spi/acc_x_buff[7]_i_1/O
                         net (fo=3, routed)           0.645     8.111    accelerometer/spi_n_21
    SLICE_X82Y33         FDRE                                         r  accelerometer/acc_x_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acc_x_buff_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 2.787ns (34.362%)  route 5.324ns (65.638%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE                         0.000     0.000 r  accelerometer/counter_reg[1]/C
    SLICE_X74Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  accelerometer/counter_reg[1]/Q
                         net (fo=5, routed)           0.987     1.443    accelerometer/counter__0[1]
    SLICE_X76Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.099 r  accelerometer/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.099    accelerometer/counter0_carry_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.213 r  accelerometer/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    accelerometer/counter0_carry__0_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.327 r  accelerometer/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.327    accelerometer/counter0_carry__1_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.441 r  accelerometer/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.441    accelerometer/counter0_carry__2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.555 r  accelerometer/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.555    accelerometer/counter0_carry__3_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.868 f  accelerometer/counter0_carry__4/O[3]
                         net (fo=2, routed)           0.822     3.690    accelerometer/spi/state[1]_i_7_0[3]
    SLICE_X75Y40         LUT6 (Prop_lut6_I5_O)        0.306     3.996 f  accelerometer/spi/state[2]_i_8/O
                         net (fo=3, routed)           1.047     5.043    accelerometer/spi/state[2]_i_8_n_0
    SLICE_X75Y39         LUT4 (Prop_lut4_I2_O)        0.150     5.193 f  accelerometer/spi/state[2]_i_3/O
                         net (fo=2, routed)           0.663     5.856    accelerometer/spi/state[2]_i_3_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.326     6.182 f  accelerometer/spi/counter[2]_i_2/O
                         net (fo=8, routed)           1.160     7.342    accelerometer/spi/counter[2]_i_2_n_0
    SLICE_X77Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.466 r  accelerometer/spi/acc_x_buff[7]_i_1/O
                         net (fo=3, routed)           0.645     8.111    accelerometer/spi_n_21
    SLICE_X82Y33         FDRE                                         r  accelerometer/acc_x_buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accelerometer/spi/in_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/spi/receive_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.299%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDRE                         0.000     0.000 r  accelerometer/spi/in_buffer_reg[3]/C
    SLICE_X83Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accelerometer/spi/in_buffer_reg[3]/Q
                         net (fo=2, routed)           0.064     0.205    accelerometer/spi/in_buffer__0[3]
    SLICE_X82Y37         FDCE                                         r  accelerometer/spi/receive_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/acc_x_buff_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acceleration_x_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE                         0.000     0.000 r  accelerometer/acc_x_buff_reg[14]/C
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  accelerometer/acc_x_buff_reg[14]/Q
                         net (fo=1, routed)           0.049     0.213    accelerometer/acc_x_buff[14]
    SLICE_X83Y36         FDCE                                         r  accelerometer/acceleration_x_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5/C
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5/Q
                         net (fo=1, routed)           0.120     0.248    atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_5_n_0
    SLICE_X80Y45         FDRE                                         r  atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe_r_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]/C
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.254    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]_0
    SLICE_X81Y43         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.116%)  route 0.127ns (49.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=8, routed)           0.127     0.255    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/E[0]
    SLICE_X83Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.116%)  route 0.127ns (49.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=8, routed)           0.127     0.255    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/E[0]
    SLICE_X83Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.116%)  route 0.127ns (49.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=8, routed)           0.127     0.255    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/E[0]
    SLICE_X83Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.116%)  route 0.127ns (49.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE                         0.000     0.000 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=8, routed)           0.127     0.255    atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/E[0]
    SLICE_X83Y42         FDRE                                         r  atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/acc_y_buff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acceleration_y_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y34         FDRE                         0.000     0.000 r  accelerometer/acc_y_buff_reg[12]/C
    SLICE_X83Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accelerometer/acc_y_buff_reg[12]/Q
                         net (fo=1, routed)           0.115     0.256    accelerometer/acc_y_buff[12]
    SLICE_X81Y34         FDCE                                         r  accelerometer/acceleration_y_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/acc_y_buff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accelerometer/acceleration_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y34         FDRE                         0.000     0.000 r  accelerometer/acc_y_buff_reg[8]/C
    SLICE_X83Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accelerometer/acc_y_buff_reg[8]/Q
                         net (fo=1, routed)           0.115     0.256    accelerometer/acc_y_buff[8]
    SLICE_X81Y34         FDCE                                         r  accelerometer/acceleration_y_reg[8]/D
  -------------------------------------------------------------------    -------------------





