FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
/* bench 11843.2.0 8a109e138743 */
/* bench 11843.2.1 465acb3ea555 */
/* bench 11843.2.2 e87d0019da3d */
/* bench 11843.2.3 a4372d5e9a4f */
/* bench 11843.2.4 2400cd895d08 */
/* bench 11843.2.5 c273a5b39b21 */
/* bench 11843.2.6 288510ff6017 */
/* bench 11843.2.7 9c1c85100455 */
/* Copyright(c) 2018-2019  Realtek Corporation
 */

#ifndef __RTW_EFUSE_H__
#define __RTW_EFUSE_H__

#define EFUSE_HW_CAP_IGNORE		0
#define EFUSE_HW_CAP_PTCL_VHT		3
#define EFUSE_HW_CAP_SUPP_BW80		7
#define EFUSE_HW_CAP_SUPP_BW40		6

#define EFUSE_READ_FAIL			0xff

#define GET_EFUSE_HW_CAP_HCI(hw_cap)					       \
	le32_get_bits(*((__le32 *)(hw_cap) + 0x01), GENMASK(3, 0))
#define GET_EFUSE_HW_CAP_BW(hw_cap)					       \
	le32_get_bits(*((__le32 *)(hw_cap) + 0x01), GENMASK(18, 16))
#define GET_EFUSE_HW_CAP_NSS(hw_cap)					       \
	le32_get_bits(*((__le32 *)(hw_cap) + 0x01), GENMASK(20, 19))
#define GET_EFUSE_HW_CAP_ANT_NUM(hw_cap)				       \
	le32_get_bits(*((__le32 *)(hw_cap) + 0x01), GENMASK(23, 21))
#define GET_EFUSE_HW_CAP_PTCL(hw_cap)					       \
	le32_get_bits(*((__le32 *)(hw_cap) + 0x01), GENMASK(27, 26))
/* bench 19486.7.0 07de9126b3ae */
/* bench 19486.7.1 2b630cf39b87 */
/* bench 19486.7.2 2b9d97530b7e */
/* bench 19486.7.3 ae5fad96b4e9 */
/* bench 24410.1.0 d984cf1bccdd */
/* bench 24410.1.1 6a7a6c68d500 */
/* bench 19486.7.4 c44c04b17aaa */
/* bench 19486.7.5 de4386312796 */
/* bench 19486.7.6 23607592be91 */
int rtw_read8_physical_efuse(struct rtw_dev *rtwdev, u16 addr, u8 *data);

#endif
