Generating HDL for page 13.60.06.1 INPUT AND OUTPUT CYCLES-ACC at 7/30/2020 1:53:10 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_60_06_1_INPUT_AND_OUTPUT_CYCLES_ACC_tb.vhdl, generating default test bench code.
Removed 5 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 2E to ignored block(s) or identical signal names
Generating Statement for block at 1A with output pin(s) of OUT_1A_B
	and inputs of OUT_2B_A
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_E
	and inputs of PS_E_CH_INPUT_MODE,MS_CONTROL_REG_DISABLE,PS_E_CYCLE
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_H
	and inputs of OUT_4B_E,OUT_4C_E
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_A, OUT_2B_A
	and inputs of OUT_3B_H
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_E
	and inputs of PS_F_CH_INPUT_MODE,MS_CONTROL_REG_DISABLE,PS_F_CYCLE
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of OUT_2E_R
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_D
	and inputs of PS_E_CH_OUTPUT_MODE,MS_CONTROL_REG_DISABLE,PS_E_CYCLE
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of OUT_4E_D,OUT_4F_C
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_R, OUT_2E_R
	and inputs of OUT_3E_C
	and logic function of NOT
Generating Statement for block at 4F with output pin(s) of OUT_4F_C
	and inputs of PS_F_CH_OUTPUT_MODE,MS_CONTROL_REG_DISABLE,PS_F_CYCLE
	and logic function of NAND
Generating output sheet edge signal assignment to 
	signal PS_INPUT_CYCLE
	from gate output OUT_1A_B
Generating output sheet edge signal assignment to 
	signal MS_INPUT_CYCLE
	from gate output OUT_2B_A
Generating output sheet edge signal assignment to 
	signal PS_OUTPUT_CYCLE
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal MS_OUTPUT_CYCLE
	from gate output OUT_2E_R
