

================================================================
== Vitis HLS Report for 'CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4'
================================================================
* Date:           Wed Nov  2 23:05:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.257 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      642|      642|  6.420 us|  6.420 us|  642|  642|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_237_3_VITIS_LOOP_241_4  |      640|      640|         2|          1|          1|   640|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_21 = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 7 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %processing_buffer, i64 666, i64 30, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_031, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_030, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_029, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_028, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_027, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_026, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_025, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_024, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_023, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_015, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_014, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %j_3"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i640 0, i640 %p_Val2_s"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln0 = store i20 0, i20 %p_Val2_21"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [FC_Layer.cpp:237]   --->   Operation 49 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.76ns)   --->   "%icmp_ln237 = icmp_eq  i10 %indvar_flatten_load, i10 640" [FC_Layer.cpp:237]   --->   Operation 50 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.93ns)   --->   "%add_ln237_1 = add i10 %indvar_flatten_load, i10 1" [FC_Layer.cpp:237]   --->   Operation 51 'add' 'add_ln237_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.preheader, void %.exitStub" [FC_Layer.cpp:237]   --->   Operation 52 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j_3_load = load i5 %j_3" [FC_Layer.cpp:241]   --->   Operation 53 'load' 'j_3_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [FC_Layer.cpp:237]   --->   Operation 54 'load' 'i_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%add_ln237 = add i6 %i_load, i6 1" [FC_Layer.cpp:237]   --->   Operation 55 'add' 'add_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.72ns)   --->   "%icmp_ln241 = icmp_eq  i5 %j_3_load, i5 20" [FC_Layer.cpp:241]   --->   Operation 56 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln237)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.34ns)   --->   "%select_ln237 = select i1 %icmp_ln241, i5 0, i5 %j_3_load" [FC_Layer.cpp:237]   --->   Operation 57 'select' 'select_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.36ns)   --->   "%select_ln237_3 = select i1 %icmp_ln241, i6 %add_ln237, i6 %i_load" [FC_Layer.cpp:237]   --->   Operation 58 'select' 'select_ln237_3' <Predicate = (!icmp_ln237)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i6 %select_ln237_3" [FC_Layer.cpp:237]   --->   Operation 59 'trunc' 'trunc_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%switch_ln145 = switch i5 %trunc_ln237, void %branch31, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'switch' 'switch_ln145' <Predicate = (!icmp_ln237)> <Delay = 0.71>
ST_1 : Operation 61 [1/1] (0.82ns)   --->   "%j = add i5 %select_ln237, i5 1" [FC_Layer.cpp:241]   --->   Operation 61 'add' 'j' <Predicate = (!icmp_ln237)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.72ns)   --->   "%icmp_ln241_1 = icmp_eq  i5 %j, i5 20" [FC_Layer.cpp:241]   --->   Operation 62 'icmp' 'icmp_ln241_1' <Predicate = (!icmp_ln237)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241_1, void %ifFalse, void %ifTrue" [FC_Layer.cpp:241]   --->   Operation 63 'br' 'br_ln241' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln237 = store i10 %add_ln237_1, i10 %indvar_flatten" [FC_Layer.cpp:237]   --->   Operation 64 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln237 = store i6 %select_ln237_3, i6 %i" [FC_Layer.cpp:237]   --->   Operation 65 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln241 = store i5 %j, i5 %j_3" [FC_Layer.cpp:241]   --->   Operation 66 'store' 'store_ln241' <Predicate = (!icmp_ln237)> <Delay = 0.46>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.25>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_21_load = load i20 %p_Val2_21" [FC_Layer.cpp:237]   --->   Operation 67 'load' 'p_Val2_21_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_load = load i640 %p_Val2_s" [FC_Layer.cpp:237]   --->   Operation 68 'load' 'p_Val2_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_237_3_VITIS_LOOP_241_4_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln237_1 = select i1 %icmp_ln241, i640 0, i640 %p_Val2_load" [FC_Layer.cpp:237]   --->   Operation 71 'select' 'select_ln237_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln237_2 = select i1 %icmp_ln241, i20 0, i20 %p_Val2_21_load" [FC_Layer.cpp:237]   --->   Operation 72 'select' 'select_ln237_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i6 %select_ln237_3" [FC_Layer.cpp:237]   --->   Operation 73 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i5 %select_ln237" [FC_Layer.cpp:241]   --->   Operation 74 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [FC_Layer.cpp:240]   --->   Operation 75 'specpipeline' 'specpipeline_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FC_Layer.cpp:240]   --->   Operation 76 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_030_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_030" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'weights_stream_0_0_0_030_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 30)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 78 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 30)> <Delay = 0.82>
ST_2 : Operation 79 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_029_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_029" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'weights_stream_0_0_0_029_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 29)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 80 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 29)> <Delay = 0.82>
ST_2 : Operation 81 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_028_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_028" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'weights_stream_0_0_0_028_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 28)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 82 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 28)> <Delay = 0.82>
ST_2 : Operation 83 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_027_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_027" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'weights_stream_0_0_0_027_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 27)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 84 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 27)> <Delay = 0.82>
ST_2 : Operation 85 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_026_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_026" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'weights_stream_0_0_0_026_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 26)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 86 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 26)> <Delay = 0.82>
ST_2 : Operation 87 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_025_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_025" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'weights_stream_0_0_0_025_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 25)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 88 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 25)> <Delay = 0.82>
ST_2 : Operation 89 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_024_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_024" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'weights_stream_0_0_0_024_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 24)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 90 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 24)> <Delay = 0.82>
ST_2 : Operation 91 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_023_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_023" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'weights_stream_0_0_0_023_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 23)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 92 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 23)> <Delay = 0.82>
ST_2 : Operation 93 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_022_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_022" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'weights_stream_0_0_0_022_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 22)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 94 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 22)> <Delay = 0.82>
ST_2 : Operation 95 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_021_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_021" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'weights_stream_0_0_0_021_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 21)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 96 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 21)> <Delay = 0.82>
ST_2 : Operation 97 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_020_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_020" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'weights_stream_0_0_0_020_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 20)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 98 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 20)> <Delay = 0.82>
ST_2 : Operation 99 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_019_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_019" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'weights_stream_0_0_0_019_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 19)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 100 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 19)> <Delay = 0.82>
ST_2 : Operation 101 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_018_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_018" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'weights_stream_0_0_0_018_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 18)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 102 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 18)> <Delay = 0.82>
ST_2 : Operation 103 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_017_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_017" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'weights_stream_0_0_0_017_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 17)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 104 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 17)> <Delay = 0.82>
ST_2 : Operation 105 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_016_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_016" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'weights_stream_0_0_0_016_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 16)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 106 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 16)> <Delay = 0.82>
ST_2 : Operation 107 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_015_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_015" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'weights_stream_0_0_0_015_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 15)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 108 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 15)> <Delay = 0.82>
ST_2 : Operation 109 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_014_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_014" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'weights_stream_0_0_0_014_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 14)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 110 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 14)> <Delay = 0.82>
ST_2 : Operation 111 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_013_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_013" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'weights_stream_0_0_0_013_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 13)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 112 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 13)> <Delay = 0.82>
ST_2 : Operation 113 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_012_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_012" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'weights_stream_0_0_0_012_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 12)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 114 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 12)> <Delay = 0.82>
ST_2 : Operation 115 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_011_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_011" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'weights_stream_0_0_0_011_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 11)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 116 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 11)> <Delay = 0.82>
ST_2 : Operation 117 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_010_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_010" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'weights_stream_0_0_0_010_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 10)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 118 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 10)> <Delay = 0.82>
ST_2 : Operation 119 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_09_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_09" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'weights_stream_0_0_0_09_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 9)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 120 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 9)> <Delay = 0.82>
ST_2 : Operation 121 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_08_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_08" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'weights_stream_0_0_0_08_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 8)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 122 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 8)> <Delay = 0.82>
ST_2 : Operation 123 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_07_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_07" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'weights_stream_0_0_0_07_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 7)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 124 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 7)> <Delay = 0.82>
ST_2 : Operation 125 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_06_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_06" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'weights_stream_0_0_0_06_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 6)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 126 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 6)> <Delay = 0.82>
ST_2 : Operation 127 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_05_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_05" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'weights_stream_0_0_0_05_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 5)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 128 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 5)> <Delay = 0.82>
ST_2 : Operation 129 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_04_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_04" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'weights_stream_0_0_0_04_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 4)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 130 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 4)> <Delay = 0.82>
ST_2 : Operation 131 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_03_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_03" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'weights_stream_0_0_0_03_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 3)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 132 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 3)> <Delay = 0.82>
ST_2 : Operation 133 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_02_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_02" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'weights_stream_0_0_0_02_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 2)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 134 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 2)> <Delay = 0.82>
ST_2 : Operation 135 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_01_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_01" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'weights_stream_0_0_0_01_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 1)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 136 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 1)> <Delay = 0.82>
ST_2 : Operation 137 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_0" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'read' 'weights_stream_0_0_0_0_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 0)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 138 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 0)> <Delay = 0.82>
ST_2 : Operation 139 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_031_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_031" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'weights_stream_0_0_0_031_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 31)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 140 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 31)> <Delay = 0.82>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%data_V = phi i32 %weights_stream_0_0_0_031_read, void %branch31, i32 %weights_stream_0_0_0_030_read, void %branch30, i32 %weights_stream_0_0_0_029_read, void %branch29, i32 %weights_stream_0_0_0_028_read, void %branch28, i32 %weights_stream_0_0_0_027_read, void %branch27, i32 %weights_stream_0_0_0_026_read, void %branch26, i32 %weights_stream_0_0_0_025_read, void %branch25, i32 %weights_stream_0_0_0_024_read, void %branch24, i32 %weights_stream_0_0_0_023_read, void %branch23, i32 %weights_stream_0_0_0_022_read, void %branch22, i32 %weights_stream_0_0_0_021_read, void %branch21, i32 %weights_stream_0_0_0_020_read, void %branch20, i32 %weights_stream_0_0_0_019_read, void %branch19, i32 %weights_stream_0_0_0_018_read, void %branch18, i32 %weights_stream_0_0_0_017_read, void %branch17, i32 %weights_stream_0_0_0_016_read, void %branch16, i32 %weights_stream_0_0_0_015_read, void %branch15, i32 %weights_stream_0_0_0_014_read, void %branch14, i32 %weights_stream_0_0_0_013_read, void %branch13, i32 %weights_stream_0_0_0_012_read, void %branch12, i32 %weights_stream_0_0_0_011_read, void %branch11, i32 %weights_stream_0_0_0_010_read, void %branch10, i32 %weights_stream_0_0_0_09_read, void %branch9, i32 %weights_stream_0_0_0_08_read, void %branch8, i32 %weights_stream_0_0_0_07_read, void %branch7, i32 %weights_stream_0_0_0_06_read, void %branch6, i32 %weights_stream_0_0_0_05_read, void %branch5, i32 %weights_stream_0_0_0_04_read, void %branch4, i32 %weights_stream_0_0_0_03_read, void %branch3, i32 %weights_stream_0_0_0_02_read, void %branch2, i32 %weights_stream_0_0_0_01_read, void %branch1, i32 %weights_stream_0_0_0_0_read, void %branch0" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'phi' 'data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln237, i5 0" [FC_Layer.cpp:244]   --->   Operation 142 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln244 = or i10 %shl_ln, i10 31" [FC_Layer.cpp:244]   --->   Operation 143 'or' 'or_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln225 = zext i32 %data_V"   --->   Operation 144 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.76ns)   --->   "%icmp_ln414 = icmp_ugt  i10 %shl_ln, i10 %or_ln244"   --->   Operation 145 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.93ns)   --->   "%sub_ln414 = sub i10 639, i10 %shl_ln"   --->   Operation 146 'sub' 'sub_ln414' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 %shl_ln, i10 %or_ln244"   --->   Operation 147 'select' 'select_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i10 %or_ln244, i10 %shl_ln"   --->   Operation 148 'select' 'select_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i10 %sub_ln414, i10 %shl_ln"   --->   Operation 149 'select' 'select_ln414_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.93ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i10 639, i10 %select_ln414"   --->   Operation 150 'sub' 'sub_ln414_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414 = zext i10 %select_ln414_2"   --->   Operation 151 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_5 = zext i10 %select_ln414_1"   --->   Operation 152 'zext' 'zext_ln414_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_6 = zext i10 %sub_ln414_1"   --->   Operation 153 'zext' 'zext_ln414_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.27ns) (out node of the LUT)   --->   "%shl_ln414 = shl i640 %zext_ln225, i640 %zext_ln414"   --->   Operation 154 'shl' 'shl_ln414' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i640 @llvm.part.select.i640, i640 %shl_ln414, i32 639, i32 0"   --->   Operation 155 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i640 %tmp, i640 %shl_ln414"   --->   Operation 156 'select' 'select_ln414_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775, i640 %zext_ln414_5"   --->   Operation 157 'shl' 'shl_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775, i640 %zext_ln414_6"   --->   Operation 158 'lshr' 'lshr_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.84ns) (out node of the LUT)   --->   "%and_ln414 = and i640 %shl_ln414_1, i640 %lshr_ln414"   --->   Operation 159 'and' 'and_ln414' <Predicate = true> <Delay = 0.84> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i640 %and_ln414, i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775"   --->   Operation 160 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i640 %select_ln237_1, i640 %xor_ln414"   --->   Operation 161 'and' 'and_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_2 = and i640 %select_ln414_3, i640 %and_ln414"   --->   Operation 162 'and' 'and_ln414_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Result_s = or i640 %and_ln414_1, i640 %and_ln414_2"   --->   Operation 163 'or' 'p_Result_s' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.80ns)   --->   "%tmp_105 = icmp_ne  i32 %data_V, i32 0"   --->   Operation 164 'icmp' 'tmp_105' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i1 %tmp_105"   --->   Operation 165 'zext' 'zext_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_40 = bitset i20 @_ssdm_op_BitSet.i20.i20.i32.i20, i20 %select_ln237_2, i32 %zext_ln241, i20 %zext_ln391"   --->   Operation 166 'bitset' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%processing_buffer_addr = getelementptr i640 %processing_buffer, i64 0, i64 %zext_ln237" [FC_Layer.cpp:247]   --->   Operation 167 'getelementptr' 'processing_buffer_addr' <Predicate = (icmp_ln241_1)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.29ns)   --->   "%store_ln247 = store i640 %p_Result_s, i5 %processing_buffer_addr" [FC_Layer.cpp:247]   --->   Operation 168 'store' 'store_ln247' <Predicate = (icmp_ln241_1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%bit_buffer_weights_addr = getelementptr i20 %bit_buffer_weights, i64 0, i64 %zext_ln237" [FC_Layer.cpp:248]   --->   Operation 169 'getelementptr' 'bit_buffer_weights_addr' <Predicate = (icmp_ln241_1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.73ns)   --->   "%store_ln248 = store i20 %p_Result_40, i5 %bit_buffer_weights_addr" [FC_Layer.cpp:248]   --->   Operation 170 'store' 'store_ln248' <Predicate = (icmp_ln241_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln241_1)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.46ns)   --->   "%store_ln414 = store i640 %p_Result_s, i640 %p_Val2_s"   --->   Operation 172 'store' 'store_ln414' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 173 [1/1] (0.46ns)   --->   "%store_ln391 = store i20 %p_Result_40, i20 %p_Val2_21"   --->   Operation 173 'store' 'store_ln391' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 174 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	'alloca' operation ('j') [37]  (0 ns)
	'load' operation ('j_3_load', FC_Layer.cpp:241) on local variable 'j' [87]  (0 ns)
	'icmp' operation ('icmp_ln241', FC_Layer.cpp:241) [92]  (0.72 ns)
	'select' operation ('select_ln237', FC_Layer.cpp:237) [93]  (0.345 ns)
	'add' operation ('j', FC_Layer.cpp:241) [226]  (0.825 ns)
	'icmp' operation ('icmp_ln241_1', FC_Layer.cpp:241) [227]  (0.72 ns)

 <State 2>: 6.26ns
The critical path consists of the following:
	fifo read operation ('weights_stream_0_0_0_030_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'weights_stream_0_0_0_030' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [104]  (1.86 ns)
	multiplexor before 'phi' operation ('data.V', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('weights_stream_0_0_0_030_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_029_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_028_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_027_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_026_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_025_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_024_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_023_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_022_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_021_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_020_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_019_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_018_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_017_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_016_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_015_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_014_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_013_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_012_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_011_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_010_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_09_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_08_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_07_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_06_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_05_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_04_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_03_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_02_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_01_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_0_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_031_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [200]  (0.823 ns)
	'phi' operation ('data.V', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('weights_stream_0_0_0_030_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_029_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_028_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_027_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_026_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_025_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_024_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_023_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_022_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_021_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_020_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_019_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_018_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_017_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_016_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_015_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_014_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_013_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_012_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_011_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_010_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_09_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_08_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_07_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_06_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_05_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_04_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_03_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_02_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_01_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_0_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('weights_stream_0_0_0_031_read', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [200]  (0 ns)
	'shl' operation ('shl_ln414') [213]  (1.28 ns)
	'select' operation ('select_ln414_3') [215]  (0 ns)
	'and' operation ('and_ln414_2') [221]  (0 ns)
	'or' operation ('__Result__') [222]  (0.993 ns)
	'store' operation ('store_ln247', FC_Layer.cpp:247) of variable '__Result__' on array 'processing_buffer' [231]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
