{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750027948568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750027948568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 05:52:28 2025 " "Processing started: Mon Jun 16 05:52:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750027948568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750027948568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750027948568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750027948801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SevenSegEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitsplitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitsplitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitSplitter " "Found entity 1: DigitSplitter" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(12) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(12)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(13) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(13)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(14) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(14)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(15) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(15)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(17) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(17)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(19) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(19)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 19 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(20) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(20)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(21) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(21)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(22) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(22)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 22 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(24) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(24)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(25) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(25)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 25 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(26) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(26)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(27) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(27)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(29) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(29)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 29 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750027948833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpins.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockpins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockPins " "Found entity 1: ClockPins" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TickCounter " "Found entity 1: TickCounter" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948836 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockTop.sv(58) " "Verilog HDL Module Instantiation warning at ClockTop.sv(58): ignored dangling comma in List of Port Connections" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1750027948838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop " "Found entity 1: ClockTop" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop_tb " "Found entity 1: ClockTop_tb" {  } { { "ClockTop_tb.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmModule " "Found entity 1: AlarmModule" {  } { { "AlarmModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/AlarmModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingsmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingsmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsModule " "Found entity 1: SettingsModule" {  } { { "SettingsModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmSignal " "Found entity 1: AlarmSignal" {  } { { "AlarmSignal.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/AlarmSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sevensegment " "Found entity 1: Sevensegment" {  } { { "Sevensegment.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingmode.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingmode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingMode " "Found entity 1: SettingMode" {  } { { "SettingMode.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingMode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948845 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/TimeSettings.sv " "Can't analyze file -- file output_files/TimeSettings.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1750027948847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timesettings.sv 1 1 " "Found 1 design units, including 1 entities, in source file timesettings.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeSettings " "Found entity 1: TimeSettings" {  } { { "TimeSettings.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeSettings.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsController " "Found entity 1: SettingsController" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027948851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027948851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockPins " "Elaborating entity \"ClockPins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750027948896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTop ClockTop:ClockTop " "Elaborating entity \"ClockTop\" for hierarchy \"ClockTop:ClockTop\"" {  } { { "ClockPins.sv" "ClockTop" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickCounter ClockTop:ClockTop\|TickCounter:tick_counter " "Elaborating entity \"TickCounter\" for hierarchy \"ClockTop:ClockTop\|TickCounter:tick_counter\"" {  } { { "ClockTop.sv" "tick_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TickCounter.sv(19) " "Verilog HDL assignment warning at TickCounter.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948901 "|ClockPins|ClockTop:ClockTop|TickCounter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:minute_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:minute_counter\"" {  } { { "ClockTop.sv" "minute_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TimeCounter.sv(27) " "Verilog HDL assignment warning at TimeCounter.sv(27): truncated value with size 32 to match size of target (7)" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948904 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:hour_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:hour_counter\"" {  } { { "ClockTop.sv" "hour_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeCounter.sv(27) " "Verilog HDL assignment warning at TimeCounter.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948906 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule ClockTop:ClockTop\|AlarmModule:alarmModule " "Elaborating entity \"AlarmModule\" for hierarchy \"ClockTop:ClockTop\|AlarmModule:alarmModule\"" {  } { { "ClockTop.sv" "alarmModule" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmSignal ClockTop:ClockTop\|AlarmSignal:alarmSignal " "Elaborating entity \"AlarmSignal\" for hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignal\"" {  } { { "ClockTop.sv" "alarmSignal" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SettingsController ClockTop:ClockTop\|SettingsController:controller " "Elaborating entity \"SettingsController\" for hierarchy \"ClockTop:ClockTop\|SettingsController:controller\"" {  } { { "ClockTop.sv" "controller" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(102) " "Verilog HDL assignment warning at SettingsController.sv(102): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(104) " "Verilog HDL assignment warning at SettingsController.sv(104): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(106) " "Verilog HDL assignment warning at SettingsController.sv(106): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(108) " "Verilog HDL assignment warning at SettingsController.sv(108): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(112) " "Verilog HDL assignment warning at SettingsController.sv(112): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(114) " "Verilog HDL assignment warning at SettingsController.sv(114): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(116) " "Verilog HDL assignment warning at SettingsController.sv(116): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(118) " "Verilog HDL assignment warning at SettingsController.sv(118): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948911 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SettingsController.sv(140) " "Verilog HDL assignment warning at SettingsController.sv(140): truncated value with size 7 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948912 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 SettingsController.sv(141) " "Verilog HDL assignment warning at SettingsController.sv(141): truncated value with size 6 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948912 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SettingMode ClockTop:ClockTop\|SettingMode:settingMode " "Elaborating entity \"SettingMode\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\"" {  } { { "ClockTop.sv" "settingMode" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sevensegment ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment " "Elaborating entity \"Sevensegment\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\"" {  } { { "SettingMode.sv" "sevensegment" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingMode.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitSplitter ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes " "Elaborating entity \"DigitSplitter\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\"" {  } { { "Sevensegment.sv" "splitMinutes" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitSplitter.sv(8) " "Verilog HDL assignment warning at DigitSplitter.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948924 "|ClockPins|ClockTop:ClockTop|Sevensegment:sevensegment|DigitSplitter:splitMinutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DigitSplitter.sv(9) " "Verilog HDL assignment warning at DigitSplitter.sv(9): truncated value with size 32 to match size of target (3)" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750027948925 "|ClockPins|ClockTop:ClockTop|Sevensegment:sevensegment|DigitSplitter:splitMinutes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|SevenSegEncoder:seg_min_units_enc " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|SevenSegEncoder:seg_min_units_enc\"" {  } { { "Sevensegment.sv" "seg_min_units_enc" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027948926 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|minutes_ten\[3\] " "Net \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|minutes_ten\[3\]\" is missing source, defaulting to GND" {  } { { "Sevensegment.sv" "minutes_ten\[3\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750027948944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|hours_ten\[3\] " "Net \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|hours_ten\[3\]\" is missing source, defaulting to GND" {  } { { "Sevensegment.sv" "hours_ten\[3\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750027948944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750027948944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|minutes_settings\[6\] " "Net \"ClockTop:ClockTop\|minutes_settings\[6\]\" is missing source, defaulting to GND" {  } { { "ClockTop.sv" "minutes_settings\[6\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750027948947 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|hours_settings\[5\] " "Net \"ClockTop:ClockTop\|hours_settings\[5\]\" is missing source, defaulting to GND" {  } { { "ClockTop.sv" "hours_settings\[5\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750027948947 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750027948947 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1750027949052 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1750027949052 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Div0\"" {  } { { "DigitSplitter.sv" "Div0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Div0\"" {  } { { "DigitSplitter.sv" "Div0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod3\"" {  } { { "SettingsController.sv" "Mod3" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod2\"" {  } { { "SettingsController.sv" "Mod2" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod0\"" {  } { { "SettingsController.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod1\"" {  } { { "SettingsController.sv" "Mod1" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod7\"" {  } { { "SettingsController.sv" "Mod7" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod6\"" {  } { { "SettingsController.sv" "Mod6" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod4\"" {  } { { "SettingsController.sv" "Mod4" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod5\"" {  } { { "SettingsController.sv" "Mod5" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949151 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1750027949151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0\"" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949174 ""}  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750027949174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0\"" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949237 ""}  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750027949237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3\"" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949288 ""}  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750027949288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7\"" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027949363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750027949363 ""}  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750027949363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750027949411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750027949411 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1750027949526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750027950847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750027951199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027951199 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alarm_mode_switch " "No output dependent on input pin \"alarm_mode_switch\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750027951254 "|ClockPins|alarm_mode_switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1750027951254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750027951255 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750027951255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "667 " "Implemented 667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750027951255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750027951255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750027951274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 05:52:31 2025 " "Processing ended: Mon Jun 16 05:52:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750027951274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750027951274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750027951274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750027951274 ""}
