Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s9234
Version: M-2016.12-SP1
Date   : Fri Feb  8 15:51:55 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.48
  Critical Path Slack:          -2.53
  Critical Path Clk Period:      2.00
  Total Negative Slack:       -275.96
  No. of Violating Paths:      200.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        211
  Hierarchical Port Count:        633
  Leaf Cell Count:               1244
  Buf/Inv Cell Count:             382
  Buf Cell Count:                  46
  Inv Cell Count:                 336
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1033
  Sequential Cell Count:          211
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2229.351182
  Noncombinational Area:  1396.267181
  Buf/Inv Area:            539.547719
  Total Buffer Area:            93.52
  Total Inverter Area:         446.02
  Macro/Black Box Area:      0.000000
  Net Area:                606.431028
  -----------------------------------
  Cell Area:              3625.618364
  Design Area:            4232.049392


  Design Rules
  -----------------------------------
  Total Number of Nets:          1282
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  3.03
  Mapping Optimization:                5.54
  -----------------------------------------
  Overall Compile Time:               10.68
  Overall Compile Wall Clock Time:    10.74

  --------------------------------------------------------------------

  Design  WNS: 2.53  TNS: 275.96  Number of Violating Paths: 200


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
