verilog xil_defaultlib  \
"../../../../CPU_SRT.gen/sources_1/ip/data_ram_1/sim/data_ram.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
