// Seed: 559668620
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  wor id_2 = id_2 & id_2;
  assign id_1 = id_2 ? id_2 : id_2;
  id_3 :
  assert property (@(posedge id_2 * id_2) 1'b0)
  else begin : LABEL_0
    id_3 <= 1'd0;
  end
  always @*
    @(1)
      @(posedge 1) begin : LABEL_0
        `define pp_4 0
      end
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2
);
  wire id_4;
  wire id_5 = id_5;
  module_0 modCall_1 (id_4);
endmodule
