/**
 * Filelist: rtl.f
 */
+incdir+${OC_WB_IP}/rtl/wb_dma/rtl/verilog
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_ch_arb.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_ch_pri_enc.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_ch_rf.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_ch_sel.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_de.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_inc30r.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_pri_enc_sub.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_rf.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_top.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_wb_if.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_wb_mast.v
${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_wb_slv.v

${OC_WB_IP}/rtl/wb_dma/rtl/verilog/wb_dma_w.sv
