INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.5 - Xilinx CORE Generator IP GUI Launcher P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <xlx_v6_chipscope_ila> already exists in the
   output directory. Output products for this core may be overwritten.
Configuring files for xlx_v6_chipscope_ila root...
Gathering HDL files for xlx_v6_chipscope_ila root...
Creating XST project for xlx_v6_chipscope_ila...
Creating XST script file for xlx_v6_chipscope_ila...
Creating XST instantiation file for xlx_v6_chipscope_ila...
Running XST for xlx_v6_chipscope_ila...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for xlx_v6_chipscope_ila...
Skipping Verilog instantiation template for xlx_v6_chipscope_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'xlx_v6_chipscope_ila'...
Generating metadata file...
Generating ISE project...
XCO file found: xlx_v6_chipscope_ila.xco
XMDF file found: xlx_v6_chipscope_ila_xmdf.tcl
Adding
D:/cern/glib/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/core_sources/chipscop
e_ila/tmp/_cg/xlx_v6_chipscope_ila.asy -view all -origin_type imported
Adding
D:/cern/glib/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/core_sources/chipscop
e_ila/tmp/_cg/xlx_v6_chipscope_ila.ngc -view all -origin_type created
Checking file
"D:/cern/glib/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/core_sources/chipsco
pe_ila/tmp/_cg/xlx_v6_chipscope_ila.ngc" for project device match ...
File
"D:/cern/glib/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/core_sources/chipsco
pe_ila/tmp/_cg/xlx_v6_chipscope_ila.ngc" device information matches project
device.
Adding
D:/cern/glib/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/core_sources/chipscop
e_ila/tmp/_cg/xlx_v6_chipscope_ila.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/cern/glib/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/core_sources/chip
   scope_ila/tmp/_cg/xlx_v6_chipscope_ila.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/cern/glib/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/core_sources/chipscop
e_ila/tmp/_cg/xlx_v6_chipscope_ila.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xlx_v6_chipscope_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xlx_v6_chipscope_ila'.
