$date
	Wed Apr 09 18:59:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! port00 [7:0] $end
$var wire 8 " port01 [7:0] $end
$var wire 8 # port02 [7:0] $end
$var wire 8 $ port03 [7:0] $end
$var wire 8 % port04 [7:0] $end
$var wire 8 & port05 [7:0] $end
$var wire 8 ' port06 [7:0] $end
$var wire 8 ( port07 [7:0] $end
$var wire 1 ) ready $end
$var reg 1 * clk $end
$var reg 8 + port08 [7:0] $end
$var reg 8 , port09 [7:0] $end
$var reg 8 - port10 [7:0] $end
$var reg 8 . port11 [7:0] $end
$var reg 8 / port12 [7:0] $end
$var reg 8 0 port13 [7:0] $end
$var reg 8 1 port14 [7:0] $end
$var reg 8 2 port15 [7:0] $end
$var reg 1 3 reset $end
$var reg 1 4 start $end
$scope module uut $end
$var wire 1 5 clk $end
$var wire 1 6 clpc $end
$var wire 1 7 clsb $end
$var wire 1 8 decsp $end
$var wire 1 9 incsp $end
$var wire 1 : inm $end
$var wire 1 ; ipc $end
$var wire 4 < op [3:0] $end
$var wire 5 = opcode [4:0] $end
$var wire 8 > port00 [7:0] $end
$var wire 8 ? port01 [7:0] $end
$var wire 8 @ port02 [7:0] $end
$var wire 8 A port03 [7:0] $end
$var wire 8 B port04 [7:0] $end
$var wire 8 C port05 [7:0] $end
$var wire 8 D port06 [7:0] $end
$var wire 8 E port07 [7:0] $end
$var wire 8 F port08 [7:0] $end
$var wire 8 G port09 [7:0] $end
$var wire 8 H port10 [7:0] $end
$var wire 8 I port11 [7:0] $end
$var wire 8 J port12 [7:0] $end
$var wire 8 K port13 [7:0] $end
$var wire 8 L port14 [7:0] $end
$var wire 8 M port15 [7:0] $end
$var wire 1 N prsp $end
$var wire 1 ) ready $end
$var wire 1 O reset $end
$var wire 1 P rmem $end
$var wire 1 Q rpc $end
$var wire 1 R rsp $end
$var wire 3 S s [2:0] $end
$var wire 1 T sesb $end
$var wire 1 U start $end
$var wire 2 V state_out [1:0] $end
$var wire 8 W status [7:0] $end
$var wire 1 X wir $end
$var wire 1 Y wmar $end
$var wire 1 Z wmem $end
$var wire 1 [ wpc $end
$var wire 1 \ wreg $end
$var wire 1 ] wsreg $end
$scope module control_unit $end
$var wire 1 5 clk $end
$var wire 5 ^ opcode [4:0] $end
$var wire 1 O reset $end
$var wire 3 _ s [2:0] $end
$var wire 1 U start $end
$var wire 2 ` state_out [1:0] $end
$var wire 8 a status [7:0] $end
$var reg 1 b clpc $end
$var reg 1 c clsb $end
$var reg 1 d decsp $end
$var reg 1 e incsp $end
$var reg 1 f inm $end
$var reg 1 g ipc $end
$var reg 3 h next_state [2:0] $end
$var reg 4 i op [3:0] $end
$var reg 1 j prsp $end
$var reg 1 k ready $end
$var reg 1 l rmem $end
$var reg 1 m rpc $end
$var reg 1 n rsp $end
$var reg 1 o sesb $end
$var reg 3 p state [2:0] $end
$var reg 1 q wir $end
$var reg 1 r wmar $end
$var reg 1 s wmem $end
$var reg 1 t wpc $end
$var reg 1 u wreg $end
$var reg 1 v wsreg $end
$upscope $end
$scope module data_unit $end
$var wire 8 w alu_b [7:0] $end
$var wire 8 x alu_out [7:0] $end
$var wire 8 y bus [7:0] $end
$var wire 1 5 clk $end
$var wire 1 6 clpc $end
$var wire 1 7 clsb $end
$var wire 8 z data_out [7:0] $end
$var wire 1 8 decsp $end
$var wire 1 9 incsp $end
$var wire 1 : inm $end
$var wire 16 { inst [15:0] $end
$var wire 1 ; ipc $end
$var wire 8 | k [7:0] $end
$var wire 4 } op [3:0] $end
$var wire 5 ~ opcode [4:0] $end
$var wire 8 !" port00 [7:0] $end
$var wire 8 "" port01 [7:0] $end
$var wire 8 #" port02 [7:0] $end
$var wire 8 $" port03 [7:0] $end
$var wire 8 %" port04 [7:0] $end
$var wire 8 &" port05 [7:0] $end
$var wire 8 '" port06 [7:0] $end
$var wire 8 (" port07 [7:0] $end
$var wire 8 )" port08 [7:0] $end
$var wire 8 *" port09 [7:0] $end
$var wire 8 +" port10 [7:0] $end
$var wire 8 ," port11 [7:0] $end
$var wire 8 -" port12 [7:0] $end
$var wire 8 ." port13 [7:0] $end
$var wire 8 /" port14 [7:0] $end
$var wire 8 0" port15 [7:0] $end
$var wire 1 N prsp $end
$var wire 8 1" rega [7:0] $end
$var wire 8 2" regb [7:0] $end
$var wire 1 P rmem $end
$var wire 1 Q rpc $end
$var wire 1 R rsp $end
$var wire 3 3" s [2:0] $end
$var wire 3 4" sa [2:0] $end
$var wire 3 5" sb [2:0] $end
$var wire 1 T sesb $end
$var wire 8 6" st_out [7:0] $end
$var wire 8 7" status [7:0] $end
$var wire 1 X wir $end
$var wire 1 Y wmar $end
$var wire 1 Z wmem $end
$var wire 1 [ wpc $end
$var wire 1 \ wreg $end
$var wire 1 ] wsreg $end
$var reg 16 8" ir [15:0] $end
$var reg 8 9" mar [7:0] $end
$var reg 8 :" pc [7:0] $end
$var reg 8 ;" sp [7:0] $end
$var reg 8 <" sreg [7:0] $end
$scope module code_mem $end
$var wire 8 =" addr [7:0] $end
$var wire 16 >" data [15:0] $end
$var integer 32 ?" i [31:0] $end
$upscope $end
$scope module data_mem $end
$var wire 8 @" addr [7:0] $end
$var wire 1 5 clk $end
$var wire 8 A" data_in [7:0] $end
$var wire 8 B" data_out [7:0] $end
$var wire 8 C" port00 [7:0] $end
$var wire 8 D" port01 [7:0] $end
$var wire 8 E" port02 [7:0] $end
$var wire 8 F" port03 [7:0] $end
$var wire 8 G" port04 [7:0] $end
$var wire 8 H" port05 [7:0] $end
$var wire 8 I" port06 [7:0] $end
$var wire 8 J" port07 [7:0] $end
$var wire 8 K" port08 [7:0] $end
$var wire 8 L" port09 [7:0] $end
$var wire 8 M" port10 [7:0] $end
$var wire 8 N" port11 [7:0] $end
$var wire 8 O" port12 [7:0] $end
$var wire 8 P" port13 [7:0] $end
$var wire 8 Q" port14 [7:0] $end
$var wire 8 R" port15 [7:0] $end
$var wire 1 Z wmem $end
$var reg 8 S" port_out [7:0] $end
$var reg 8 T" port_reg00 [7:0] $end
$var reg 8 U" port_reg01 [7:0] $end
$var reg 8 V" port_reg02 [7:0] $end
$var reg 8 W" port_reg03 [7:0] $end
$var reg 8 X" port_reg04 [7:0] $end
$var reg 8 Y" port_reg05 [7:0] $end
$var reg 8 Z" port_reg06 [7:0] $end
$var reg 8 [" port_reg07 [7:0] $end
$var reg 8 \" port_reg08 [7:0] $end
$var reg 8 ]" port_reg09 [7:0] $end
$var reg 8 ^" port_reg10 [7:0] $end
$var reg 8 _" port_reg11 [7:0] $end
$var reg 8 `" port_reg12 [7:0] $end
$var reg 8 a" port_reg13 [7:0] $end
$var reg 8 b" port_reg14 [7:0] $end
$var reg 8 c" port_reg15 [7:0] $end
$scope begin mem_init $end
$var integer 32 d" i [31:0] $end
$upscope $end
$upscope $end
$scope module alu $end
$var wire 8 e" a [7:0] $end
$var wire 8 f" b [7:0] $end
$var wire 4 g" op [3:0] $end
$var wire 8 h" st_in [7:0] $end
$var reg 8 i" r [7:0] $end
$var reg 8 j" st_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx j"
bx i"
bx h"
b0 g"
bx f"
bx e"
b11110000 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
b101 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
bx B"
bx A"
bx @"
b100000000 ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
b101 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
bx ~
b0 }
bx |
bx {
bx z
bx y
bx x
bx w
0v
0u
0t
0s
0r
0q
bx p
0o
0n
0m
0l
0k
0j
b0 i
bx h
0g
0f
0e
0d
0c
0b
bx a
bx `
bx _
bx ^
0]
0\
0[
0Z
0Y
0X
bx W
bx V
0U
0T
bx S
0R
0Q
0P
0O
0N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
b101 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
bx =
b0 <
0;
0:
09
08
07
06
05
04
03
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
b101 +
0*
0)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b101 \"
1*
15
#11000
13
1O
#20000
0*
05
#30000
1k
1)
b0 h
b0 V
b0 `
b0 p
1*
15
#31000
03
0O
#40000
0*
05
#50000
1*
15
#60000
0*
05
#70000
1*
15
#80000
0*
05
#90000
1*
15
#91000
1j
1N
1b
16
1k
1)
b1 h
14
1U
#100000
0*
05
#110000
1g
1;
1q
1X
0j
0N
0b
06
0k
0)
b10 h
b1 V
b1 `
b11101111 ;"
b0 :"
b0 ="
b100000111111000 {
b100000111111000 >"
b1 p
1*
15
#111000
1q
1X
1g
1;
b10 h
04
0U
#120000
0*
05
#130000
b11111000 y
b11111000 A"
b11111000 i"
b11111000 x
b11111000 w
b11111000 f"
1f
1:
1r
1Y
b11 i
b11 <
b11 }
b11 g"
0q
0X
0g
0;
b11 h
b10 V
b10 `
b1000 =
b1000 ^
b1000 ~
b1 4"
b0 5"
b11111000 |
b1 S
b1 _
b1 3"
b10 p
b1 :"
b1 ="
b1110000100000000 {
b1110000100000000 >"
b100000111111000 8"
1*
15
#140000
0*
05
#150000
b101 z
b101 B"
b101 y
b101 A"
bx w
bx f"
bx j"
bx i"
bx x
b101 S"
1u
1\
1l
1P
0r
0Y
0f
0:
b0 i
b0 <
b0 }
b0 g"
b1 h
b11 V
b11 `
b11111000 9"
b11111000 @"
b11 p
1*
15
#160000
0*
05
#170000
bx y
bx A"
1g
1;
1q
1X
0l
0P
0u
0\
b10 h
b1 V
b1 `
bx j"
b1 p
b101 1"
b101 e"
1*
15
#180000
0*
05
#190000
b11111011 y
b11111011 A"
bx10101 j"
bx10101 6"
b11111011 i"
b11111011 x
1v
1]
1u
1\
bx w
bx f"
b11100 =
b11100 ^
b11100 ~
b0 |
0f
0:
0r
0Y
b100 i
b100 <
b100 }
b100 g"
0q
0X
0g
0;
b1 h
b10 V
b10 `
b1110000100000000 8"
b10 :"
b10 ="
b100100111110001 {
b100100111110001 >"
b10 p
1*
15
#200000
0*
05
#210000
bx y
bx A"
b10 h
b1 V
b1 `
bx j"
bx 6"
bx i"
bx x
1g
1;
1q
1X
0v
0]
0u
0\
b0 i
b0 <
b0 }
b0 g"
b1 p
b11111011 1"
b11111011 e"
bx10101 <"
bx10101 h"
bx10101 W
bx10101 a
bx10101 7"
1*
15
#220000
0*
05
#230000
b11110001 y
b11110001 A"
1f
1:
1r
1Y
b11110001 w
b11110001 f"
b11110001 i"
b11110001 x
bx10101 j"
bx10101 6"
b1001 =
b1001 ^
b1001 ~
b11111011 2"
b1 5"
b11110001 |
0v
0]
0u
0\
b11 i
b11 <
b11 }
b11 g"
0q
0X
0g
0;
b11 h
b10 V
b10 `
b100100111110001 8"
b11 :"
b11 ="
b101010000000 {
b101010000000 >"
b10 p
1*
15
#240000
0*
05
#250000
b11111011 y
b11111011 A"
b11111011 w
b11111011 f"
b11111011 i"
b11111011 x
b0 z
b0 B"
1s
1Z
0r
0Y
0f
0:
b1 i
b1 <
b1 }
b1 g"
b1 h
b11 V
b11 `
b0 S"
b11 p
b11110001 9"
b11110001 @"
1*
15
#260000
0*
05
#270000
b11110110 y
b11110110 A"
b11111011 z
b11111011 B"
bx10101 j"
b11110110 i"
b11110110 x
b11111011 S"
1g
1;
1q
1X
0s
0Z
b0 i
b0 <
b0 }
b0 g"
b10 h
b1 V
b1 `
b11111011 U"
b11111011 "
b11111011 ?
b11111011 ""
b11111011 D"
b1 p
1*
15
#280000
0*
05
#290000
b10000000 y
b10000000 A"
b10000000 i"
b10000000 x
b10000000 w
b10000000 f"
1f
1:
1u
1\
b11 i
b11 <
b11 }
b11 g"
0q
0X
0g
0;
b1 h
b10 V
b10 `
b1 =
b1 ^
b1 ~
bx 1"
bx e"
b10 4"
bx 2"
b0 5"
b10000000 |
b10 S
b10 _
b10 3"
b10 p
b100 :"
b100 ="
b1110001000000000 {
b1110001000000000 >"
b101010000000 8"
1*
15
#300000
0*
05
#310000
bx y
bx A"
bx w
bx f"
bx 6"
bx j"
bx i"
bx x
1g
1;
1q
1X
0f
0:
0u
0\
b0 i
b0 <
b0 }
b0 g"
b10 h
b1 V
b1 `
b10000000 1"
b10000000 e"
b1 p
1*
15
#320000
0*
05
#330000
b10000000 y
b10000000 A"
b10000000 i"
b10000000 x
bx01101 j"
bx01101 6"
1v
1]
1u
1\
b100 i
b100 <
b100 }
b100 g"
0q
0X
0g
0;
b1 h
b10 V
b10 `
b11100 =
b11100 ^
b11100 ~
b0 |
b10 p
b101 :"
b101 ="
b100101011110010 {
b100101011110010 >"
b1110001000000000 8"
1*
15
#340000
0*
05
#350000
bx y
bx A"
bx j"
bx 6"
bx i"
bx x
1g
1;
1q
1X
0v
0]
0u
0\
b0 i
b0 <
b0 }
b0 g"
b10 h
b1 V
b1 `
bx01101 <"
bx01101 h"
bx01101 W
bx01101 a
bx01101 7"
b1 p
1*
15
#360000
0*
05
#370000
b11110010 y
b11110010 A"
b11110010 i"
b11110010 x
bx01101 j"
bx01101 6"
b11110010 w
b11110010 f"
1f
1:
1r
1Y
b11 i
b11 <
b11 }
b11 g"
0q
0X
0g
0;
b11 h
b10 V
b10 `
b1001 =
b1001 ^
b1001 ~
b10000000 2"
b10 5"
b11110010 |
b10 p
b110 :"
b110 ="
b10100000000000 {
b10100000000000 >"
b100101011110010 8"
1*
15
#380000
0*
05
#390000
b10000000 y
b10000000 A"
b0 z
b0 B"
b10000000 w
b10000000 f"
b10000000 i"
b10000000 x
b0 S"
1s
1Z
0r
0Y
0f
0:
b1 i
b1 <
b1 }
b1 g"
b1 h
b11 V
b11 `
b11110010 9"
b11110010 @"
b11 p
1*
15
#400000
0*
05
#410000
b0 y
b0 A"
bx11011 6"
bx11011 j"
b0 i"
b0 x
b10000000 z
b10000000 B"
1g
1;
1q
1X
0s
0Z
b0 i
b0 <
b0 }
b0 g"
b10 h
b1 V
b1 `
b10000000 S"
b1 p
b10000000 V"
b10000000 #
b10000000 @
b10000000 #"
b10000000 E"
1*
15
#420000
0*
05
#430000
bx y
bx A"
bx w
bx f"
bx i"
bx x
bx j"
bx 6"
b101 =
b101 ^
b101 ~
bx 1"
bx e"
b0 4"
bx 2"
b0 5"
b0 |
b0 S
b0 _
b0 3"
0f
0:
0r
0Y
b0 i
b0 <
b0 }
b0 g"
0q
0X
0g
0;
b0 h
b10 V
b10 `
b10100000000000 8"
b111 :"
b111 ="
b0 {
b0 >"
b10 p
1*
15
#440000
0*
05
#450000
1k
1)
b0 h
b0 V
b0 `
b0 p
1*
15
#460000
0*
05
#470000
1*
15
#480000
0*
05
#490000
1*
15
#500000
0*
05
#510000
1*
15
#511000
