

================================================================
== Vivado HLS Report for 'fc_layer3'
================================================================
* Date:           Mon Jun 18 15:53:16 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|      9.75|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1198|  1198|  1198|  1198|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- fc_layer3_label10   |  1176|  1176|        14|          -|          -|    84|    no    |
        | + fc_layer3_label42  |    12|    12|         5|          -|          -|     2|    no    |
        |- fc_layer3_label14   |    20|    20|         2|          -|          -|    10|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    236|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    233|
|Register         |        -|      -|     120|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      4|     120|    469|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |nnet_mac_muladd_1h9b_U228  |nnet_mac_muladd_1h9b  | i0 * i1 + i2 |
    |nnet_mac_muladd_1h9b_U229  |nnet_mac_muladd_1h9b  | i0 * i1 + i2 |
    |nnet_mac_muladd_1iab_U230  |nnet_mac_muladd_1iab  | i0 + i1 * i2 |
    |nnet_mac_muladd_1iab_U231  |nnet_mac_muladd_1iab  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |fc_layer3_weights_V_U  |fc_layer3_fc_layeh8b  |        1|  0|   0|   840|   12|     1|        10080|
    |output_V_U             |fc_layer3_output_V    |        1|  0|   0|    10|   16|     1|          160|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        2|  0|   0|   850|   28|     2|        10240|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_4_3_fu_441_p2         |     +    |      0|  0|  13|           3|           4|
    |i_fu_505_p2             |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_264_p2           |     +    |      0|  0|  15|           7|           1|
    |tmp_11_fu_294_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_12_fu_308_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_13_fu_328_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_14_fu_407_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_15_fu_431_p2        |     +    |      0|  0|  18|          11|          11|
    |ap_block_state2         |    and   |      0|  0|   8|           1|           1|
    |exitcond16_2_fu_397_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond1_fu_258_p2     |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_499_p2      |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i_fu_520_p2         |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1         |    or    |      0|  0|   8|           1|           1|
    |i_4_1_fu_391_p2         |    or    |      0|  0|  11|           4|           2|
    |i_4_2_fu_421_p2         |    or    |      0|  0|  10|           3|           2|
    |i_4_s_fu_318_p2         |    or    |      0|  0|  11|           4|           1|
    |tmp_V_fu_526_p3         |  select  |      0|  0|  15|           1|          15|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 236|         114|          99|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |fc_layer3_weights_V_address0  |  15|          3|   10|         30|
    |fc_layer3_weights_V_address1  |  15|          3|   10|         30|
    |i1_reg_239                    |   9|          2|    4|          8|
    |i3_reg_227                    |   9|          2|    4|          8|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |j_reg_216                     |   9|          2|    7|         14|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |output_V_address0             |  33|          6|    4|         24|
    |output_V_address1             |  33|          6|    4|         24|
    |output_V_d0                   |  21|          4|   16|         64|
    |output_V_d1                   |  15|          3|   16|         48|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 233|         47|   79|        266|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i1_reg_239               |   4|   0|    4|          0|
    |i3_reg_227               |   4|   0|    4|          0|
    |i_4_1_reg_622            |   3|   0|    4|          1|
    |i_4_2_reg_635            |   1|   0|    3|          2|
    |i_4_3_reg_645            |   4|   0|    4|          0|
    |i_4_s_reg_600            |   3|   0|    4|          1|
    |i_reg_663                |   4|   0|    4|          0|
    |j_1_reg_574              |   7|   0|    7|          0|
    |j_reg_216                |   7|   0|    7|          0|
    |output_V_addr_2_reg_610  |   4|   0|    4|          0|
    |output_V_addr_3_reg_616  |   3|   0|    4|          1|
    |output_V_addr_4_reg_650  |   3|   0|    4|          1|
    |output_V_addr_5_reg_655  |   1|   0|    4|          3|
    |reg_250                  |  12|   0|   12|          0|
    |reg_254                  |  12|   0|   12|          0|
    |tmp_11_reg_579           |  10|   0|   11|          1|
    |tmp_2_reg_587            |  28|   0|   28|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 120|   0|  130|         10|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

