TimeQuest Timing Analyzer report for SYSTEM
Thu May 21 03:23:17 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 14. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'
 15. Slow Model Setup: 'counter'
 16. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'
 17. Slow Model Hold: 'counter'
 18. Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 19. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 20. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 22. Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 23. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 25. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'
 26. Slow Model Minimum Pulse Width: 'counter'
 27. Slow Model Minimum Pulse Width: 'iCLK_50'
 28. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 41. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 42. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'
 43. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 44. Fast Model Setup: 'counter'
 45. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'
 46. Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 47. Fast Model Hold: 'counter'
 48. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 49. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 50. Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 51. Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 52. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'
 55. Fast Model Minimum Pulse Width: 'counter'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SYSTEM                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; counter                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { counter }                                 ;
; FIFO:FIFO_ADC0_instant|clock            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0_instant|clock }            ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|SPI_CLK }     ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK }      ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; 161.08 MHz ; 161.08 MHz      ; FIFO:FIFO_ADC0_instant|clock            ;                                                       ;
; 320.41 MHz ; 320.41 MHz      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;                                                       ;
; 326.8 MHz  ; 326.8 MHz       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;                                                       ;
; 377.22 MHz ; 377.22 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;                                                       ;
; 561.8 MHz  ; 500.0 MHz       ; counter                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -5.208 ; -4328.518     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.558 ; -4.519        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -2.121 ; -65.144       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -2.060 ; -32.789       ;
; counter                                 ; -0.780 ; -2.951        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -1.217 ; -1.217        ;
; counter                                 ; -0.888 ; -5.328        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.881 ; -3.595        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.381 ; -0.381        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.173        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.002 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.762 ; -19.093       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -0.500 ; -24.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -5.208 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.156      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.987 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 5.941      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.890 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.095     ; 5.831      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.886 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.076     ; 5.846      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.835 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.096     ; 5.775      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.809 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 5.770      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.808 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.758      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.744 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.709      ;
; -4.618 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.568      ;
; -4.618 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.568      ;
; -4.618 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.568      ;
; -4.618 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.568      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.558 ; FIFO:FIFO_ADC0_instant|empty_reg    ; SPI_ON                              ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.249     ; 1.345      ;
; -1.961 ; SPI_MASTER_UC:mbed_instant|FIN      ; temp_mbed_1                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.200     ; 0.797      ;
; 0.278  ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.657      ;
; 0.319  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.319  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.337  ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.778  ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.657      ;
; 0.819  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.819  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.837  ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 22.349 ; rst                                 ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 2.689      ;
; 22.871 ; MBED_RDY                            ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.011     ; 2.154      ;
; 22.978 ; usonic[1]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.058      ;
; 23.002 ; SPI_ON                              ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.034      ;
; 23.006 ; usonic[0]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.030      ;
; 23.049 ; usonic[1]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.987      ;
; 23.074 ; usonic[2]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.962      ;
; 23.077 ; usonic[0]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.959      ;
; 23.120 ; usonic[1]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.145 ; usonic[2]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.891      ;
; 23.148 ; usonic[0]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.888      ;
; 23.191 ; usonic[1]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.845      ;
; 23.198 ; usonic[3]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.838      ;
; 23.216 ; usonic[2]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.820      ;
; 23.219 ; usonic[0]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.817      ;
; 23.230 ; temp_mbed_1                         ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.804      ;
; 23.262 ; usonic[1]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.774      ;
; 23.269 ; usonic[3]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.767      ;
; 23.287 ; usonic[2]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.749      ;
; 23.290 ; usonic[0]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.746      ;
; 23.309 ; usonic[4]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.727      ;
; 23.333 ; usonic[1]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.703      ;
; 23.340 ; usonic[5]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.340 ; usonic[3]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.358 ; usonic[2]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.678      ;
; 23.361 ; usonic[0]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.675      ;
; 23.362 ; rst                                 ; temp_mbed_1                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.678      ;
; 23.380 ; usonic[4]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.656      ;
; 23.404 ; usonic[1]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.632      ;
; 23.411 ; usonic[5]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.411 ; usonic[3]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.429 ; usonic[2]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.607      ;
; 23.432 ; usonic[0]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.604      ;
; 23.450 ; usonic[6]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.586      ;
; 23.451 ; usonic[4]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.585      ;
; 23.482 ; usonic[7]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.482 ; usonic[5]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.482 ; usonic[3]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.498 ; temp_mbed_1                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.536      ;
; 23.500 ; usonic[2]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.536      ;
; 23.521 ; usonic[6]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.515      ;
; 23.522 ; usonic[4]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.514      ;
; 23.553 ; usonic[7]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[5]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[3]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.563 ; usonic[1]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.473      ;
; 23.589 ; usonic[8]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.447      ;
; 23.591 ; usonic[0]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.445      ;
; 23.592 ; usonic[6]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.593 ; usonic[4]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.443      ;
; 23.939 ; usonic[7]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[5]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[3]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.950 ; usonic[1]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.086      ;
; 23.972 ; usonic[8]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.064      ;
; 23.974 ; usonic[0]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.062      ;
; 23.975 ; usonic[6]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.975 ; usonic[2]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.976 ; usonic[4]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.060      ;
; 23.996 ; temp_mbed_2                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.040      ;
; 24.244 ; usonic[9]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.792      ;
; 24.379 ; usonic[0]                           ; usonic[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.121 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.167      ;
; -2.121 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.167      ;
; -2.049 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 3.092      ;
; -1.987 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 3.025      ;
; -1.984 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.030      ;
; -1.984 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.030      ;
; -1.931 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.977      ;
; -1.931 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.977      ;
; -1.912 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.955      ;
; -1.859 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.902      ;
; -1.850 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.888      ;
; -1.828 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.859      ;
; -1.817 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.846      ;
; -1.797 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.835      ;
; -1.771 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.812      ;
; -1.691 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.722      ;
; -1.680 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.709      ;
; -1.638 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.669      ;
; -1.634 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.675      ;
; -1.627 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.656      ;
; -1.626 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.643      ;
; -1.610 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.645      ;
; -1.608 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.641      ;
; -1.608 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.641      ;
; -1.608 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.641      ;
; -1.608 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.641      ;
; -1.584 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.619      ;
; -1.581 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.622      ;
; -1.566 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.616      ;
; -1.562 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.604      ;
; -1.562 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.604      ;
; -1.562 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.604      ;
; -1.549 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.585      ;
; -1.511 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.546      ;
; -1.489 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.506      ;
; -1.473 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.508      ;
; -1.472 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.507      ;
; -1.471 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.504      ;
; -1.471 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.504      ;
; -1.471 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.504      ;
; -1.471 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.504      ;
; -1.436 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.453      ;
; -1.429 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.479      ;
; -1.425 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.467      ;
; -1.425 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.467      ;
; -1.425 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.467      ;
; -1.420 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.455      ;
; -1.418 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.451      ;
; -1.418 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.451      ;
; -1.418 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.451      ;
; -1.418 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.451      ;
; -1.403 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.432      ;
; -1.403 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.432      ;
; -1.403 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.432      ;
; -1.396 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.415      ;
; -1.389 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.421      ;
; -1.389 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.421      ;
; -1.389 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.421      ;
; -1.389 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.421      ;
; -1.389 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.421      ;
; -1.389 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.421      ;
; -1.376 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.426      ;
; -1.372 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.414      ;
; -1.372 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.414      ;
; -1.372 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.414      ;
; -1.359 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.394      ;
; -1.307 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.345      ;
; -1.266 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.295      ;
; -1.266 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.295      ;
; -1.266 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.295      ;
; -1.259 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.278      ;
; -1.252 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.284      ;
; -1.252 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.284      ;
; -1.252 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.284      ;
; -1.252 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.284      ;
; -1.252 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.284      ;
; -1.252 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.284      ;
; -1.239 ; SPI_MASTER_ADC:ADC0_instant|data_in[10] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.276      ;
; -1.216 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.253      ;
; -1.216 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.253      ;
; -1.214 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.249      ;
; -1.213 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.242      ;
; -1.213 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.242      ;
; -1.213 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.242      ;
; -1.206 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.225      ;
; -1.199 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.231      ;
; -1.199 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.231      ;
; -1.199 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.231      ;
; -1.199 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.231      ;
; -1.199 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.231      ;
; -1.199 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.231      ;
; -1.170 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.208      ;
; -1.141 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.176      ;
; -1.117 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.155      ;
; -1.102 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.137      ;
; -1.092 ; SPI_MASTER_ADC:ADC0_instant|data_in[5]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.139      ;
; -1.041 ; auto_sample[5]                          ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; counter                             ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 1.948      ;
; -1.034 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.071      ;
; -1.034 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.071      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'                                                                                                                                                        ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.060 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 3.090      ;
; -1.986 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 3.025      ;
; -1.912 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.942      ;
; -1.838 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.877      ;
; -1.794 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.824      ;
; -1.720 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.759      ;
; -1.674 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.692      ;
; -1.671 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.693      ;
; -1.671 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.693      ;
; -1.652 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.678      ;
; -1.623 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.650      ;
; -1.623 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.650      ;
; -1.621 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.639      ;
; -1.616 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.649      ;
; -1.616 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.649      ;
; -1.609 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.641      ;
; -1.599 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.628      ;
; -1.541 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.575      ;
; -1.526 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.544      ;
; -1.523 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.545      ;
; -1.523 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.545      ;
; -1.504 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.530      ;
; -1.497 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.533      ;
; -1.475 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.502      ;
; -1.475 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.502      ;
; -1.474 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.508      ;
; -1.473 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.491      ;
; -1.468 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.501      ;
; -1.468 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.501      ;
; -1.461 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.493      ;
; -1.451 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.480      ;
; -1.415 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.449      ;
; -1.408 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.426      ;
; -1.405 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.427      ;
; -1.405 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.427      ;
; -1.396 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.430      ;
; -1.386 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.412      ;
; -1.357 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.384      ;
; -1.357 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.384      ;
; -1.355 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.013     ; 2.378      ;
; -1.355 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.373      ;
; -1.350 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.383      ;
; -1.350 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.383      ;
; -1.348 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.382      ;
; -1.343 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.375      ;
; -1.343 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 2.371      ;
; -1.334 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.368      ;
; -1.333 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.362      ;
; -1.294 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.332      ;
; -1.294 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.332      ;
; -1.294 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.332      ;
; -1.294 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.332      ;
; -1.294 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.332      ;
; -1.270 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.304      ;
; -1.231 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.284      ;
; -1.208 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.242      ;
; -1.164 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.197      ;
; -1.146 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.184      ;
; -1.146 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.184      ;
; -1.146 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.184      ;
; -1.146 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.184      ;
; -1.146 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.184      ;
; -1.091 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 2.136      ;
; -1.082 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.104      ;
; -1.078 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.114      ;
; -1.056 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.092      ;
; -1.028 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.066      ;
; -1.028 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.066      ;
; -1.028 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.066      ;
; -1.028 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.066      ;
; -1.028 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.066      ;
; -1.011 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.047      ;
; -0.939 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.975      ;
; -0.933 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.969      ;
; -0.864 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.900      ;
; -0.802 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.838      ;
; -0.797 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.833      ;
; -0.791 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.847      ;
; -0.787 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.812      ;
; -0.773 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.804      ;
; -0.743 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.781      ;
; -0.560 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.596      ;
; -0.559 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.595      ;
; -0.542 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.580      ;
; -0.525 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.550      ;
; -0.496 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.535      ;
; -0.480 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.516      ;
; -0.480 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.516      ;
; -0.437 ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock       ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.043     ; 1.430      ;
; -0.418 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.454      ;
; -0.407 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.443      ;
; -0.338 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.379      ;
; -0.265 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.301      ;
; -0.257 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.295      ;
; -0.224 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.011      ; 1.271      ;
; -0.057 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.093      ;
; -0.055 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.091      ;
; -0.024 ; FIFO:FIFO_ADC0_instant|out[10]          ; SPI_MASTER_UC:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock       ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.011      ;
; 0.005  ; FIFO:FIFO_ADC0_instant|out[4]           ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock       ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.046     ; 0.985      ;
; 0.049  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.989      ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                                               ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.780 ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.816      ;
; -0.745 ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.781      ;
; -0.709 ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.745      ;
; -0.674 ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.710      ;
; -0.674 ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.710      ;
; -0.603 ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.639      ;
; -0.571 ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.607      ;
; -0.550 ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.586      ;
; -0.515 ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.551      ;
; -0.500 ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.536      ;
; -0.479 ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.515      ;
; -0.444 ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.480      ;
; -0.444 ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.480      ;
; -0.436 ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.472      ;
; -0.408 ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.444      ;
; -0.058 ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.094      ;
; -0.058 ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.094      ;
; -0.050 ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.086      ;
; -0.025 ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.061      ;
; 0.249  ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.787      ;
; 1.083  ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.279      ;
; 1.083  ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.279      ;
; 1.083  ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.279      ;
; 1.083  ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.279      ;
; 1.083  ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.279      ;
; 1.083  ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.279      ;
; 1.658  ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.341      ; 1.719      ;
; 1.658  ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.341      ; 1.719      ;
; 1.658  ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.341      ; 1.719      ;
; 1.658  ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.341      ; 1.719      ;
; 1.658  ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.341      ; 1.719      ;
; 1.658  ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.341      ; 1.719      ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+--------------+------------+------------+
; -1.217 ; SPI_ON                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 2.202      ; 1.251      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.569  ; FIFO:FIFO_ADC0_instant|out[13]          ; SPI_MASTER_UC:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.048     ; 0.787      ;
; 0.571  ; FIFO:FIFO_ADC0_instant|out[7]           ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.790      ;
; 0.572  ; FIFO:FIFO_ADC0_instant|out[3]           ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.048     ; 0.790      ;
; 0.572  ; FIFO:FIFO_ADC0_instant|out[6]           ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.048     ; 0.790      ;
; 0.572  ; FIFO:FIFO_ADC0_instant|out[8]           ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.048     ; 0.790      ;
; 0.572  ; FIFO:FIFO_ADC0_instant|out[11]          ; SPI_MASTER_UC:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.048     ; 0.790      ;
; 0.573  ; FIFO:FIFO_ADC0_instant|out[9]           ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.049     ; 0.790      ;
; 0.573  ; FIFO:FIFO_ADC0_instant|out[14]          ; SPI_MASTER_UC:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.049     ; 0.790      ;
; 0.577  ; FIFO:FIFO_ADC0_instant|out[12]          ; SPI_MASTER_UC:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.049     ; 0.794      ;
; 0.578  ; FIFO:FIFO_ADC0_instant|out[15]          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.049     ; 0.795      ;
; 0.582  ; FIFO:FIFO_ADC0_instant|out[2]           ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.048     ; 0.800      ;
; 0.645  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.911      ;
; 0.708  ; FIFO:FIFO_ADC0_instant|out[5]           ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.046     ; 0.928      ;
; 0.721  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.987      ;
; 0.721  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.989      ;
; 0.765  ; FIFO:FIFO_ADC0_instant|out[4]           ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.046     ; 0.985      ;
; 0.794  ; FIFO:FIFO_ADC0_instant|out[10]          ; SPI_MASTER_UC:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.049     ; 1.011      ;
; 0.825  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.091      ;
; 0.827  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.093      ;
; 0.994  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.011      ; 1.271      ;
; 0.996  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.262      ;
; 1.027  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.295      ;
; 1.035  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.301      ;
; 1.088  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.356      ;
; 1.090  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.358      ;
; 1.108  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.005      ; 1.379      ;
; 1.177  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.443      ;
; 1.188  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.454      ;
; 1.207  ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.043     ; 1.430      ;
; 1.250  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.516      ;
; 1.250  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.516      ;
; 1.266  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.535      ;
; 1.295  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.011     ; 1.550      ;
; 1.312  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.580      ;
; 1.312  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.580      ;
; 1.313  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.581      ;
; 1.329  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.595      ;
; 1.330  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.596      ;
; 1.335  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.603      ;
; 1.513  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.781      ;
; 1.543  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 1.804      ;
; 1.551  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.007     ; 1.810      ;
; 1.557  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.011     ; 1.812      ;
; 1.561  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.020      ; 1.847      ;
; 1.567  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.833      ;
; 1.576  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.839      ;
; 1.578  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.841      ;
; 1.620  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.882      ;
; 1.626  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 1.878      ;
; 1.626  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 1.878      ;
; 1.634  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.900      ;
; 1.703  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.969      ;
; 1.709  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.975      ;
; 1.781  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 2.047      ;
; 1.798  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.066      ;
; 1.798  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.066      ;
; 1.798  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.066      ;
; 1.798  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.066      ;
; 1.798  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.066      ;
; 1.848  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 2.114      ;
; 1.852  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 2.104      ;
; 1.861  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 2.136      ;
; 1.912  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.009     ; 2.169      ;
; 1.913  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.009     ; 2.170      ;
; 1.916  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.184      ;
; 1.916  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.184      ;
; 1.916  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.184      ;
; 1.916  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.184      ;
; 1.916  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.184      ;
; 1.934  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 2.197      ;
; 1.978  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 2.242      ;
; 2.001  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 2.284      ;
; 2.010  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.018     ; 2.258      ;
; 2.040  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 2.304      ;
; 2.090  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.010     ; 2.346      ;
; 2.103  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.007     ; 2.362      ;
; 2.104  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 2.368      ;
; 2.113  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.008     ; 2.371      ;
; 2.113  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 2.375      ;
; 2.118  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 2.382      ;
; 2.120  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 2.383      ;
; 2.120  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 2.383      ;
; 2.125  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.018     ; 2.373      ;
; 2.125  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.013     ; 2.378      ;
; 2.127  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.009     ; 2.384      ;
; 2.127  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.009     ; 2.384      ;
; 2.156  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.010     ; 2.412      ;
; 2.166  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 2.430      ;
; 2.175  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 2.427      ;
; 2.175  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 2.427      ;
; 2.178  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.018     ; 2.426      ;
; 2.185  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 2.449      ;
; 2.199  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 2.459      ;
; 2.213  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.018     ; 2.461      ;
; 2.221  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.007     ; 2.480      ;
; 2.231  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 2.493      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                                                ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.888 ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.341      ; 1.719      ;
; -0.888 ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.341      ; 1.719      ;
; -0.888 ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.341      ; 1.719      ;
; -0.888 ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.341      ; 1.719      ;
; -0.888 ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.341      ; 1.719      ;
; -0.888 ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.341      ; 1.719      ;
; -0.313 ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.279      ;
; -0.313 ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.279      ;
; -0.313 ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.279      ;
; -0.313 ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.279      ;
; -0.313 ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.279      ;
; -0.313 ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.279      ;
; 0.521  ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.787      ;
; 0.795  ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.061      ;
; 0.820  ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.086      ;
; 0.828  ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 1.178  ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.444      ;
; 1.206  ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.472      ;
; 1.214  ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.480      ;
; 1.214  ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.480      ;
; 1.249  ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.515      ;
; 1.270  ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.536      ;
; 1.285  ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.551      ;
; 1.320  ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.586      ;
; 1.341  ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.607      ;
; 1.373  ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.639      ;
; 1.444  ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.710      ;
; 1.444  ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.710      ;
; 1.479  ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.745      ;
; 1.515  ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.781      ;
; 1.550  ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.816      ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.881 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.235      ; 1.620      ;
; -0.318 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.255      ; 2.203      ;
; -0.306 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.244      ; 2.204      ;
; -0.306 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.244      ; 2.204      ;
; -0.278 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.235      ; 2.223      ;
; -0.262 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.249      ; 2.253      ;
; -0.262 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.249      ; 2.253      ;
; -0.262 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.249      ; 2.253      ;
; -0.257 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.241      ; 2.250      ;
; -0.213 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.235      ; 2.288      ;
; -0.163 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 2.348      ;
; -0.087 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.248      ; 2.427      ;
; 0.181  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 2.683      ;
; 0.181  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 2.683      ;
; 0.228  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.740      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[1]                 ; FIFO:FIFO_ADC0_instant|rd_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[12]                ; FIFO:FIFO_ADC0_instant|rd_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.481  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.797      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray~3                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.797      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.797      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.797      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.797      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.797      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]    ; FIFO:FIFO_ADC0_instant|regarray~13                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.797      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.798      ;
; 0.483  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray~2                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.798      ;
; 0.581  ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.255      ; 3.102      ;
; 0.613  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.108      ; 0.955      ;
; 0.618  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.103      ; 0.955      ;
; 0.622  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.937      ;
; 0.623  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.938      ;
; 0.629  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.943      ;
; 0.633  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.947      ;
; 0.649  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.963      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33] ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.923      ;
; 0.668  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|regarray~11                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.984      ;
; 0.784  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.050      ;
; 0.802  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29] ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.069      ;
; 0.805  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.124      ;
; 0.814  ; SPI_MASTER_ADC:ADC0_instant|FIN                  ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 1.130      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.847  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39] ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.111      ;
; 0.859  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.125      ;
; 0.867  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a25~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.101      ; 1.202      ;
; 0.870  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.136      ;
; 0.874  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.097      ; 1.205      ;
; 0.879  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.092      ; 1.205      ;
; 0.881  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a9~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.097      ; 1.212      ;
; 0.888  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 1.206      ;
; 0.897  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.212      ;
; 0.918  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a35~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.110      ; 1.262      ;
; 0.920  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a43~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.099      ; 1.253      ;
; 0.921  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.103      ; 1.258      ;
; 0.925  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|rd_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.191      ;
; 0.925  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.191      ;
; 0.925  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.106      ; 1.265      ;
; 0.929  ; FIFO:FIFO_ADC0_instant|rd_reg[12]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[0]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.195      ;
; 0.931  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.103      ; 1.268      ;
; 0.936  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a41~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.097      ; 1.267      ;
; 0.938  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.204      ;
; 0.945  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.100      ; 1.279      ;
; 0.950  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.042      ; 1.258      ;
; 0.954  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.042      ; 1.262      ;
; 0.966  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]     ; FIFO:FIFO_ADC0_instant|regarray~7                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 1.288      ;
; 0.967  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.089      ; 1.290      ;
; 0.968  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a11~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.085      ; 1.287      ;
; 0.968  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.080      ; 1.282      ;
; 0.971  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.037      ; 1.242      ;
; 0.976  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.046      ; 1.288      ;
; 0.977  ; FIFO:FIFO_ADC0_instant|regarray~2                ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.007     ; 1.236      ;
; 0.980  ; FIFO:FIFO_ADC0_instant|regarray~1                ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.247      ;
; 0.990  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg1  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.264      ;
; 0.992  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.266      ;
; 0.996  ; FIFO:FIFO_ADC0_instant|regarray~3                ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.007     ; 1.255      ;
; 0.999  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.265      ;
; 1.001  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg9  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.275      ;
; 1.005  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg11 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.279      ;
; 1.007  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.281      ;
; 1.010  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg8  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.284      ;
; 1.022  ; FIFO:FIFO_ADC0_instant|regarray~5                ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.285      ;
; 1.023  ; FIFO:FIFO_ADC0_instant|regarray~4                ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.286      ;
; 1.083  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43] ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 1.351      ;
; 1.084  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36] ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.347      ;
; 1.101  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.416      ;
; 1.103  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|regarray~12                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 1.420      ;
; 1.106  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 1.423      ;
; 1.112  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30] ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.007     ; 1.371      ;
; 1.117  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a30~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.086      ; 1.437      ;
; 1.122  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41] ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.010      ; 1.398      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.381 ; on                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.212      ; 2.097      ;
; -0.330 ; rst                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.197      ; 2.133      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.602  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.868      ;
; 0.602  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.868      ;
; 0.605  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.871      ;
; 0.605  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.871      ;
; 0.607  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.873      ;
; 0.607  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.873      ;
; 0.609  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.875      ;
; 0.610  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.876      ;
; 0.611  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.877      ;
; 0.611  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.877      ;
; 0.611  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.877      ;
; 0.657  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.923      ;
; 0.658  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.924      ;
; 0.658  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.924      ;
; 0.664  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.930      ;
; 0.664  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.930      ;
; 0.672  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.935      ;
; 0.706  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.969      ;
; 0.718  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.981      ;
; 0.770  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.037      ;
; 0.771  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.038      ;
; 0.772  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.039      ;
; 0.791  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.057      ;
; 0.792  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.058      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.063      ;
; 0.801  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.067      ;
; 0.803  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.069      ;
; 0.803  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.069      ;
; 0.830  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.835  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.102      ;
; 0.839  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.106      ;
; 0.866  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.132      ;
; 0.927  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.195      ;
; 0.930  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.197      ;
; 0.968  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.233      ;
; 0.974  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.241      ;
; 0.980  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.247      ;
; 0.985  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.252      ;
; 0.991  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.258      ;
; 0.994  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.261      ;
; 1.006  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.273      ;
; 1.007  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 1.279      ;
; 1.007  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.273      ;
; 1.015  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.280      ;
; 1.022  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.289      ;
; 1.023  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.011     ; 1.278      ;
; 1.024  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.013     ; 1.277      ;
; 1.024  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.290      ;
; 1.030  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.297      ;
; 1.040  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.310      ;
; 1.065  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.331      ;
; 1.075  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.341      ;
; 1.109  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.371      ;
; 1.110  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.372      ;
; 1.113  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.375      ;
; 1.113  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.375      ;
; 1.115  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.377      ;
; 1.116  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.378      ;
; 1.163  ; FIFO:FIFO_ADC0_instant|full_reg          ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.046     ; 1.383      ;
; 1.166  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 1.445      ;
; 1.166  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 1.445      ;
; 1.183  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.449      ;
; 1.184  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.450      ;
; 1.193  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.459      ;
; 1.195  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.461      ;
; 1.198  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.464      ;
; 1.203  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.469      ;
; 1.207  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.473      ;
; 1.207  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.473      ;
; 1.211  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.477      ;
; 1.211  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.477      ;
; 1.214  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.480      ;
; 1.216  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.482      ;
; 1.216  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.483      ;
; 1.218  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 1.490      ;
; 1.219  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 1.491      ;
; 1.220  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 1.492      ;
; 1.223  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.489      ;
; 1.240  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.507      ;
; 1.242  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.509      ;
; 1.273  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.539      ;
; 1.293  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.559      ;
; 1.314  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.580      ;
; 1.314  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.580      ;
; 1.314  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.580      ;
; 1.320  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.586      ;
; 1.320  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.586      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.049 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.008 ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.657      ;
; 0.391  ; usonic[0]                           ; usonic[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.433  ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.451  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.451  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.492  ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.657      ;
; 0.526  ; usonic[9]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.774  ; temp_mbed_2                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.794  ; usonic[4]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; usonic[2]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; usonic[6]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; usonic[0]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; usonic[8]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.820  ; usonic[1]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.831  ; usonic[3]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[5]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[7]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 1.177  ; usonic[4]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178  ; usonic[6]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.179  ; usonic[0]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.445      ;
; 1.181  ; usonic[8]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.207  ; usonic[1]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.217  ; usonic[3]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[5]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[7]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.248  ; usonic[4]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; usonic[6]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.270  ; usonic[2]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.272  ; temp_mbed_1                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.536      ;
; 1.288  ; usonic[3]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[5]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[7]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.319  ; usonic[4]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320  ; usonic[6]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.338  ; usonic[0]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.604      ;
; 1.341  ; usonic[2]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.359  ; usonic[3]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359  ; usonic[5]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.366  ; usonic[1]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.390  ; usonic[4]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.408  ; rst                                 ; temp_mbed_1                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.678      ;
; 1.409  ; usonic[0]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.675      ;
; 1.412  ; usonic[2]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.678      ;
; 1.430  ; usonic[3]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.430  ; usonic[5]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.437  ; usonic[1]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.461  ; usonic[4]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.480  ; usonic[0]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.483  ; usonic[2]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.501  ; usonic[3]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.508  ; usonic[1]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.540  ; temp_mbed_1                         ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.804      ;
; 1.551  ; usonic[0]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.817      ;
; 1.554  ; usonic[2]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.820      ;
; 1.572  ; usonic[3]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.838      ;
; 1.579  ; usonic[1]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.845      ;
; 1.622  ; usonic[0]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.888      ;
; 1.625  ; usonic[2]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.891      ;
; 1.650  ; usonic[1]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.916      ;
; 1.693  ; usonic[0]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.959      ;
; 1.696  ; usonic[2]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.721  ; usonic[1]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.987      ;
; 1.764  ; usonic[0]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.030      ;
; 1.768  ; SPI_ON                              ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.034      ;
; 1.792  ; usonic[1]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.058      ;
; 1.899  ; MBED_RDY                            ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.154      ;
; 2.421  ; rst                                 ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.689      ;
; 2.731  ; SPI_MASTER_UC:mbed_instant|FIN      ; temp_mbed_1                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.200     ; 0.797      ;
; 3.328  ; FIFO:FIFO_ADC0_instant|empty_reg    ; SPI_ON                              ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.249     ; 1.345      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.002 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.255      ; 2.289      ;
; 1.018 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.253      ; 2.271      ;
; 1.271 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.250      ; 2.015      ;
; 1.271 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.250      ; 2.015      ;
; 1.271 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.250      ; 2.015      ;
; 1.271 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.250      ; 2.015      ;
; 1.271 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.250      ; 2.015      ;
; 1.271 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.250      ; 2.015      ;
; 1.279 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.248      ; 2.005      ;
; 1.279 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.248      ; 2.005      ;
; 1.279 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.248      ; 2.005      ;
; 1.308 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.979      ;
; 1.308 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.979      ;
; 1.308 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.979      ;
; 1.308 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.979      ;
; 1.308 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.979      ;
; 1.492 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.243      ; 1.787      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
; 1.532 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 1.749      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.762 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 1.749      ;
; -0.722 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.243      ; 1.787      ;
; -0.538 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.979      ;
; -0.538 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.979      ;
; -0.538 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.979      ;
; -0.538 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.979      ;
; -0.538 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.979      ;
; -0.509 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.248      ; 2.005      ;
; -0.509 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.248      ; 2.005      ;
; -0.509 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.248      ; 2.005      ;
; -0.501 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.250      ; 2.015      ;
; -0.501 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.250      ; 2.015      ;
; -0.501 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.250      ; 2.015      ;
; -0.501 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.250      ; 2.015      ;
; -0.501 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.250      ; 2.015      ;
; -0.501 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.250      ; 2.015      ;
; -0.248 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.253      ; 2.271      ;
; -0.232 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.255      ; 2.289      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|CSbar|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|CSbar|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|FIN|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|FIN|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|MOSI|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|MOSI|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk            ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; 6.744 ; 6.744 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; 6.744 ; 6.744 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.223 ; 7.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.223 ; 7.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.969 ; 4.969 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.969 ; 4.969 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.005 ; 5.005 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.960 ; 4.960 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.005 ; 5.005 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; -6.514 ; -6.514 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; -6.514 ; -6.514 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; -7.255 ; -7.255 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -7.255 ; -7.255 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -6.993 ; -6.993 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -6.993 ; -6.993 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.739 ; -4.739 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.739 ; -4.739 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.730 ; -4.730 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.730 ; -4.730 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.775 ; -4.775 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                             ; 7.345  ; 7.345  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                             ; 7.345  ; 7.345  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                             ; 8.518  ; 8.518  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                             ; 8.518  ; 8.518  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 13.508 ; 13.508 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 13.467 ; 13.467 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 9.769  ; 9.769  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 9.687  ; 9.687  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 10.198 ; 10.198 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 13.508 ; 13.508 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 10.668 ; 10.668 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 12.016 ; 12.016 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 11.182 ; 11.182 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 11.182 ; 11.182 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 10.457 ; 10.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 10.213 ; 10.213 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 10.466 ; 10.466 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 10.189 ; 10.189 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 10.662 ; 10.662 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 10.429 ; 10.429 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 12.460 ; 12.460 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 12.393 ; 12.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 12.193 ; 12.193 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 10.667 ; 10.667 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 12.460 ; 12.460 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 10.975 ; 10.975 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 11.026 ; 11.026 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 11.045 ; 11.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 12.323 ; 12.323 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 11.974 ; 11.974 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 11.998 ; 11.998 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 11.976 ; 11.976 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 11.957 ; 11.957 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 12.323 ; 12.323 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 11.951 ; 11.951 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 11.980 ; 11.980 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[7]   ; FIFO:FIFO_ADC0_instant|clock        ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 9.867  ; 9.867  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.716  ; 9.716  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.867  ; 9.867  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 10.184 ; 10.184 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 9.853  ; 9.853  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.744  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 10.184 ; 10.184 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 7.994  ; 7.994  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 7.994  ; 7.994  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;        ; 4.744  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;        ; 4.744  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 10.794 ; 10.794 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 8.407  ; 8.407  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 10.794 ; 10.794 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 8.018  ; 8.018  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 9.112  ; 9.112  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 9.112  ; 9.112  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;        ; 4.772  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;        ; 4.772  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; counter                             ; 10.659 ; 10.659 ; Rise       ; counter                                 ;
;  oLEDG[7]   ; counter                             ; 10.659 ; 10.659 ; Rise       ; counter                                 ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                             ; 6.589  ; 6.589  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                             ; 6.589  ; 6.589  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                             ; 8.467  ; 8.467  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                             ; 8.467  ; 8.467  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.356  ; 9.356  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 13.173 ; 13.173 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 9.434  ; 9.434  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 9.356  ; 9.356  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 9.898  ; 9.898  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 13.214 ; 13.214 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 10.378 ; 10.378 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 11.681 ; 11.681 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 8.827  ; 8.827  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 9.824  ; 9.824  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 9.097  ; 9.097  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 8.827  ; 8.827  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 9.106  ; 9.106  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 8.830  ; 8.830  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 9.303  ; 9.303  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 9.070  ; 9.070  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.736  ; 9.736  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 11.466 ; 11.466 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 11.262 ; 11.262 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 9.736  ; 9.736  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 11.529 ; 11.529 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 10.044 ; 10.044 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 10.094 ; 10.094 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 10.115 ; 10.115 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 8.992  ; 8.992  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 9.004  ; 9.004  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 9.034  ; 9.034  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 9.027  ; 9.027  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 8.992  ; 8.992  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 9.354  ; 9.354  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 9.018  ; 9.018  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 9.015  ; 9.015  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[7]   ; FIFO:FIFO_ADC0_instant|clock        ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 9.716  ; 9.716  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.716  ; 9.716  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.867  ; 9.867  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.744  ; 9.853  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 9.853  ; 9.853  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.744  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 10.184 ; 10.184 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 7.994  ; 7.994  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 7.994  ; 7.994  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;        ; 4.744  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;        ; 4.744  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.772  ; 8.018  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 8.407  ; 8.407  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.772  ; 9.378  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 8.018  ; 8.018  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 9.112  ; 9.112  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 9.112  ; 9.112  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;        ; 4.772  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;        ; 4.772  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; counter                             ; 10.659 ; 10.659 ; Rise       ; counter                                 ;
;  oLEDG[7]   ; counter                             ; 10.659 ; 10.659 ; Rise       ; counter                                 ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.238 ;        ;        ; 12.238 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.056 ; 12.056 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.353 ;        ;        ; 12.353 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.034 ;        ;        ; 11.034 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.342 ;        ;        ; 12.342 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.859 ; 11.859 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.676 ;        ;        ; 11.676 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.974 ; 11.974 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.238 ;        ;        ; 12.238 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.056 ; 12.056 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.353 ;        ;        ; 12.353 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.034 ;        ;        ; 11.034 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.342 ;        ;        ; 12.342 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.859 ; 11.859 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.676 ;        ;        ; 11.676 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.974 ; 11.974 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -2.362 ; -1216.035     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -1.052 ; -1.821        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -0.517 ; -5.061        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.511 ; -7.942        ;
; counter                                 ; 0.187  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -0.945 ; -0.945        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.788 ; -6.765        ;
; counter                                 ; -0.756 ; -4.536        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.580 ; -0.580        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.111        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.302 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.650 ; -18.214       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -0.500 ; -24.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.362 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.330      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.323 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.060     ; 3.295      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.300 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.261      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.278 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.254      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.275 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.236      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.248 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.227      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.236 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.204      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.165 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.132      ;
; -2.153 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.120      ;
; -2.153 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.120      ;
; -2.153 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.120      ;
; -2.153 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.120      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.052 ; FIFO:FIFO_ADC0_instant|empty_reg    ; SPI_ON                              ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.448     ; 0.636      ;
; -0.769 ; SPI_MASTER_UC:mbed_instant|FIN      ; temp_mbed_1                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.395      ;
; 0.370  ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.064      ; 0.367      ;
; 0.410  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.410  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.431  ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.870  ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.064      ; 0.367      ;
; 0.910  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.910  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.931  ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 23.786 ; rst                                 ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.248      ;
; 24.024 ; MBED_RDY                            ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 0.999      ;
; 24.071 ; usonic[1]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.961      ;
; 24.081 ; usonic[0]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.951      ;
; 24.094 ; SPI_ON                              ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.938      ;
; 24.106 ; usonic[1]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.926      ;
; 24.116 ; usonic[0]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.916      ;
; 24.121 ; usonic[2]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.911      ;
; 24.141 ; usonic[1]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.891      ;
; 24.151 ; usonic[0]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.881      ;
; 24.156 ; usonic[2]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.876      ;
; 24.173 ; temp_mbed_1                         ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 0.856      ;
; 24.176 ; usonic[1]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.856      ;
; 24.186 ; usonic[0]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.846      ;
; 24.191 ; usonic[2]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.841      ;
; 24.196 ; usonic[3]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.836      ;
; 24.211 ; usonic[1]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.821      ;
; 24.221 ; usonic[0]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.811      ;
; 24.226 ; usonic[2]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.806      ;
; 24.231 ; usonic[3]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.801      ;
; 24.246 ; usonic[1]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.786      ;
; 24.246 ; usonic[4]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.786      ;
; 24.250 ; rst                                 ; temp_mbed_1                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 0.787      ;
; 24.256 ; usonic[0]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.776      ;
; 24.261 ; usonic[2]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.771      ;
; 24.266 ; usonic[5]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.266 ; usonic[3]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.281 ; usonic[1]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.281 ; usonic[4]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.291 ; usonic[0]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.741      ;
; 24.296 ; usonic[2]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.736      ;
; 24.301 ; usonic[5]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.301 ; usonic[3]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.304 ; temp_mbed_1                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 0.725      ;
; 24.316 ; usonic[6]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.316 ; usonic[4]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.331 ; usonic[2]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.701      ;
; 24.335 ; usonic[7]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.697      ;
; 24.336 ; usonic[5]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.336 ; usonic[3]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.351 ; usonic[6]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.351 ; usonic[4]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.370 ; usonic[7]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.662      ;
; 24.371 ; usonic[5]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.371 ; usonic[3]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.375 ; usonic[1]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
; 24.384 ; usonic[8]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.648      ;
; 24.385 ; usonic[0]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.647      ;
; 24.386 ; usonic[6]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.386 ; usonic[4]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.510 ; usonic[7]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.522      ;
; 24.511 ; usonic[5]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.511 ; usonic[3]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.515 ; usonic[1]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.517      ;
; 24.519 ; temp_mbed_2                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.513      ;
; 24.520 ; usonic[0]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.512      ;
; 24.522 ; usonic[8]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.510      ;
; 24.524 ; usonic[6]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; usonic[4]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; usonic[2]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.637 ; usonic[9]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.395      ;
; 24.665 ; usonic[0]                           ; usonic[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.367      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'                                                                                                                                                        ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.517 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.545      ;
; -0.475 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.508      ;
; -0.441 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.469      ;
; -0.399 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.427      ;
; -0.399 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.432      ;
; -0.357 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.390      ;
; -0.326 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.340      ;
; -0.325 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.343      ;
; -0.325 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.343      ;
; -0.307 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.329      ;
; -0.297 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.311      ;
; -0.288 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.312      ;
; -0.288 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.312      ;
; -0.281 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.310      ;
; -0.281 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.310      ;
; -0.279 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.306      ;
; -0.273 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.298      ;
; -0.250 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.264      ;
; -0.249 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.267      ;
; -0.249 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.267      ;
; -0.231 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.253      ;
; -0.221 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.235      ;
; -0.212 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.236      ;
; -0.212 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.236      ;
; -0.208 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.222      ;
; -0.207 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.225      ;
; -0.207 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.225      ;
; -0.205 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.234      ;
; -0.205 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.234      ;
; -0.203 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.230      ;
; -0.197 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.222      ;
; -0.189 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.211      ;
; -0.179 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.193      ;
; -0.170 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.194      ;
; -0.170 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.194      ;
; -0.163 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.192      ;
; -0.163 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.192      ;
; -0.161 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.188      ;
; -0.155 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.180      ;
; -0.141 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.168      ;
; -0.131 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.152      ;
; -0.126 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.157      ;
; -0.123 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.156      ;
; -0.123 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.156      ;
; -0.123 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.156      ;
; -0.123 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.156      ;
; -0.123 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.156      ;
; -0.094 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.125      ;
; -0.090 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.122      ;
; -0.070 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.117      ;
; -0.058 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.089      ;
; -0.057 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.085      ;
; -0.054 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.085      ;
; -0.047 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.080      ;
; -0.047 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.080      ;
; -0.047 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.080      ;
; -0.047 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.080      ;
; -0.047 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.080      ;
; -0.026 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.057      ;
; -0.024 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.055      ;
; -0.005 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.038      ;
; -0.005 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.038      ;
; -0.005 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.038      ;
; -0.005 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.038      ;
; -0.005 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.038      ;
; 0.014  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.017      ;
; 0.033  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.013     ; 0.986      ;
; 0.035  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.007      ;
; 0.044  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 0.987      ;
; 0.073  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.959      ;
; 0.083  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.949      ;
; 0.105  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.927      ;
; 0.122  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.911      ;
; 0.140  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.892      ;
; 0.145  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.887      ;
; 0.176  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.852      ;
; 0.179  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.853      ;
; 0.182  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.011     ; 0.839      ;
; 0.184  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.019      ; 0.867      ;
; 0.191  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.841      ;
; 0.223  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.809      ;
; 0.230  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.802      ;
; 0.230  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.802      ;
; 0.237  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.796      ;
; 0.275  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.757      ;
; 0.278  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.011     ; 0.743      ;
; 0.278  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.754      ;
; 0.284  ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock       ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.036     ; 0.712      ;
; 0.304  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.731      ;
; 0.359  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.673      ;
; 0.366  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.666      ;
; 0.388  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.647      ;
; 0.419  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.613      ;
; 0.424  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.609      ;
; 0.425  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.616      ;
; 0.495  ; FIFO:FIFO_ADC0_instant|out[10]          ; SPI_MASTER_UC:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock       ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.041     ; 0.496      ;
; 0.498  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.534      ;
; 0.513  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.519      ;
; 0.514  ; FIFO:FIFO_ADC0_instant|out[4]           ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock       ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.039     ; 0.479      ;
; 0.533  ; FIFO:FIFO_ADC0_instant|out[5]           ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock       ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 1.000        ; -0.039     ; 0.460      ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.511 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.553      ;
; -0.511 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.553      ;
; -0.510 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.550      ;
; -0.467 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.506      ;
; -0.444 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.486      ;
; -0.444 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.486      ;
; -0.444 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.486      ;
; -0.444 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.486      ;
; -0.443 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.483      ;
; -0.443 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.483      ;
; -0.400 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.439      ;
; -0.400 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.439      ;
; -0.365 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.392      ;
; -0.364 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.394      ;
; -0.324 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.362      ;
; -0.298 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.325      ;
; -0.298 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.325      ;
; -0.297 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.327      ;
; -0.297 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.327      ;
; -0.286 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.301      ;
; -0.273 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.307      ;
; -0.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.302      ;
; -0.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.302      ;
; -0.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.302      ;
; -0.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.302      ;
; -0.257 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.295      ;
; -0.257 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.295      ;
; -0.249 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.295      ;
; -0.242 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.281      ;
; -0.242 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.281      ;
; -0.242 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.281      ;
; -0.219 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.234      ;
; -0.219 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.234      ;
; -0.206 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.240      ;
; -0.206 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.240      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.205 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.235      ;
; -0.187 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.215      ;
; -0.187 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.215      ;
; -0.187 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.215      ;
; -0.185 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.203      ;
; -0.182 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.228      ;
; -0.182 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.228      ;
; -0.181 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.210      ;
; -0.181 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.210      ;
; -0.181 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.210      ;
; -0.181 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.210      ;
; -0.181 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.210      ;
; -0.181 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.210      ;
; -0.175 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.214      ;
; -0.175 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.214      ;
; -0.175 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.214      ;
; -0.175 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.214      ;
; -0.175 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.214      ;
; -0.175 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.214      ;
; -0.133 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.164      ;
; -0.129 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.163      ;
; -0.120 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.148      ;
; -0.120 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.148      ;
; -0.120 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.148      ;
; -0.120 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.148      ;
; -0.120 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.148      ;
; -0.120 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.148      ;
; -0.118 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.136      ;
; -0.118 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.136      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.143      ;
; -0.103 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.135      ;
; -0.097 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.128      ;
; -0.087 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.120      ;
; -0.087 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.120      ;
; -0.072 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.103      ;
; -0.066 ; SPI_MASTER_ADC:ADC0_instant|data_in[10] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.104      ;
; -0.062 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.096      ;
; -0.062 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.096      ;
; -0.045 ; SPI_MASTER_ADC:ADC0_instant|data_in[5]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 1.088      ;
; -0.021 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.052      ;
; 0.001  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.032      ;
; 0.001  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.032      ;
; 0.001  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.032      ;
; 0.001  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.032      ;
; 0.001  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.032      ;
; 0.001  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.032      ;
; 0.026  ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.005      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                                              ;
+-------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.845      ;
; 0.209 ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.823      ;
; 0.222 ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.810      ;
; 0.244 ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.788      ;
; 0.244 ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.788      ;
; 0.279 ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.753      ;
; 0.296 ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.316 ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.716      ;
; 0.331 ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.701      ;
; 0.338 ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.694      ;
; 0.351 ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.681      ;
; 0.373 ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.659      ;
; 0.373 ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.659      ;
; 0.376 ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.656      ;
; 0.386 ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.646      ;
; 0.513 ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.519      ;
; 0.516 ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.516      ;
; 0.524 ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.508      ;
; 0.642 ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.390      ;
; 1.355 ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.449      ; 1.126      ;
; 1.355 ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.449      ; 1.126      ;
; 1.355 ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.449      ; 1.126      ;
; 1.355 ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.449      ; 1.126      ;
; 1.355 ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.449      ; 1.126      ;
; 1.355 ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.449      ; 1.126      ;
; 1.636 ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.464      ; 0.860      ;
; 1.636 ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.464      ; 0.860      ;
; 1.636 ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.464      ; 0.860      ;
; 1.636 ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.464      ; 0.860      ;
; 1.636 ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.464      ; 0.860      ;
; 1.636 ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.464      ; 0.860      ;
+-------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+--------------+------------+------------+
; -0.945 ; SPI_ON                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.616      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.278  ; FIFO:FIFO_ADC0_instant|out[8]           ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.391      ;
; 0.278  ; FIFO:FIFO_ADC0_instant|out[13]          ; SPI_MASTER_UC:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.040     ; 0.390      ;
; 0.278  ; FIFO:FIFO_ADC0_instant|out[14]          ; SPI_MASTER_UC:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.391      ;
; 0.279  ; FIFO:FIFO_ADC0_instant|out[3]           ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.040     ; 0.391      ;
; 0.279  ; FIFO:FIFO_ADC0_instant|out[6]           ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.040     ; 0.391      ;
; 0.279  ; FIFO:FIFO_ADC0_instant|out[9]           ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.040     ; 0.391      ;
; 0.279  ; FIFO:FIFO_ADC0_instant|out[11]          ; SPI_MASTER_UC:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.040     ; 0.391      ;
; 0.280  ; FIFO:FIFO_ADC0_instant|out[7]           ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.040     ; 0.392      ;
; 0.281  ; FIFO:FIFO_ADC0_instant|out[12]          ; SPI_MASTER_UC:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.394      ;
; 0.282  ; FIFO:FIFO_ADC0_instant|out[15]          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.395      ;
; 0.286  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.438      ;
; 0.287  ; FIFO:FIFO_ADC0_instant|out[2]           ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.040     ; 0.399      ;
; 0.328  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.481      ;
; 0.330  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.347  ; FIFO:FIFO_ADC0_instant|out[5]           ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.460      ;
; 0.366  ; FIFO:FIFO_ADC0_instant|out[4]           ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.479      ;
; 0.367  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.382  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.534      ;
; 0.385  ; FIFO:FIFO_ADC0_instant|out[10]          ; SPI_MASTER_UC:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.041     ; 0.496      ;
; 0.448  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.600      ;
; 0.455  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 0.616      ;
; 0.456  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.609      ;
; 0.461  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.613      ;
; 0.492  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.003      ; 0.647      ;
; 0.514  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.666      ;
; 0.521  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.673      ;
; 0.525  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.678      ;
; 0.527  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.680      ;
; 0.576  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.003      ; 0.731      ;
; 0.596  ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.036     ; 0.712      ;
; 0.602  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.011     ; 0.743      ;
; 0.602  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.754      ;
; 0.605  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.757      ;
; 0.643  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.796      ;
; 0.643  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.796      ;
; 0.644  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.797      ;
; 0.644  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.797      ;
; 0.650  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.802      ;
; 0.650  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.802      ;
; 0.657  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.809      ;
; 0.689  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.841      ;
; 0.696  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.019      ; 0.867      ;
; 0.698  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.011     ; 0.839      ;
; 0.704  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 0.852      ;
; 0.720  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.007     ; 0.865      ;
; 0.735  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.887      ;
; 0.740  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.892      ;
; 0.746  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.895      ;
; 0.748  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.897      ;
; 0.758  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.911      ;
; 0.773  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 0.920      ;
; 0.775  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.927      ;
; 0.799  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 0.937      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 0.938      ;
; 0.807  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.959      ;
; 0.836  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.987      ;
; 0.845  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.007      ;
; 0.847  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.013     ; 0.986      ;
; 0.866  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.017      ;
; 0.885  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.038      ;
; 0.885  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.038      ;
; 0.885  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.038      ;
; 0.885  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.038      ;
; 0.885  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.038      ;
; 0.904  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.055      ;
; 0.906  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.057      ;
; 0.919  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.008     ; 1.063      ;
; 0.919  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.008     ; 1.063      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.080      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.080      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.080      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.080      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.080      ;
; 0.934  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.085      ;
; 0.937  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.085      ;
; 0.938  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.089      ;
; 0.950  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.015      ; 1.117      ;
; 0.964  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.018     ; 1.098      ;
; 0.974  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.125      ;
; 0.996  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.010     ; 1.138      ;
; 1.006  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.157      ;
; 1.011  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.011     ; 1.152      ;
; 1.021  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 1.168      ;
; 1.035  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.007     ; 1.180      ;
; 1.041  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 1.188      ;
; 1.043  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.192      ;
; 1.043  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.192      ;
; 1.050  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.008     ; 1.194      ;
; 1.050  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.008     ; 1.194      ;
; 1.051  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.199      ;
; 1.058  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.018     ; 1.192      ;
; 1.059  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.018     ; 1.193      ;
; 1.069  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.010     ; 1.211      ;
; 1.077  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.007     ; 1.222      ;
; 1.079  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.232      ;
; 1.083  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 1.230      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.788 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 0.799      ;
; -0.524 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.081      ;
; -0.505 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.442      ; 1.089      ;
; -0.505 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.442      ; 1.089      ;
; -0.483 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.433      ; 1.102      ;
; -0.477 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.123      ;
; -0.477 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.123      ;
; -0.477 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.123      ;
; -0.475 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 1.118      ;
; -0.446 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.432      ; 1.138      ;
; -0.427 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.168      ;
; -0.413 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.446      ; 1.185      ;
; -0.250 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 1.338      ;
; -0.250 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 1.338      ;
; -0.220 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.447      ; 1.379      ;
; -0.048 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.556      ;
; 0.201  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray~3                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 0.394      ;
; 0.202  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray~2                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 0.395      ;
; 0.202  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.394      ;
; 0.202  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.394      ;
; 0.202  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.394      ;
; 0.202  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]    ; FIFO:FIFO_ADC0_instant|regarray~13                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.394      ;
; 0.202  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.394      ;
; 0.203  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.394      ;
; 0.203  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.395      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[1]                 ; FIFO:FIFO_ADC0_instant|rd_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[12]                ; FIFO:FIFO_ADC0_instant|rd_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.229  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.099      ; 0.466      ;
; 0.232  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 0.466      ;
; 0.278  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.037      ; 0.467      ;
; 0.279  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.038      ; 0.469      ;
; 0.287  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.479      ;
; 0.287  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|regarray~11                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.479      ;
; 0.288  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.038      ; 0.478      ;
; 0.289  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.480      ;
; 0.323  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33] ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.475      ;
; 0.351  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a25~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.091      ; 0.580      ;
; 0.352  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.091      ; 0.581      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.085      ; 0.583      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a9~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.090      ; 0.589      ;
; 0.365  ; FIFO:FIFO_ADC0_instant|regarray~0                ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.099      ; 0.605      ;
; 0.370  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a35~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.100      ; 0.608      ;
; 0.370  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a43~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.092      ; 0.600      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 0.565      ;
; 0.374  ; SPI_MASTER_ADC:ADC0_instant|FIN                  ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.042      ; 0.568      ;
; 0.381  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.095      ; 0.614      ;
; 0.381  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 0.615      ;
; 0.382  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.574      ;
; 0.385  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 0.578      ;
; 0.386  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a41~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.090      ; 0.614      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.093      ; 0.622      ;
; 0.396  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29] ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.549      ;
; 0.408  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|rd_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.560      ;
; 0.409  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.561      ;
; 0.411  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39] ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 0.561      ;
; 0.412  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a11~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.080      ; 0.630      ;
; 0.413  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.075      ; 0.626      ;
; 0.414  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.566      ;
; 0.415  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.567      ;
; 0.417  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.083      ; 0.638      ;
; 0.420  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.572      ;
; 0.424  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.034      ; 0.610      ;
; 0.425  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]     ; FIFO:FIFO_ADC0_instant|regarray~7                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.044      ; 0.621      ;
; 0.429  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.034      ; 0.615      ;
; 0.430  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.037      ; 0.619      ;
; 0.437  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.615      ;
; 0.443  ; FIFO:FIFO_ADC0_instant|regarray~1                ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.596      ;
; 0.448  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.629      ;
; 0.448  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg1  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.629      ;
; 0.452  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg9  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.633      ;
; 0.453  ; FIFO:FIFO_ADC0_instant|regarray~2                ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.006     ; 0.599      ;
; 0.455  ; FIFO:FIFO_ADC0_instant|regarray~4                ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.606      ;
; 0.455  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.636      ;
; 0.456  ; FIFO:FIFO_ADC0_instant|regarray~5                ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.607      ;
; 0.456  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg11 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.637      ;
; 0.458  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_address_reg8  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.639      ;
; 0.467  ; FIFO:FIFO_ADC0_instant|rd_reg[12]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[0]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.619      ;
; 0.472  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a30~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.079      ; 0.689      ;
; 0.475  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a40~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.089      ; 0.702      ;
; 0.479  ; FIFO:FIFO_ADC0_instant|regarray~3                ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.006     ; 0.625      ;
; 0.482  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.093      ; 0.713      ;
; 0.488  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a31~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.088      ; 0.714      ;
; 0.489  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.079      ; 0.706      ;
; 0.490  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.088      ; 0.716      ;
; 0.493  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.082      ; 0.713      ;
; 0.493  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.086      ; 0.717      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                                                ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.756 ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.464      ; 0.860      ;
; -0.756 ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.464      ; 0.860      ;
; -0.756 ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.464      ; 0.860      ;
; -0.756 ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.464      ; 0.860      ;
; -0.756 ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.464      ; 0.860      ;
; -0.756 ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.464      ; 0.860      ;
; -0.475 ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.449      ; 1.126      ;
; -0.475 ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.449      ; 1.126      ;
; -0.475 ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.449      ; 1.126      ;
; -0.475 ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.449      ; 1.126      ;
; -0.475 ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.449      ; 1.126      ;
; -0.475 ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.449      ; 1.126      ;
; 0.238  ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.390      ;
; 0.356  ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.508      ;
; 0.364  ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.516      ;
; 0.367  ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.494  ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.646      ;
; 0.504  ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.656      ;
; 0.507  ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.659      ;
; 0.529  ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.681      ;
; 0.542  ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.694      ;
; 0.549  ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.701      ;
; 0.564  ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.716      ;
; 0.584  ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.601  ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.753      ;
; 0.636  ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.788      ;
; 0.636  ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.788      ;
; 0.658  ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.810      ;
; 0.671  ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.823      ;
; 0.693  ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.845      ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.580 ; on                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.418      ; 0.990      ;
; -0.532 ; rst                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.403      ; 1.023      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.245  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.282  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.434      ;
; 0.282  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.434      ;
; 0.285  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.437      ;
; 0.285  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.437      ;
; 0.287  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.439      ;
; 0.287  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.439      ;
; 0.289  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.441      ;
; 0.290  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.442      ;
; 0.291  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.443      ;
; 0.291  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.444      ;
; 0.292  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.444      ;
; 0.313  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.464      ;
; 0.317  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.469      ;
; 0.319  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.471      ;
; 0.320  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.471      ;
; 0.321  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.473      ;
; 0.328  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.479      ;
; 0.357  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.510      ;
; 0.359  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.512      ;
; 0.359  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.512      ;
; 0.360  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.376  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.386  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.539      ;
; 0.397  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.549      ;
; 0.415  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.571      ;
; 0.420  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.573      ;
; 0.441  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.592      ;
; 0.454  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.606      ;
; 0.458  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.609      ;
; 0.458  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.611      ;
; 0.459  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.612      ;
; 0.463  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.005      ; 0.620      ;
; 0.463  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.616      ;
; 0.467  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.620      ;
; 0.468  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.621      ;
; 0.469  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.622      ;
; 0.473  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.626      ;
; 0.474  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.627      ;
; 0.477  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.009     ; 0.620      ;
; 0.480  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.012     ; 0.620      ;
; 0.489  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 0.644      ;
; 0.490  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.642      ;
; 0.495  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.649      ;
; 0.518  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.670      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.688      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.688      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.673      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.674      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.678      ;
; 0.529  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.678      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.680      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.680      ;
; 0.539  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.691      ;
; 0.548  ; FIFO:FIFO_ADC0_instant|full_reg          ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.661      ;
; 0.548  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.700      ;
; 0.548  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.707      ;
; 0.549  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.708      ;
; 0.549  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.701      ;
; 0.552  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.711      ;
; 0.558  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.710      ;
; 0.560  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.712      ;
; 0.562  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.714      ;
; 0.562  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.714      ;
; 0.565  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.717      ;
; 0.568  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.721      ;
; 0.570  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.725      ;
; 0.574  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.727      ;
; 0.590  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.742      ;
; 0.607  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.759      ;
; 0.610  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.763      ;
; 0.612  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.764      ;
; 0.615  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.767      ;
; 0.619  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.771      ;
; 0.624  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.776      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.030 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.010  ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.367      ;
; 0.215  ; usonic[0]                           ; usonic[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; usonic[9]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.356  ; usonic[2]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[4]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[6]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; usonic[8]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; usonic[0]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; temp_mbed_2                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; usonic[1]                           ; usonic[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; usonic[3]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[5]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; usonic[7]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.449  ; counter                             ; counter                             ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.470  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.470  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.494  ; usonic[4]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[6]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; usonic[0]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; usonic[8]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.505  ; usonic[1]                           ; usonic[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; usonic[3]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; usonic[5]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; usonic[7]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock        ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.064      ; 0.367      ;
; 0.529  ; usonic[4]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[6]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.544  ; usonic[3]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; usonic[5]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; usonic[7]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.549  ; usonic[2]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.564  ; usonic[4]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; usonic[6]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.576  ; temp_mbed_1                         ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.725      ;
; 0.579  ; usonic[3]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; usonic[5]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.584  ; usonic[2]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.589  ; usonic[0]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.599  ; usonic[4]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; usonic[1]                           ; usonic[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.614  ; usonic[3]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614  ; usonic[5]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.619  ; usonic[2]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.624  ; usonic[0]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.630  ; rst                                 ; temp_mbed_1                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.787      ;
; 0.634  ; usonic[4]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.634  ; usonic[1]                           ; usonic[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.649  ; usonic[3]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.654  ; usonic[2]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.659  ; usonic[0]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.669  ; usonic[1]                           ; usonic[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.684  ; usonic[3]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.689  ; usonic[2]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.841      ;
; 0.694  ; usonic[0]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.846      ;
; 0.704  ; usonic[1]                           ; usonic[6]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.856      ;
; 0.707  ; temp_mbed_1                         ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.856      ;
; 0.724  ; usonic[2]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.729  ; usonic[0]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.739  ; usonic[1]                           ; usonic[7]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.891      ;
; 0.759  ; usonic[2]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.764  ; usonic[0]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.774  ; usonic[1]                           ; usonic[8]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.786  ; SPI_ON                              ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.799  ; usonic[0]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.951      ;
; 0.809  ; usonic[1]                           ; usonic[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.961      ;
; 0.856  ; MBED_RDY                            ; SPI_ON                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.999      ;
; 1.094  ; rst                                 ; temp_mbed_2                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.248      ;
; 1.649  ; SPI_MASTER_UC:mbed_instant|FIN      ; temp_mbed_1                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -1.406     ; 0.395      ;
; 1.932  ; FIFO:FIFO_ADC0_instant|empty_reg    ; SPI_ON                              ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -1.448     ; 0.636      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.302 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.183      ;
; 1.305 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.451      ; 1.178      ;
; 1.421 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 1.059      ;
; 1.421 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 1.059      ;
; 1.421 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 1.059      ;
; 1.421 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 1.059      ;
; 1.421 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 1.059      ;
; 1.421 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 1.059      ;
; 1.426 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.446      ; 1.052      ;
; 1.426 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.446      ; 1.052      ;
; 1.426 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.446      ; 1.052      ;
; 1.430 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.052      ;
; 1.430 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.052      ;
; 1.430 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.052      ;
; 1.430 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.052      ;
; 1.430 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.052      ;
; 1.513 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.442      ; 0.961      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
; 1.530 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 0.945      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.650 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.945      ;
; -0.633 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.442      ; 0.961      ;
; -0.550 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.052      ;
; -0.550 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.052      ;
; -0.550 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.052      ;
; -0.550 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.052      ;
; -0.550 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.052      ;
; -0.546 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.446      ; 1.052      ;
; -0.546 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.446      ; 1.052      ;
; -0.546 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.446      ; 1.052      ;
; -0.541 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.059      ;
; -0.541 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.059      ;
; -0.541 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.059      ;
; -0.541 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.059      ;
; -0.541 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.059      ;
; -0.541 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 1.059      ;
; -0.425 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.451      ; 1.178      ;
; -0.422 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.183      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK'                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|CSbar|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|CSbar|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|FIN|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|FIN|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|MOSI|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|MOSI|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk            ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; 3.877 ; 3.877 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; 3.877 ; 3.877 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; 4.195 ; 4.195 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 4.195 ; 4.195 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 4.182 ; 4.182 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 4.182 ; 4.182 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.757 ; 2.757 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.757 ; 2.757 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.754 ; 2.754 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.727 ; 2.727 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.754 ; 2.754 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; -3.757 ; -3.757 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; -3.757 ; -3.757 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; -4.075 ; -4.075 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -4.075 ; -4.075 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -4.062 ; -4.062 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -4.062 ; -4.062 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.637 ; -2.637 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.637 ; -2.637 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.607 ; -2.607 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.607 ; -2.607 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.634 ; -2.634 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                             ; 3.631 ; 3.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                             ; 3.631 ; 3.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                             ; 4.259 ; 4.259 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                             ; 4.259 ; 4.259 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 7.152 ; 7.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 7.152 ; 7.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 5.334 ; 5.334 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 5.309 ; 5.309 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 5.544 ; 5.544 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 7.147 ; 7.147 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.728 ; 5.728 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 6.395 ; 6.395 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.869 ; 5.869 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 5.869 ; 5.869 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 5.530 ; 5.530 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 5.413 ; 5.413 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 5.536 ; 5.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 5.397 ; 5.397 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.616 ; 5.616 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 5.505 ; 5.505 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 6.481 ; 6.481 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 6.420 ; 6.420 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 6.342 ; 6.342 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 5.728 ; 5.728 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 6.481 ; 6.481 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 5.775 ; 5.775 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.808 ; 5.808 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 5.860 ; 5.860 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 6.508 ; 6.508 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 6.336 ; 6.336 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 6.359 ; 6.359 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 6.364 ; 6.364 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 6.325 ; 6.325 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 6.508 ; 6.508 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 6.342 ; 6.342 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 6.337 ; 6.337 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 5.339 ; 5.339 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[7]   ; FIFO:FIFO_ADC0_instant|clock        ; 5.339 ; 5.339 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.297 ; 5.297 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.374 ; 5.374 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.325 ; 5.325 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.444 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.374 ; 5.374 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.369 ; 4.369 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.369 ; 4.369 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;       ; 2.444 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;       ; 2.444 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 5.831 ; 5.831 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.593 ; 4.593 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 5.831 ; 5.831 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.913 ; 4.913 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.913 ; 4.913 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;       ; 2.406 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;       ; 2.406 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; counter                             ; 5.602 ; 5.602 ; Rise       ; counter                                 ;
;  oLEDG[7]   ; counter                             ; 5.602 ; 5.602 ; Rise       ; counter                                 ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                             ; 3.276 ; 3.276 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                             ; 3.276 ; 3.276 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                             ; 4.211 ; 4.211 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                             ; 4.211 ; 4.211 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.152 ; 5.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 6.981 ; 6.981 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 5.170 ; 5.170 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 5.152 ; 5.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 5.380 ; 5.380 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 6.976 ; 6.976 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.570 ; 5.570 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 6.232 ; 6.232 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 4.831 ; 4.831 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 4.964 ; 4.964 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 4.854 ; 4.854 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 4.972 ; 4.972 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 4.831 ; 4.831 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.051 ; 5.051 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 4.937 ; 4.937 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.309 ; 5.309 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 6.002 ; 6.002 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 5.920 ; 5.920 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 5.309 ; 5.309 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 6.058 ; 6.058 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 5.351 ; 5.351 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.384 ; 5.384 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 5.437 ; 5.437 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 4.845 ; 4.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 4.855 ; 4.855 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 4.887 ; 4.887 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 4.875 ; 4.875 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 4.845 ; 4.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 5.029 ; 5.029 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 4.864 ; 4.864 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 4.864 ; 4.864 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 5.339 ; 5.339 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[7]   ; FIFO:FIFO_ADC0_instant|clock        ; 5.339 ; 5.339 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 5.297 ; 5.297 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.297 ; 5.297 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.444 ; 5.325 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.325 ; 5.325 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.444 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.374 ; 5.374 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.369 ; 4.369 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.369 ; 4.369 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;       ; 2.444 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;       ; 2.444 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 2.406 ; 4.469 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.593 ; 4.593 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 2.406 ; 4.982 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.913 ; 4.913 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.913 ; 4.913 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;       ; 2.406 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;       ; 2.406 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; counter                             ; 5.602 ; 5.602 ; Rise       ; counter                                 ;
;  oLEDG[7]   ; counter                             ; 5.602 ; 5.602 ; Rise       ; counter                                 ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.796 ;       ;       ; 6.796 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.681 ; 6.681 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.251 ;       ;       ; 6.251 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.614 ; 6.614 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.527 ;       ;       ; 6.527 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.658 ; 6.658 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.681 ;       ;       ; 6.681 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.796 ;       ;       ; 6.796 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.681 ; 6.681 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.251 ;       ;       ; 6.251 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.614 ; 6.614 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.527 ;       ;       ; 6.527 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.658 ; 6.658 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.681 ;       ;       ; 6.681 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -5.208    ; -1.217  ; 1.002    ; -0.762  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.558    ; -0.067  ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0_instant|clock            ; -5.208    ; -0.881  ; 1.002    ; -0.762  ; -1.627              ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -2.121    ; -0.580  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -2.060    ; -1.217  ; N/A      ; N/A     ; -0.500              ;
;  counter                                 ; -0.780    ; -0.888  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -4433.921 ; -12.937 ; 0.0      ; -19.093 ; -5452.48            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -4.519    ; -0.173  ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0_instant|clock            ; -4328.518 ; -6.765  ; 0.000    ; -19.093 ; -5368.480           ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -65.144   ; -0.580  ; N/A      ; N/A     ; -54.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK      ; -32.789   ; -1.217  ; N/A      ; N/A     ; -24.000             ;
;  counter                                 ; -2.951    ; -5.328  ; N/A      ; N/A     ; -6.000              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; 6.744 ; 6.744 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; 6.744 ; 6.744 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.223 ; 7.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.223 ; 7.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.969 ; 4.969 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.969 ; 4.969 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.005 ; 5.005 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.960 ; 4.960 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.005 ; 5.005 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; -3.757 ; -3.757 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; -3.757 ; -3.757 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; -4.075 ; -4.075 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -4.075 ; -4.075 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -4.062 ; -4.062 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -4.062 ; -4.062 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.637 ; -2.637 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.637 ; -2.637 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.607 ; -2.607 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.607 ; -2.607 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.634 ; -2.634 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                             ; 7.345  ; 7.345  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                             ; 7.345  ; 7.345  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                             ; 8.518  ; 8.518  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                             ; 8.518  ; 8.518  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 13.508 ; 13.508 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 13.467 ; 13.467 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 9.769  ; 9.769  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 9.687  ; 9.687  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 10.198 ; 10.198 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 13.508 ; 13.508 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 10.668 ; 10.668 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 12.016 ; 12.016 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 11.182 ; 11.182 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 11.182 ; 11.182 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 10.457 ; 10.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 10.213 ; 10.213 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 10.466 ; 10.466 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 10.189 ; 10.189 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 10.662 ; 10.662 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 10.429 ; 10.429 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 12.460 ; 12.460 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 12.393 ; 12.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 12.193 ; 12.193 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 10.667 ; 10.667 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 12.460 ; 12.460 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 10.975 ; 10.975 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 11.026 ; 11.026 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 11.045 ; 11.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 12.323 ; 12.323 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 11.974 ; 11.974 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 11.998 ; 11.998 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 11.976 ; 11.976 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 11.957 ; 11.957 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 12.323 ; 12.323 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 11.951 ; 11.951 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 11.980 ; 11.980 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[7]   ; FIFO:FIFO_ADC0_instant|clock        ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 9.867  ; 9.867  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.716  ; 9.716  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock        ; 9.867  ; 9.867  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 10.184 ; 10.184 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 9.853  ; 9.853  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.744  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 10.184 ; 10.184 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 7.994  ; 7.994  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 7.994  ; 7.994  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;        ; 4.744  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;        ; 4.744  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 10.794 ; 10.794 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 8.407  ; 8.407  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 10.794 ; 10.794 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 8.018  ; 8.018  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 9.112  ; 9.112  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 9.112  ; 9.112  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;        ; 4.772  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;        ; 4.772  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; counter                             ; 10.659 ; 10.659 ; Rise       ; counter                                 ;
;  oLEDG[7]   ; counter                             ; 10.659 ; 10.659 ; Rise       ; counter                                 ;
+-------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                             ; 3.276 ; 3.276 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                             ; 3.276 ; 3.276 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                             ; 4.211 ; 4.211 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                             ; 4.211 ; 4.211 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.152 ; 5.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 6.981 ; 6.981 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 5.170 ; 5.170 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 5.152 ; 5.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 5.380 ; 5.380 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 6.976 ; 6.976 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.570 ; 5.570 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 6.232 ; 6.232 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 4.831 ; 4.831 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 4.964 ; 4.964 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 4.854 ; 4.854 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 4.972 ; 4.972 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 4.831 ; 4.831 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.051 ; 5.051 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 4.937 ; 4.937 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.309 ; 5.309 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 6.002 ; 6.002 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 5.920 ; 5.920 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 5.309 ; 5.309 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 6.058 ; 6.058 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 5.351 ; 5.351 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 5.384 ; 5.384 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 5.437 ; 5.437 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock        ; 4.845 ; 4.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock        ; 4.855 ; 4.855 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock        ; 4.887 ; 4.887 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock        ; 4.875 ; 4.875 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock        ; 4.845 ; 4.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock        ; 5.029 ; 5.029 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock        ; 4.864 ; 4.864 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock        ; 4.864 ; 4.864 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 5.339 ; 5.339 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[7]   ; FIFO:FIFO_ADC0_instant|clock        ; 5.339 ; 5.339 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock        ; 5.297 ; 5.297 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock        ; 5.297 ; 5.297 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.444 ; 5.325 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.325 ; 5.325 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.444 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.374 ; 5.374 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.369 ; 4.369 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.369 ; 4.369 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;       ; 2.444 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ;       ; 2.444 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 2.406 ; 4.469 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.593 ; 4.593 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 2.406 ; 4.982 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.913 ; 4.913 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ; 4.913 ; 4.913 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;       ; 2.406 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK  ;       ; 2.406 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ;
; oLEDG[*]    ; counter                             ; 5.602 ; 5.602 ; Rise       ; counter                                 ;
;  oLEDG[7]   ; counter                             ; 5.602 ; 5.602 ; Rise       ; counter                                 ;
+-------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.238 ;        ;        ; 12.238 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.056 ; 12.056 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.353 ;        ;        ; 12.353 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.034 ;        ;        ; 11.034 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.342 ;        ;        ; 12.342 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.859 ; 11.859 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.676 ;        ;        ; 11.676 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.974 ; 11.974 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.796 ;       ;       ; 6.796 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.681 ; 6.681 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.251 ;       ;       ; 6.251 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.614 ; 6.614 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.527 ;       ;       ; 6.527 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.658 ; 6.658 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.681 ;       ;       ; 6.681 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 62       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 12       ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 21       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 31       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12291    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock            ; 91       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 2        ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 1        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 1        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; 1        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; 121      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 62       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 12       ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 21       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 31       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12291    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock            ; 91       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 2        ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 1        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 1        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; 1        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; SPI_MASTER_UC:mbed_instant|SPI_CLK      ; 121      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 31       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 31       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 155   ; 155  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 21 03:23:14 2015
Info: Command: quartus_sta SYSTEM -c SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0_instant|clock FIFO:FIFO_ADC0_instant|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|SPI_CLK SPI_MASTER_ADC:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK SPI_MASTER_UC:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.208     -4328.518 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -2.558        -4.519 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.121       -65.144 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -2.060       -32.789 SPI_MASTER_UC:mbed_instant|SPI_CLK 
    Info (332119):    -0.780        -2.951 counter 
Info (332146): Worst-case hold slack is -1.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.217        -1.217 SPI_MASTER_UC:mbed_instant|SPI_CLK 
    Info (332119):    -0.888        -5.328 counter 
    Info (332119):    -0.881        -3.595 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.381        -0.381 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.067        -0.173 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.002         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.762
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.762       -19.093 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -24.000 SPI_MASTER_UC:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.362     -1216.035 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -1.052        -1.821 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.517        -5.061 SPI_MASTER_UC:mbed_instant|SPI_CLK 
    Info (332119):    -0.511        -7.942 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):     0.187         0.000 counter 
Info (332146): Worst-case hold slack is -0.945
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.945        -0.945 SPI_MASTER_UC:mbed_instant|SPI_CLK 
    Info (332119):    -0.788        -6.765 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.756        -4.536 counter 
    Info (332119):    -0.580        -0.580 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.051        -0.111 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.302
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.302         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.650       -18.214 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -24.000 SPI_MASTER_UC:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 461 megabytes
    Info: Processing ended: Thu May 21 03:23:17 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


