<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>AXI Burst Transactions</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part57.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part59.htm">Next &gt;</a></p><p class="s17" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark113">&zwnj;</a>AXI Burst Transactions<a name="bookmark122">&zwnj;</a></p><p style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">One method to increase performance is to make use of burst transactions. For a single AXI transaction, Speedster7t AC7t1500/1550 FPGAs support a maximum burst length of up to 16 beats, equivalent to 4Kb or 512B of data. While this is smaller than the full 256 beats supported by the AXI standard, this does provide for more efficient use of each AXI transaction, thus increasing performance when AXI bursts are used.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">There are two exceptions to the limit above:</p><p class="s11" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_093.png"/></span> <span class="p">When reading from external memory, DDR4 or GDDR6, it is possible to request a burst greater than 16 beats. However, the east/west buffers in an AXI Responder NAP have 16 entries. These are written at the 2D NoC frequency, (up to 2.027GHz), however they are read out at the lower user design frequency. This causes the NAP to back-pressure the 2D NoC row, causing any other traffic on that row to be stalled.</span></p><p style="padding-left: 36pt;text-indent: 0pt;text-align: left;">Therefore, read bursts of greater than 16 beats should only be considered for a NAP that is on its own row, with no other NAPs present on the same row. For bursts of 16 beats or less, the NAP FIFO can absorb all the traffic at full speed with no back pressure to the rest of the 2D NoC row.</p><p class="s11" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_094.png"/></span> <span class="p">It is possible for an interface subsystem which initiates traffic, such as the PCIe core, to generate bursts greater than 16 beats. Therefore, a user design should ensure that any data buffering from such a source should be able to support longer burst sizes. Particularly for data from the PCIe core as that is sent from north to south, and the shallow NAP north to south buffers (see below), can only buffer 4 entries.</span></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="151" alt="image" src="Image_095.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:112.3pt;width:503.2pt;"><p class="s22" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s23" style="padding-left: 60pt;text-indent: 0pt;text-align: left;">For writing to external memory, using the AXI Responder NAP, the limit is 16-beats. This is supported by the DSM simulation which indicates an error if a burst of greater than 16 beats is attempted.</p><p class="s23" style="padding-top: 5pt;padding-left: 60pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-soft-ip-user-guide-ug103" style=" color: #303030; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt;" target="_blank">For detailed information on the AXI initiator and responder NAPs, please refer to the appropriate chapters in the </a><a href="https://www.achronix.com/documentation/speedster7t-soft-ip-user-guide-ug103" class="s33" target="_blank">Speedster7t Soft IP User Guide </a><span style=" color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt;">(UG103)</span>.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part57.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part59.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
