// Seed: 1220606311
module module_0 (
    input  tri1 id_0
    , id_5,
    output tri1 id_1,
    input  tri  id_2,
    output wor  id_3
);
endmodule
module module_1 #(
    parameter id_4 = 32'd47,
    parameter id_8 = 32'd13
) (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    output wire _id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    input uwire _id_8
);
  struct packed {
    logic ["" : 1]  id_10;
    logic [-1 : ""] id_11;
  } id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_2,
      id_3
  );
  logic [id_8 : id_4] id_13 = -1, id_14;
  final begin : LABEL_0
    id_12.id_10 <= {1 - |id_6 / -1, id_12.id_10, (id_14), -1'b0, -1, -1};
  end
  logic id_15;
  ;
endmodule
