
TEAM6_Elevator_ALL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003784  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  0800391c  0800391c  0000491c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003964  08003964  00005088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003964  08003964  00004964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800396c  0800396c  00005088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800396c  0800396c  0000496c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003970  08003970  00004970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08003974  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000088  080039fc  00005088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  080039fc  00005208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d590  00000000  00000000  000050b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c5  00000000  00000000  00012648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  00014f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b56  00000000  00000000  00015db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d39  00000000  00000000  00016906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000123e6  00000000  00000000  0002d63f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008afd3  00000000  00000000  0003fa25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca9f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b44  00000000  00000000  000caa3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000ce580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000088 	.word	0x20000088
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003904 	.word	0x08003904

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000008c 	.word	0x2000008c
 80001d4:	08003904 	.word	0x08003904

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <dataOut_SEG>:

#include "7seg.h"


void dataOut_SEG(uint8_t data)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 800050e:	2307      	movs	r3, #7
 8000510:	60fb      	str	r3, [r7, #12]
 8000512:	e029      	b.n	8000568 <dataOut_SEG+0x64>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8000514:	79fa      	ldrb	r2, [r7, #7]
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	fa42 f303 	asr.w	r3, r2, r3
 800051c:	f003 0301 	and.w	r3, r3, #1
 8000520:	2b00      	cmp	r3, #0
 8000522:	d006      	beq.n	8000532 <dataOut_SEG+0x2e>
		{

			HAL_GPIO_WritePin(SER_PORT_SEG, SER_PIN_SEG, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800052a:	481a      	ldr	r0, [pc, #104]	@ (8000594 <dataOut_SEG+0x90>)
 800052c:	f001 ff88 	bl	8002440 <HAL_GPIO_WritePin>
 8000530:	e005      	b.n	800053e <dataOut_SEG+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_SEG, SER_PIN_SEG, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000538:	4816      	ldr	r0, [pc, #88]	@ (8000594 <dataOut_SEG+0x90>)
 800053a:	f001 ff81 	bl	8002440 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_SEG, SRCLK_PIN_SEG, GPIO_PIN_SET);
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000544:	4814      	ldr	r0, [pc, #80]	@ (8000598 <dataOut_SEG+0x94>)
 8000546:	f001 ff7b 	bl	8002440 <HAL_GPIO_WritePin>
		delay_us(5);
 800054a:	2005      	movs	r0, #5
 800054c:	f000 f8b2 	bl	80006b4 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_SEG, SRCLK_PIN_SEG, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000556:	4810      	ldr	r0, [pc, #64]	@ (8000598 <dataOut_SEG+0x94>)
 8000558:	f001 ff72 	bl	8002440 <HAL_GPIO_WritePin>
		delay_us(5);
 800055c:	2005      	movs	r0, #5
 800055e:	f000 f8a9 	bl	80006b4 <delay_us>
	for(int i = 7; i >= 0; i--)
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	3b01      	subs	r3, #1
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	2b00      	cmp	r3, #0
 800056c:	dad2      	bge.n	8000514 <dataOut_SEG+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_SEG, RCLK_PIN_SEG, GPIO_PIN_SET);
 800056e:	2201      	movs	r2, #1
 8000570:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000574:	4807      	ldr	r0, [pc, #28]	@ (8000594 <dataOut_SEG+0x90>)
 8000576:	f001 ff63 	bl	8002440 <HAL_GPIO_WritePin>
	delay_us(10);
 800057a:	200a      	movs	r0, #10
 800057c:	f000 f89a 	bl	80006b4 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_SEG, RCLK_PIN_SEG, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000586:	4803      	ldr	r0, [pc, #12]	@ (8000594 <dataOut_SEG+0x90>)
 8000588:	f001 ff5a 	bl	8002440 <HAL_GPIO_WritePin>
}
 800058c:	bf00      	nop
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40020000 	.word	0x40020000
 8000598:	40020400 	.word	0x40020400

0800059c <SEVEN_SEG_Init>:
    0x3F, 0x06, 0x5B, 0x4F, 0x66,
    0x6D, 0x7D, 0x27, 0x7F, 0x67
};

void SEVEN_SEG_Init()
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	dataOut_SEG(SEG_NUMBER[1]);
 80005a0:	2306      	movs	r3, #6
 80005a2:	4618      	mov	r0, r3
 80005a4:	f7ff ffae 	bl	8000504 <dataOut_SEG>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}

080005ac <SEVEN_SEG>:

void SEVEN_SEG(uint8_t floor)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	dataOut_SEG(SEG_NUMBER[floor]);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a04      	ldr	r2, [pc, #16]	@ (80005cc <SEVEN_SEG+0x20>)
 80005ba:	5cd3      	ldrb	r3, [r2, r3]
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff ffa1 	bl	8000504 <dataOut_SEG>
}
 80005c2:	bf00      	nop
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	0800391c 	.word	0x0800391c

080005d0 <buttonGetPressed>:




bool buttonGetPressed(uint8_t num)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
    if(num >= 10) return false;
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	2b09      	cmp	r3, #9
 80005de:	d901      	bls.n	80005e4 <buttonGetPressed+0x14>
 80005e0:	2300      	movs	r3, #0
 80005e2:	e059      	b.n	8000698 <buttonGetPressed+0xc8>

    // level: 1=눌림(onState), 0=안눌림
    uint8_t level = (HAL_GPIO_ReadPin(button[num].port, button[num].number) == button[num].onState) ? 1 : 0;
 80005e4:	79fb      	ldrb	r3, [r7, #7]
 80005e6:	4a2e      	ldr	r2, [pc, #184]	@ (80006a0 <buttonGetPressed+0xd0>)
 80005e8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	492c      	ldr	r1, [pc, #176]	@ (80006a0 <buttonGetPressed+0xd0>)
 80005f0:	00db      	lsls	r3, r3, #3
 80005f2:	440b      	add	r3, r1
 80005f4:	889b      	ldrh	r3, [r3, #4]
 80005f6:	4619      	mov	r1, r3
 80005f8:	4610      	mov	r0, r2
 80005fa:	f001 ff09 	bl	8002410 <HAL_GPIO_ReadPin>
 80005fe:	4603      	mov	r3, r0
 8000600:	4619      	mov	r1, r3
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	4a26      	ldr	r2, [pc, #152]	@ (80006a0 <buttonGetPressed+0xd0>)
 8000606:	00db      	lsls	r3, r3, #3
 8000608:	4413      	add	r3, r2
 800060a:	799b      	ldrb	r3, [r3, #6]
 800060c:	4299      	cmp	r1, r3
 800060e:	bf0c      	ite	eq
 8000610:	2301      	moveq	r3, #1
 8000612:	2300      	movne	r3, #0
 8000614:	b2db      	uxtb	r3, r3
 8000616:	73fb      	strb	r3, [r7, #15]
    static uint8_t  stableLevel[10] = {0};    // 마지막으로 확정된 레벨
    static uint8_t  lastRawLevel[10] = {0};   // 직전에 본 raw 레벨
    static uint32_t lastChange[10] = {0};     // raw가 바뀐 시각
    static uint8_t  latched[10] = {0};        // 눌림 1회 발생 락

    uint32_t now = HAL_GetTick();
 8000618:	f001 fc58 	bl	8001ecc <HAL_GetTick>
 800061c:	60b8      	str	r0, [r7, #8]

    // raw 레벨이 바뀌면 디바운스 타이머 리셋
    if(level != lastRawLevel[num])
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	4a20      	ldr	r2, [pc, #128]	@ (80006a4 <buttonGetPressed+0xd4>)
 8000622:	5cd3      	ldrb	r3, [r2, r3]
 8000624:	7bfa      	ldrb	r2, [r7, #15]
 8000626:	429a      	cmp	r2, r3
 8000628:	d00a      	beq.n	8000640 <buttonGetPressed+0x70>
    {
        lastRawLevel[num] = level;
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	491d      	ldr	r1, [pc, #116]	@ (80006a4 <buttonGetPressed+0xd4>)
 800062e:	7bfa      	ldrb	r2, [r7, #15]
 8000630:	54ca      	strb	r2, [r1, r3]
        lastChange[num] = now;
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	491c      	ldr	r1, [pc, #112]	@ (80006a8 <buttonGetPressed+0xd8>)
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        return false;
 800063c:	2300      	movs	r3, #0
 800063e:	e02b      	b.n	8000698 <buttonGetPressed+0xc8>
    }

    // 일정 시간(디바운스) 동안 레벨이 유지되면 stable로 확정
    if((now - lastChange[num]) >= 30) // 30ms 디바운스
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	4a19      	ldr	r2, [pc, #100]	@ (80006a8 <buttonGetPressed+0xd8>)
 8000644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000648:	68ba      	ldr	r2, [r7, #8]
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	2b1d      	cmp	r3, #29
 800064e:	d922      	bls.n	8000696 <buttonGetPressed+0xc6>
    {
        if(stableLevel[num] != level)
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	4a16      	ldr	r2, [pc, #88]	@ (80006ac <buttonGetPressed+0xdc>)
 8000654:	5cd3      	ldrb	r3, [r2, r3]
 8000656:	7bfa      	ldrb	r2, [r7, #15]
 8000658:	429a      	cmp	r2, r3
 800065a:	d003      	beq.n	8000664 <buttonGetPressed+0x94>
        {
            stableLevel[num] = level;
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	4913      	ldr	r1, [pc, #76]	@ (80006ac <buttonGetPressed+0xdc>)
 8000660:	7bfa      	ldrb	r2, [r7, #15]
 8000662:	54ca      	strb	r2, [r1, r3]
        }

        // "눌림 stableLevel=1"이 되었을 때, latched가 0이면 1회 true
        if(stableLevel[num] == 1 && latched[num] == 0)
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	4a11      	ldr	r2, [pc, #68]	@ (80006ac <buttonGetPressed+0xdc>)
 8000668:	5cd3      	ldrb	r3, [r2, r3]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d10a      	bne.n	8000684 <buttonGetPressed+0xb4>
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	4a0f      	ldr	r2, [pc, #60]	@ (80006b0 <buttonGetPressed+0xe0>)
 8000672:	5cd3      	ldrb	r3, [r2, r3]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d105      	bne.n	8000684 <buttonGetPressed+0xb4>
        {
            latched[num] = 1;
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	4a0d      	ldr	r2, [pc, #52]	@ (80006b0 <buttonGetPressed+0xe0>)
 800067c:	2101      	movs	r1, #1
 800067e:	54d1      	strb	r1, [r2, r3]
            return true;  // ★ 딱 한 번만 발생
 8000680:	2301      	movs	r3, #1
 8000682:	e009      	b.n	8000698 <buttonGetPressed+0xc8>
        }

        // 버튼을 떼면(lv=0) latch 해제 -> 다음 눌림 받을 준비
        if(stableLevel[num] == 0)
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <buttonGetPressed+0xdc>)
 8000688:	5cd3      	ldrb	r3, [r2, r3]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d103      	bne.n	8000696 <buttonGetPressed+0xc6>
        {
            latched[num] = 0;
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	4a07      	ldr	r2, [pc, #28]	@ (80006b0 <buttonGetPressed+0xe0>)
 8000692:	2100      	movs	r1, #0
 8000694:	54d1      	strb	r1, [r2, r3]
        }
    }

    return false;
 8000696:	2300      	movs	r3, #0
}
 8000698:	4618      	mov	r0, r3
 800069a:	3710      	adds	r7, #16
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000000 	.word	0x20000000
 80006a4:	200000a4 	.word	0x200000a4
 80006a8:	200000b0 	.word	0x200000b0
 80006ac:	200000d8 	.word	0x200000d8
 80006b0:	200000e4 	.word	0x200000e4

080006b4 <delay_us>:
#include "delay.h"

void delay_us(uint16_t us)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim11,0);
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <delay_us+0x30>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2200      	movs	r2, #0
 80006c4:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(&htim11)) < us);
 80006c6:	bf00      	nop
 80006c8:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <delay_us+0x30>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80006ce:	88fb      	ldrh	r3, [r7, #6]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d3f9      	bcc.n	80006c8 <delay_us+0x14>
}
 80006d4:	bf00      	nop
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	200001bc 	.word	0x200001bc

080006e8 <CHECK_FLOOR_OVERFLOW>:
static bool openorclose = false;			//문이 열렸는지 닫혔는지 판단
static uint16_t step_count = 0;
static uint32_t prevMoveTime = 0;

bool CHECK_FLOOR_OVERFLOW(uint8_t floor)	//층 유효범위 체크
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
	return (floor >= FLOOR_MIN && floor <= FLOOR_MAX);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d004      	beq.n	8000702 <CHECK_FLOOR_OVERFLOW+0x1a>
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	2b03      	cmp	r3, #3
 80006fc:	d801      	bhi.n	8000702 <CHECK_FLOOR_OVERFLOW+0x1a>
 80006fe:	2301      	movs	r3, #1
 8000700:	e000      	b.n	8000704 <CHECK_FLOOR_OVERFLOW+0x1c>
 8000702:	2300      	movs	r3, #0
 8000704:	f003 0301 	and.w	r3, r3, #1
 8000708:	b2db      	uxtb	r3, r3
}
 800070a:	4618      	mov	r0, r3
 800070c:	370c      	adds	r7, #12
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr

08000716 <REQ_BIT>:

// === 요청을 받으면 층수를 기록 ===
uint8_t REQ_BIT(uint8_t floor)		//floor bit 001 010 100 으로 시프트
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	4603      	mov	r3, r0
 800071e:	71fb      	strb	r3, [r7, #7]
	if(!CHECK_FLOOR_OVERFLOW(floor))
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff ffe0 	bl	80006e8 <CHECK_FLOOR_OVERFLOW>
 8000728:	4603      	mov	r3, r0
 800072a:	f083 0301 	eor.w	r3, r3, #1
 800072e:	b2db      	uxtb	r3, r3
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <REQ_BIT+0x22>
		return 0;
 8000734:	2300      	movs	r3, #0
 8000736:	e005      	b.n	8000744 <REQ_BIT+0x2e>
	else
		//1층이면 0번비트 2층이면 1번비트 3층이면 2번비트
		return 1 << (floor - 1);
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	3b01      	subs	r3, #1
 800073c:	2201      	movs	r2, #1
 800073e:	fa02 f303 	lsl.w	r3, r2, r3
 8000742:	b2db      	uxtb	r3, r3
}
 8000744:	4618      	mov	r0, r3
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <REQ_CHECK>:

//===요청이 있는지 확인===
bool REQ_CHECK( uint8_t cur_floor, uint8_t req_floor)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	460a      	mov	r2, r1
 8000756:	71fb      	strb	r3, [r7, #7]
 8000758:	4613      	mov	r3, r2
 800075a:	71bb      	strb	r3, [r7, #6]
	uint8_t st = REQ_BIT(cur_floor);
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ffd9 	bl	8000716 <REQ_BIT>
 8000764:	4603      	mov	r3, r0
 8000766:	73fb      	strb	r3, [r7, #15]
	return (st != 0) && ((st & req_floor) != 0);
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d007      	beq.n	800077e <REQ_CHECK+0x32>
 800076e:	7bfa      	ldrb	r2, [r7, #15]
 8000770:	79bb      	ldrb	r3, [r7, #6]
 8000772:	4013      	ands	r3, r2
 8000774:	b2db      	uxtb	r3, r3
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <REQ_CHECK+0x32>
 800077a:	2301      	movs	r3, #1
 800077c:	e000      	b.n	8000780 <REQ_CHECK+0x34>
 800077e:	2300      	movs	r3, #0
 8000780:	f003 0301 	and.w	r3, r3, #1
 8000784:	b2db      	uxtb	r3, r3
	 * (st & requestedfloor) != 0 은 idx에서 st의 비교
	 * idx비트에 st가 가리키는 비트가있다면 1이나온다
	 * 왼쪽과 비교해서 1 && 1이 나와야 return으로 1
	 * 요청있다고 판단
	*/
}
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <REQ_TOGGLE>:

//===요청 토글(버튼으로 추가/취소)===

void REQ_TOGGLE(uint8_t floor)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	71fb      	strb	r3, [r7, #7]
	uint8_t st = REQ_BIT(floor);
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ffba 	bl	8000716 <REQ_BIT>
 80007a2:	4603      	mov	r3, r0
 80007a4:	73fb      	strb	r3, [r7, #15]
	if(st == 0) return;
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d007      	beq.n	80007bc <REQ_TOGGLE+0x2c>
	requested_floor ^= st;
 80007ac:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <REQ_TOGGLE+0x34>)
 80007ae:	781a      	ldrb	r2, [r3, #0]
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	4053      	eors	r3, r2
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <REQ_TOGGLE+0x34>)
 80007b8:	701a      	strb	r2, [r3, #0]
 80007ba:	e000      	b.n	80007be <REQ_TOGGLE+0x2e>
	if(st == 0) return;
 80007bc:	bf00      	nop
}
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	200000ef 	.word	0x200000ef

080007c8 <REQ_NEAREST>:

// === 요청중 가까운층 선택 ===

uint8_t REQ_NEAREST(uint8_t cur_idx, uint8_t req_idx)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	460a      	mov	r2, r1
 80007d2:	71fb      	strb	r3, [r7, #7]
 80007d4:	4613      	mov	r3, r2
 80007d6:	71bb      	strb	r3, [r7, #6]
	if(req_idx == 0) return 0;	//아무것도 없으면 그냥 넘어감
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d101      	bne.n	80007e2 <REQ_NEAREST+0x1a>
 80007de:	2300      	movs	r3, #0
 80007e0:	e02c      	b.n	800083c <REQ_NEAREST+0x74>

	uint8_t best_floor = 0;			// 현재까지 선택된 층에서 가장 가까운 층
 80007e2:	2300      	movs	r3, #0
 80007e4:	73fb      	strb	r3, [r7, #15]
	uint8_t bestDist = 0xff;	// 현재까지 최소거리
 80007e6:	23ff      	movs	r3, #255	@ 0xff
 80007e8:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i = FLOOR_MIN; i <= FLOOR_MAX; i++)
 80007ea:	2301      	movs	r3, #1
 80007ec:	737b      	strb	r3, [r7, #13]
 80007ee:	e021      	b.n	8000834 <REQ_NEAREST+0x6c>
	{
		if(REQ_CHECK(i, req_idx))		//요청이 있다고 판단이 되면
 80007f0:	79ba      	ldrb	r2, [r7, #6]
 80007f2:	7b7b      	ldrb	r3, [r7, #13]
 80007f4:	4611      	mov	r1, r2
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ffa8 	bl	800074c <REQ_CHECK>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d015      	beq.n	800082e <REQ_NEAREST+0x66>
		{
			uint8_t dist = (cur_idx > i) ? (cur_idx - i) : (i - cur_idx);	//층수 차이만큼 dist 저장
 8000802:	79fa      	ldrb	r2, [r7, #7]
 8000804:	7b7b      	ldrb	r3, [r7, #13]
 8000806:	429a      	cmp	r2, r3
 8000808:	d904      	bls.n	8000814 <REQ_NEAREST+0x4c>
 800080a:	79fa      	ldrb	r2, [r7, #7]
 800080c:	7b7b      	ldrb	r3, [r7, #13]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	e003      	b.n	800081c <REQ_NEAREST+0x54>
 8000814:	7b7a      	ldrb	r2, [r7, #13]
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	b2db      	uxtb	r3, r3
 800081c:	733b      	strb	r3, [r7, #12]
			if(dist < bestDist)			//dist가 bestDist보다 짧다고 판단되면
 800081e:	7b3a      	ldrb	r2, [r7, #12]
 8000820:	7bbb      	ldrb	r3, [r7, #14]
 8000822:	429a      	cmp	r2, r3
 8000824:	d203      	bcs.n	800082e <REQ_NEAREST+0x66>
			{
				bestDist = dist;			//갱신
 8000826:	7b3b      	ldrb	r3, [r7, #12]
 8000828:	73bb      	strb	r3, [r7, #14]
				best_floor = i;
 800082a:	7b7b      	ldrb	r3, [r7, #13]
 800082c:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = FLOOR_MIN; i <= FLOOR_MAX; i++)
 800082e:	7b7b      	ldrb	r3, [r7, #13]
 8000830:	3301      	adds	r3, #1
 8000832:	737b      	strb	r3, [r7, #13]
 8000834:	7b7b      	ldrb	r3, [r7, #13]
 8000836:	2b03      	cmp	r3, #3
 8000838:	d9da      	bls.n	80007f0 <REQ_NEAREST+0x28>
			}
		}
	}
	return best_floor;
 800083a:	7bfb      	ldrb	r3, [r7, #15]
}
 800083c:	4618      	mov	r0, r3
 800083e:	3710      	adds	r7, #16
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <ELEVATOR_DIR>:

//=== 엘리베이터 방향 설정===

void ELEVATOR_DIR()
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
	if(destination_floor == 0 || destination_floor == current_floor) //초기화상태거나 현재층이 목적층과 같을때
 8000848:	4b0f      	ldr	r3, [pc, #60]	@ (8000888 <ELEVATOR_DIR+0x44>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d005      	beq.n	800085c <ELEVATOR_DIR+0x18>
 8000850:	4b0d      	ldr	r3, [pc, #52]	@ (8000888 <ELEVATOR_DIR+0x44>)
 8000852:	781a      	ldrb	r2, [r3, #0]
 8000854:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <ELEVATOR_DIR+0x48>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	429a      	cmp	r2, r3
 800085a:	d103      	bne.n	8000864 <ELEVATOR_DIR+0x20>
	{
		upordown = 0;		//정지
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <ELEVATOR_DIR+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		upordown = 2;		//DOWN
	}
}
 8000862:	e00c      	b.n	800087e <ELEVATOR_DIR+0x3a>
	else if(destination_floor > current_floor)
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <ELEVATOR_DIR+0x44>)
 8000866:	781a      	ldrb	r2, [r3, #0]
 8000868:	4b08      	ldr	r3, [pc, #32]	@ (800088c <ELEVATOR_DIR+0x48>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	429a      	cmp	r2, r3
 800086e:	d903      	bls.n	8000878 <ELEVATOR_DIR+0x34>
		upordown = 1;		//UP
 8000870:	4b07      	ldr	r3, [pc, #28]	@ (8000890 <ELEVATOR_DIR+0x4c>)
 8000872:	2201      	movs	r2, #1
 8000874:	701a      	strb	r2, [r3, #0]
}
 8000876:	e002      	b.n	800087e <ELEVATOR_DIR+0x3a>
		upordown = 2;		//DOWN
 8000878:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <ELEVATOR_DIR+0x4c>)
 800087a:	2202      	movs	r2, #2
 800087c:	701a      	strb	r2, [r3, #0]
}
 800087e:	bf00      	nop
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	200000ee 	.word	0x200000ee
 800088c:	20000050 	.word	0x20000050
 8000890:	200000f5 	.word	0x200000f5

08000894 <OUT_REQ_SET_UP>:

// === 외부 버튼 위,아래 버튼 ===

// 외부에서 위로 가는 값을 저장
void OUT_REQ_SET_UP(uint8_t floor)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff38 	bl	8000716 <REQ_BIT>
 80008a6:	4603      	mov	r3, r0
 80008a8:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 80008aa:	7bfb      	ldrb	r3, [r7, #15]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d007      	beq.n	80008c0 <OUT_REQ_SET_UP+0x2c>
    out_req_up |= st;
 80008b0:	4b05      	ldr	r3, [pc, #20]	@ (80008c8 <OUT_REQ_SET_UP+0x34>)
 80008b2:	781a      	ldrb	r2, [r3, #0]
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
 80008b6:	4313      	orrs	r3, r2
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	4b03      	ldr	r3, [pc, #12]	@ (80008c8 <OUT_REQ_SET_UP+0x34>)
 80008bc:	701a      	strb	r2, [r3, #0]
 80008be:	e000      	b.n	80008c2 <OUT_REQ_SET_UP+0x2e>
    if(st == 0) return;
 80008c0:	bf00      	nop
}
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200000f0 	.word	0x200000f0

080008cc <OUT_REQ_SET_DOWN>:

// 외부에서 아래로 가는 값을 저장
void OUT_REQ_SET_DOWN(uint8_t floor)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff ff1c 	bl	8000716 <REQ_BIT>
 80008de:	4603      	mov	r3, r0
 80008e0:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 80008e2:	7bfb      	ldrb	r3, [r7, #15]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d007      	beq.n	80008f8 <OUT_REQ_SET_DOWN+0x2c>
    out_req_down |= st;
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <OUT_REQ_SET_DOWN+0x34>)
 80008ea:	781a      	ldrb	r2, [r3, #0]
 80008ec:	7bfb      	ldrb	r3, [r7, #15]
 80008ee:	4313      	orrs	r3, r2
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4b03      	ldr	r3, [pc, #12]	@ (8000900 <OUT_REQ_SET_DOWN+0x34>)
 80008f4:	701a      	strb	r2, [r3, #0]
 80008f6:	e000      	b.n	80008fa <OUT_REQ_SET_DOWN+0x2e>
    if(st == 0) return;
 80008f8:	bf00      	nop
}
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200000f1 	.word	0x200000f1

08000904 <OUT_REQ_CLEAR_UP>:


// 외부에서 위로 가는 값을 제거 (상태 초기화)
void OUT_REQ_CLEAR_UP(uint8_t floor)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff ff00 	bl	8000716 <REQ_BIT>
 8000916:	4603      	mov	r3, r0
 8000918:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d009      	beq.n	8000934 <OUT_REQ_CLEAR_UP+0x30>
    out_req_up &= (uint8_t)~st;
 8000920:	7bfb      	ldrb	r3, [r7, #15]
 8000922:	43db      	mvns	r3, r3
 8000924:	b2da      	uxtb	r2, r3
 8000926:	4b05      	ldr	r3, [pc, #20]	@ (800093c <OUT_REQ_CLEAR_UP+0x38>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	4013      	ands	r3, r2
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4b03      	ldr	r3, [pc, #12]	@ (800093c <OUT_REQ_CLEAR_UP+0x38>)
 8000930:	701a      	strb	r2, [r3, #0]
 8000932:	e000      	b.n	8000936 <OUT_REQ_CLEAR_UP+0x32>
    if(st == 0) return;
 8000934:	bf00      	nop
}
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	200000f0 	.word	0x200000f0

08000940 <OUT_REQ_CLEAR_DOWN>:

// 외부에서 아래로 가는 값을 제거 (상태 초기화)
void OUT_REQ_CLEAR_DOWN(uint8_t floor)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
    uint8_t st = REQ_BIT(floor);
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff fee2 	bl	8000716 <REQ_BIT>
 8000952:	4603      	mov	r3, r0
 8000954:	73fb      	strb	r3, [r7, #15]
    if(st == 0) return;
 8000956:	7bfb      	ldrb	r3, [r7, #15]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d009      	beq.n	8000970 <OUT_REQ_CLEAR_DOWN+0x30>
    out_req_down &= (uint8_t)~st;
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	43db      	mvns	r3, r3
 8000960:	b2da      	uxtb	r2, r3
 8000962:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <OUT_REQ_CLEAR_DOWN+0x38>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	4013      	ands	r3, r2
 8000968:	b2da      	uxtb	r2, r3
 800096a:	4b03      	ldr	r3, [pc, #12]	@ (8000978 <OUT_REQ_CLEAR_DOWN+0x38>)
 800096c:	701a      	strb	r2, [r3, #0]
 800096e:	e000      	b.n	8000972 <OUT_REQ_CLEAR_DOWN+0x32>
    if(st == 0) return;
 8000970:	bf00      	nop
}
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	200000f1 	.word	0x200000f1

0800097c <ALL_OUTPUTS_OFF>:

// === 비상정지 함수들 ===

void ALL_OUTPUTS_OFF(void)		//모든 LED 끄기
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
    dataOut_LED(0x00);
 8000980:	2000      	movs	r0, #0
 8000982:	f000 fdf5 	bl	8001570 <dataOut_LED>
    dataOut_SEG(0x00);
 8000986:	2000      	movs	r0, #0
 8000988:	f7ff fdbc 	bl	8000504 <dataOut_SEG>
    Dig_AllOff();
 800098c:	f000 fb50 	bl	8001030 <Dig_AllOff>
    dataOut_FND(0x00);
 8000990:	2000      	movs	r0, #0
 8000992:	f000 fb05 	bl	8000fa0 <dataOut_FND>
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
	...

0800099c <MOTOR_STOP>:


void MOTOR_STOP(void)			//모터 정지
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
    rotateInit();
 80009a0:	f001 f874 	bl	8001a8c <rotateInit>
    rotateSteps(0, 0);
 80009a4:	2100      	movs	r1, #0
 80009a6:	2000      	movs	r0, #0
 80009a8:	f001 f816 	bl	80019d8 <rotateSteps>
    upordown = 0;
 80009ac:	4b02      	ldr	r3, [pc, #8]	@ (80009b8 <MOTOR_STOP+0x1c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	701a      	strb	r2, [r3, #0]
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	200000f5 	.word	0x200000f5

080009bc <CHANGED_FLOOR>:


// === 층 변화 이벤트 처리 ===

void CHANGED_FLOOR(uint8_t floor)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	71fb      	strb	r3, [r7, #7]
	SEVEN_SEG(floor);
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff fdef 	bl	80005ac <SEVEN_SEG>

	if(upordown == 1)
 80009ce:	4b6d      	ldr	r3, [pc, #436]	@ (8000b84 <CHANGED_FLOOR+0x1c8>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d104      	bne.n	80009e0 <CHANGED_FLOOR+0x24>
	{
		FND_UP(floor);
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	4618      	mov	r0, r3
 80009da:	f000 fc17 	bl	800120c <FND_UP>
 80009de:	e007      	b.n	80009f0 <CHANGED_FLOOR+0x34>
	}
	else if(upordown == 2)
 80009e0:	4b68      	ldr	r3, [pc, #416]	@ (8000b84 <CHANGED_FLOOR+0x1c8>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	2b02      	cmp	r3, #2
 80009e6:	d103      	bne.n	80009f0 <CHANGED_FLOOR+0x34>
	{
		FND_DOWN(floor);
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 fc30 	bl	8001250 <FND_DOWN>
	}

	if(button_flag != MOVE) return;	//MOVE 상태가 아니면 종료
 80009f0:	4b65      	ldr	r3, [pc, #404]	@ (8000b88 <CHANGED_FLOOR+0x1cc>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	f040 80c0 	bne.w	8000b7a <CHANGED_FLOOR+0x1be>


	if(destination_floor != 0 && floor == destination_floor)
 80009fa:	4b64      	ldr	r3, [pc, #400]	@ (8000b8c <CHANGED_FLOOR+0x1d0>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d03e      	beq.n	8000a80 <CHANGED_FLOOR+0xc4>
 8000a02:	4b62      	ldr	r3, [pc, #392]	@ (8000b8c <CHANGED_FLOOR+0x1d0>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	79fa      	ldrb	r2, [r7, #7]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d139      	bne.n	8000a80 <CHANGED_FLOOR+0xc4>
	{
	    // === 해당 층의 요청 비트 정리(내부/외부 모두) ===
	    uint8_t st = REQ_BIT(floor);
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fe81 	bl	8000716 <REQ_BIT>
 8000a14:	4603      	mov	r3, r0
 8000a16:	73bb      	strb	r3, [r7, #14]
	    if(st)
 8000a18:	7bbb      	ldrb	r3, [r7, #14]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d01a      	beq.n	8000a54 <CHANGED_FLOOR+0x98>
	    {
	        requested_floor &= (uint8_t)~st;
 8000a1e:	7bbb      	ldrb	r3, [r7, #14]
 8000a20:	43db      	mvns	r3, r3
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	4b5a      	ldr	r3, [pc, #360]	@ (8000b90 <CHANGED_FLOOR+0x1d4>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	b2da      	uxtb	r2, r3
 8000a2c:	4b58      	ldr	r3, [pc, #352]	@ (8000b90 <CHANGED_FLOOR+0x1d4>)
 8000a2e:	701a      	strb	r2, [r3, #0]
	        out_req_up      &= (uint8_t)~st;
 8000a30:	7bbb      	ldrb	r3, [r7, #14]
 8000a32:	43db      	mvns	r3, r3
 8000a34:	b2da      	uxtb	r2, r3
 8000a36:	4b57      	ldr	r3, [pc, #348]	@ (8000b94 <CHANGED_FLOOR+0x1d8>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	b2da      	uxtb	r2, r3
 8000a3e:	4b55      	ldr	r3, [pc, #340]	@ (8000b94 <CHANGED_FLOOR+0x1d8>)
 8000a40:	701a      	strb	r2, [r3, #0]
	        out_req_down    &= (uint8_t)~st;
 8000a42:	7bbb      	ldrb	r3, [r7, #14]
 8000a44:	43db      	mvns	r3, r3
 8000a46:	b2da      	uxtb	r2, r3
 8000a48:	4b53      	ldr	r3, [pc, #332]	@ (8000b98 <CHANGED_FLOOR+0x1dc>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	b2da      	uxtb	r2, r3
 8000a50:	4b51      	ldr	r3, [pc, #324]	@ (8000b98 <CHANGED_FLOOR+0x1dc>)
 8000a52:	701a      	strb	r2, [r3, #0]
	    }

	    // === 도착후 초기화 ===
	    destination_floor = 0;
 8000a54:	4b4d      	ldr	r3, [pc, #308]	@ (8000b8c <CHANGED_FLOOR+0x1d0>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
	    LED_BAR_OFF();
 8000a5a:	f000 fdf7 	bl	800164c <LED_BAR_OFF>
	    MOTOR_STOP();
 8000a5e:	f7ff ff9d 	bl	800099c <MOTOR_STOP>
	    dest_in = false;
 8000a62:	4b4e      	ldr	r3, [pc, #312]	@ (8000b9c <CHANGED_FLOOR+0x1e0>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]
	    button_flag = DOOR;
 8000a68:	4b47      	ldr	r3, [pc, #284]	@ (8000b88 <CHANGED_FLOOR+0x1cc>)
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	701a      	strb	r2, [r3, #0]
	    prevMoveTime = HAL_GetTick();
 8000a6e:	f001 fa2d 	bl	8001ecc <HAL_GetTick>
 8000a72:	4603      	mov	r3, r0
 8000a74:	4a4a      	ldr	r2, [pc, #296]	@ (8000ba0 <CHANGED_FLOOR+0x1e4>)
 8000a76:	6013      	str	r3, [r2, #0]
	    openorclose = true;
 8000a78:	4b4a      	ldr	r3, [pc, #296]	@ (8000ba4 <CHANGED_FLOOR+0x1e8>)
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	701a      	strb	r2, [r3, #0]
	    return;
 8000a7e:	e07d      	b.n	8000b7c <CHANGED_FLOOR+0x1c0>

	/* === 요청된 층이면 멈춤 ===
	 * 층이 바뀌는 순간 CHANGED_FLOOR 중 지금 멈춰야하는 지 판단하는 것
	 * 조건이 일치하면 멈추고 DOOR Phase로 전환하면서 요청을 초기화
	 */
	bool stop_by_request = false;		//이번 층에서 멈출지의 Flag
 8000a80:	2300      	movs	r3, #0
 8000a82:	73fb      	strb	r3, [r7, #15]




	if(REQ_CHECK(floor, requested_floor))		//내부요청은 방향 상관없이 정지
 8000a84:	4b42      	ldr	r3, [pc, #264]	@ (8000b90 <CHANGED_FLOOR+0x1d4>)
 8000a86:	781a      	ldrb	r2, [r3, #0]
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	4611      	mov	r1, r2
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff fe5d 	bl	800074c <REQ_CHECK>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <CHANGED_FLOOR+0xe0>
	{
		stop_by_request = true;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	73fb      	strb	r3, [r7, #15]
	}

	if (upordown == 1)							//외부요청은 방향이 일치할때만 정지
 8000a9c:	4b39      	ldr	r3, [pc, #228]	@ (8000b84 <CHANGED_FLOOR+0x1c8>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d10c      	bne.n	8000abe <CHANGED_FLOOR+0x102>
	{
		if(REQ_CHECK(floor, out_req_up))
 8000aa4:	4b3b      	ldr	r3, [pc, #236]	@ (8000b94 <CHANGED_FLOOR+0x1d8>)
 8000aa6:	781a      	ldrb	r2, [r3, #0]
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	4611      	mov	r1, r2
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fe4d 	bl	800074c <REQ_CHECK>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d012      	beq.n	8000ade <CHANGED_FLOOR+0x122>
			{
				stop_by_request = true;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	73fb      	strb	r3, [r7, #15]
 8000abc:	e00f      	b.n	8000ade <CHANGED_FLOOR+0x122>
			}
	}
	else if(upordown == 2)
 8000abe:	4b31      	ldr	r3, [pc, #196]	@ (8000b84 <CHANGED_FLOOR+0x1c8>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b02      	cmp	r3, #2
 8000ac4:	d10b      	bne.n	8000ade <CHANGED_FLOOR+0x122>
	{
		if(REQ_CHECK(floor, out_req_down))
 8000ac6:	4b34      	ldr	r3, [pc, #208]	@ (8000b98 <CHANGED_FLOOR+0x1dc>)
 8000ac8:	781a      	ldrb	r2, [r3, #0]
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	4611      	mov	r1, r2
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff fe3c 	bl	800074c <REQ_CHECK>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <CHANGED_FLOOR+0x122>
			{
				stop_by_request = true;
 8000ada:	2301      	movs	r3, #1
 8000adc:	73fb      	strb	r3, [r7, #15]
			}
	}

	if(stop_by_request)		//요청제거
 8000ade:	7bfb      	ldrb	r3, [r7, #15]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d04b      	beq.n	8000b7c <CHANGED_FLOOR+0x1c0>
	{
		if(REQ_CHECK(floor, requested_floor))		//요청받은 층 내용들 초기화
 8000ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b90 <CHANGED_FLOOR+0x1d4>)
 8000ae6:	781a      	ldrb	r2, [r3, #0]
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	4611      	mov	r1, r2
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fe2d 	bl	800074c <REQ_CHECK>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d00e      	beq.n	8000b16 <CHANGED_FLOOR+0x15a>
		{
			uint8_t st = REQ_BIT(floor);
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f7ff fe0b 	bl	8000716 <REQ_BIT>
 8000b00:	4603      	mov	r3, r0
 8000b02:	737b      	strb	r3, [r7, #13]
			requested_floor &= (uint8_t)~st;
 8000b04:	7b7b      	ldrb	r3, [r7, #13]
 8000b06:	43db      	mvns	r3, r3
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4b21      	ldr	r3, [pc, #132]	@ (8000b90 <CHANGED_FLOOR+0x1d4>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	b2da      	uxtb	r2, r3
 8000b12:	4b1f      	ldr	r3, [pc, #124]	@ (8000b90 <CHANGED_FLOOR+0x1d4>)
 8000b14:	701a      	strb	r2, [r3, #0]
		}

		if(REQ_CHECK(floor, out_req_up))			//외부 버튼 입력 들어온 방향을 초기화
 8000b16:	4b1f      	ldr	r3, [pc, #124]	@ (8000b94 <CHANGED_FLOOR+0x1d8>)
 8000b18:	781a      	ldrb	r2, [r3, #0]
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	4611      	mov	r1, r2
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff fe14 	bl	800074c <REQ_CHECK>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d003      	beq.n	8000b32 <CHANGED_FLOOR+0x176>
		{
			OUT_REQ_CLEAR_UP(floor);
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff fee9 	bl	8000904 <OUT_REQ_CLEAR_UP>
		}
		if(REQ_CHECK(floor, out_req_down))
 8000b32:	4b19      	ldr	r3, [pc, #100]	@ (8000b98 <CHANGED_FLOOR+0x1dc>)
 8000b34:	781a      	ldrb	r2, [r3, #0]
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fe06 	bl	800074c <REQ_CHECK>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d003      	beq.n	8000b4e <CHANGED_FLOOR+0x192>
		{
			OUT_REQ_CLEAR_DOWN(floor);
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff fef9 	bl	8000940 <OUT_REQ_CLEAR_DOWN>
		}


		// == 초기화 ==
		destination_floor = 0;
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b8c <CHANGED_FLOOR+0x1d0>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]
		LED_BAR_OFF();
 8000b54:	f000 fd7a 	bl	800164c <LED_BAR_OFF>
		MOTOR_STOP();
 8000b58:	f7ff ff20 	bl	800099c <MOTOR_STOP>
		dest_in = false;
 8000b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b9c <CHANGED_FLOOR+0x1e0>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	701a      	strb	r2, [r3, #0]
		button_flag = DOOR;
 8000b62:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <CHANGED_FLOOR+0x1cc>)
 8000b64:	2202      	movs	r2, #2
 8000b66:	701a      	strb	r2, [r3, #0]
		prevMoveTime = HAL_GetTick();
 8000b68:	f001 f9b0 	bl	8001ecc <HAL_GetTick>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba0 <CHANGED_FLOOR+0x1e4>)
 8000b70:	6013      	str	r3, [r2, #0]
		openorclose = true;
 8000b72:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba4 <CHANGED_FLOOR+0x1e8>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	701a      	strb	r2, [r3, #0]
		return;
 8000b78:	e000      	b.n	8000b7c <CHANGED_FLOOR+0x1c0>
	if(button_flag != MOVE) return;	//MOVE 상태가 아니면 종료
 8000b7a:	bf00      	nop
	}




}
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200000f5 	.word	0x200000f5
 8000b88:	200000f2 	.word	0x200000f2
 8000b8c:	200000ee 	.word	0x200000ee
 8000b90:	200000ef 	.word	0x200000ef
 8000b94:	200000f0 	.word	0x200000f0
 8000b98:	200000f1 	.word	0x200000f1
 8000b9c:	200000f3 	.word	0x200000f3
 8000ba0:	200000f8 	.word	0x200000f8
 8000ba4:	200000f6 	.word	0x200000f6

08000ba8 <ELEVATOR_MOVE>:


#define DOOR_HOLD_MS 2000 // 문열리고 대기하는 시간(대략적으로)

void ELEVATOR_MOVE(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
	static uint8_t last_floor = 1;		//마지막으로 들렀던 층

	if(current_floor != last_floor)		//층이 변화되면
 8000bae:	4ba1      	ldr	r3, [pc, #644]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000bb0:	781a      	ldrb	r2, [r3, #0]
 8000bb2:	4ba1      	ldr	r3, [pc, #644]	@ (8000e38 <ELEVATOR_MOVE+0x290>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d008      	beq.n	8000bcc <ELEVATOR_MOVE+0x24>
	{
		last_floor = current_floor;
 8000bba:	4b9e      	ldr	r3, [pc, #632]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000bbc:	781a      	ldrb	r2, [r3, #0]
 8000bbe:	4b9e      	ldr	r3, [pc, #632]	@ (8000e38 <ELEVATOR_MOVE+0x290>)
 8000bc0:	701a      	strb	r2, [r3, #0]
		CHANGED_FLOOR(current_floor);
 8000bc2:	4b9c      	ldr	r3, [pc, #624]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fef8 	bl	80009bc <CHANGED_FLOOR>
	}

	//비상버튼
	// 모두 초기화하고 정지

	if(buttonGetPressed(BTN_IN_EMG))
 8000bcc:	2003      	movs	r0, #3
 8000bce:	f7ff fcff 	bl	80005d0 <buttonGetPressed>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d00f      	beq.n	8000bf8 <ELEVATOR_MOVE+0x50>
	{
		destination_floor = 0;
 8000bd8:	4b98      	ldr	r3, [pc, #608]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
		dest_in = false;
 8000bde:	4b98      	ldr	r3, [pc, #608]	@ (8000e40 <ELEVATOR_MOVE+0x298>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]
		MOTOR_STOP();
 8000be4:	f7ff feda 	bl	800099c <MOTOR_STOP>
		ALL_OUTPUTS_OFF();
 8000be8:	f7ff fec8 	bl	800097c <ALL_OUTPUTS_OFF>
		emg_stop_floor = 0;
 8000bec:	4b95      	ldr	r3, [pc, #596]	@ (8000e44 <ELEVATOR_MOVE+0x29c>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
		button_flag = PAUSE;
 8000bf2:	4b95      	ldr	r3, [pc, #596]	@ (8000e48 <ELEVATOR_MOVE+0x2a0>)
 8000bf4:	2203      	movs	r2, #3
 8000bf6:	701a      	strb	r2, [r3, #0]
	}

	// PAUSE 상태일때 내부버튼 1,2,3 누르면 재개
	if(button_flag == PAUSE)
 8000bf8:	4b93      	ldr	r3, [pc, #588]	@ (8000e48 <ELEVATOR_MOVE+0x2a0>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b03      	cmp	r3, #3
 8000bfe:	d130      	bne.n	8000c62 <ELEVATOR_MOVE+0xba>
	{
		if(buttonGetPressed(BTN_IN_1F) || buttonGetPressed(BTN_IN_2F) || buttonGetPressed(BTN_IN_3F))
 8000c00:	2000      	movs	r0, #0
 8000c02:	f7ff fce5 	bl	80005d0 <buttonGetPressed>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d10c      	bne.n	8000c26 <ELEVATOR_MOVE+0x7e>
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f7ff fcdf 	bl	80005d0 <buttonGetPressed>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d106      	bne.n	8000c26 <ELEVATOR_MOVE+0x7e>
 8000c18:	2002      	movs	r0, #2
 8000c1a:	f7ff fcd9 	bl	80005d0 <buttonGetPressed>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	f000 81a0 	beq.w	8000f66 <ELEVATOR_MOVE+0x3be>
		{
			//모든 요청 초기화와 표시 복구

			requested_floor = 0;
 8000c26:	4b89      	ldr	r3, [pc, #548]	@ (8000e4c <ELEVATOR_MOVE+0x2a4>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
			out_req_up = 0;
 8000c2c:	4b88      	ldr	r3, [pc, #544]	@ (8000e50 <ELEVATOR_MOVE+0x2a8>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	701a      	strb	r2, [r3, #0]
			out_req_down = 0;
 8000c32:	4b88      	ldr	r3, [pc, #544]	@ (8000e54 <ELEVATOR_MOVE+0x2ac>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]

			destination_floor = 0;
 8000c38:	4b80      	ldr	r3, [pc, #512]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
			dest_in = false;
 8000c3e:	4b80      	ldr	r3, [pc, #512]	@ (8000e40 <ELEVATOR_MOVE+0x298>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]
			emg_stop_floor = 0;
 8000c44:	4b7f      	ldr	r3, [pc, #508]	@ (8000e44 <ELEVATOR_MOVE+0x29c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]
			upordown = 0;
 8000c4a:	4b83      	ldr	r3, [pc, #524]	@ (8000e58 <ELEVATOR_MOVE+0x2b0>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]

			SEVEN_SEG(current_floor);
 8000c50:	4b78      	ldr	r3, [pc, #480]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fca9 	bl	80005ac <SEVEN_SEG>
			//다시 대기상태로
			button_flag = IDLE;
 8000c5a:	4b7b      	ldr	r3, [pc, #492]	@ (8000e48 <ELEVATOR_MOVE+0x2a0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
		}
		return;		//ELEVATOR_MOVE() 바로 종료
 8000c60:	e181      	b.n	8000f66 <ELEVATOR_MOVE+0x3be>
	}


	//내부 1,2,3층 버튼 (토글)
	if(buttonGetPressed(BTN_IN_1F)) REQ_TOGGLE(1);
 8000c62:	2000      	movs	r0, #0
 8000c64:	f7ff fcb4 	bl	80005d0 <buttonGetPressed>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d002      	beq.n	8000c74 <ELEVATOR_MOVE+0xcc>
 8000c6e:	2001      	movs	r0, #1
 8000c70:	f7ff fd8e 	bl	8000790 <REQ_TOGGLE>
	if(buttonGetPressed(BTN_IN_2F)) REQ_TOGGLE(2);
 8000c74:	2001      	movs	r0, #1
 8000c76:	f7ff fcab 	bl	80005d0 <buttonGetPressed>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d002      	beq.n	8000c86 <ELEVATOR_MOVE+0xde>
 8000c80:	2002      	movs	r0, #2
 8000c82:	f7ff fd85 	bl	8000790 <REQ_TOGGLE>
	if(buttonGetPressed(BTN_IN_3F)) REQ_TOGGLE(3);
 8000c86:	2002      	movs	r0, #2
 8000c88:	f7ff fca2 	bl	80005d0 <buttonGetPressed>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d002      	beq.n	8000c98 <ELEVATOR_MOVE+0xf0>
 8000c92:	2003      	movs	r0, #3
 8000c94:	f7ff fd7c 	bl	8000790 <REQ_TOGGLE>

	//외부 버튼 (셋)
	if(buttonGetPressed(BTN_OUT_1F_UP)) OUT_REQ_SET_UP(1);
 8000c98:	2006      	movs	r0, #6
 8000c9a:	f7ff fc99 	bl	80005d0 <buttonGetPressed>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d002      	beq.n	8000caa <ELEVATOR_MOVE+0x102>
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	f7ff fdf5 	bl	8000894 <OUT_REQ_SET_UP>
	if(buttonGetPressed(BTN_OUT_2F_UP)) OUT_REQ_SET_UP(2);
 8000caa:	2007      	movs	r0, #7
 8000cac:	f7ff fc90 	bl	80005d0 <buttonGetPressed>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d002      	beq.n	8000cbc <ELEVATOR_MOVE+0x114>
 8000cb6:	2002      	movs	r0, #2
 8000cb8:	f7ff fdec 	bl	8000894 <OUT_REQ_SET_UP>
	if(buttonGetPressed(BTN_OUT_2F_DOWN)) OUT_REQ_SET_DOWN(2);
 8000cbc:	2008      	movs	r0, #8
 8000cbe:	f7ff fc87 	bl	80005d0 <buttonGetPressed>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d002      	beq.n	8000cce <ELEVATOR_MOVE+0x126>
 8000cc8:	2002      	movs	r0, #2
 8000cca:	f7ff fdff 	bl	80008cc <OUT_REQ_SET_DOWN>
	if(buttonGetPressed(BTN_OUT_3F_DOWN)) OUT_REQ_SET_DOWN(3);
 8000cce:	2009      	movs	r0, #9
 8000cd0:	f7ff fc7e 	bl	80005d0 <buttonGetPressed>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d002      	beq.n	8000ce0 <ELEVATOR_MOVE+0x138>
 8000cda:	2003      	movs	r0, #3
 8000cdc:	f7ff fdf6 	bl	80008cc <OUT_REQ_SET_DOWN>

	uint8_t all_req = requested_floor | out_req_up | out_req_down;	//모든 요청을 하나로 통합해서 검사
 8000ce0:	4b5a      	ldr	r3, [pc, #360]	@ (8000e4c <ELEVATOR_MOVE+0x2a4>)
 8000ce2:	781a      	ldrb	r2, [r3, #0]
 8000ce4:	4b5a      	ldr	r3, [pc, #360]	@ (8000e50 <ELEVATOR_MOVE+0x2a8>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	b2da      	uxtb	r2, r3
 8000cec:	4b59      	ldr	r3, [pc, #356]	@ (8000e54 <ELEVATOR_MOVE+0x2ac>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	71fb      	strb	r3, [r7, #7]

// === 상태마다 동작정의 ===

	switch (button_flag) {
 8000cf4:	4b54      	ldr	r3, [pc, #336]	@ (8000e48 <ELEVATOR_MOVE+0x2a0>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	f000 8109 	beq.w	8000f10 <ELEVATOR_MOVE+0x368>
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	f300 8133 	bgt.w	8000f6a <ELEVATOR_MOVE+0x3c2>
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d002      	beq.n	8000d0e <ELEVATOR_MOVE+0x166>
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d028      	beq.n	8000d5e <ELEVATOR_MOVE+0x1b6>
			}
		}

			break;
		default:
			break;
 8000d0c:	e12d      	b.n	8000f6a <ELEVATOR_MOVE+0x3c2>
			if(all_req != 0)	//all_req에 요청이 있을때
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	f000 812c 	beq.w	8000f6e <ELEVATOR_MOVE+0x3c6>
				destination_floor = REQ_NEAREST(current_floor, all_req);
 8000d16:	4b47      	ldr	r3, [pc, #284]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	79fa      	ldrb	r2, [r7, #7]
 8000d1c:	4611      	mov	r1, r2
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff fd52 	bl	80007c8 <REQ_NEAREST>
 8000d24:	4603      	mov	r3, r0
 8000d26:	461a      	mov	r2, r3
 8000d28:	4b44      	ldr	r3, [pc, #272]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000d2a:	701a      	strb	r2, [r3, #0]
				dest_in = REQ_CHECK(destination_floor, requested_floor);
 8000d2c:	4b43      	ldr	r3, [pc, #268]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	4a46      	ldr	r2, [pc, #280]	@ (8000e4c <ELEVATOR_MOVE+0x2a4>)
 8000d32:	7812      	ldrb	r2, [r2, #0]
 8000d34:	4611      	mov	r1, r2
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fd08 	bl	800074c <REQ_CHECK>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b3f      	ldr	r3, [pc, #252]	@ (8000e40 <ELEVATOR_MOVE+0x298>)
 8000d42:	701a      	strb	r2, [r3, #0]
				ELEVATOR_DIR();
 8000d44:	f7ff fd7e 	bl	8000844 <ELEVATOR_DIR>
				if(upordown != 0)
 8000d48:	4b43      	ldr	r3, [pc, #268]	@ (8000e58 <ELEVATOR_MOVE+0x2b0>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	f000 810e 	beq.w	8000f6e <ELEVATOR_MOVE+0x3c6>
					rotateInit();
 8000d52:	f000 fe9b 	bl	8001a8c <rotateInit>
					button_flag = MOVE;
 8000d56:	4b3c      	ldr	r3, [pc, #240]	@ (8000e48 <ELEVATOR_MOVE+0x2a0>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
			break;
 8000d5c:	e107      	b.n	8000f6e <ELEVATOR_MOVE+0x3c6>
			if(dest_in && destination_floor != 0)
 8000d5e:	4b38      	ldr	r3, [pc, #224]	@ (8000e40 <ELEVATOR_MOVE+0x298>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d059      	beq.n	8000e1a <ELEVATOR_MOVE+0x272>
 8000d66:	4b35      	ldr	r3, [pc, #212]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d055      	beq.n	8000e1a <ELEVATOR_MOVE+0x272>
			    if(!REQ_CHECK(destination_floor, requested_floor))
 8000d6e:	4b33      	ldr	r3, [pc, #204]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	4a36      	ldr	r2, [pc, #216]	@ (8000e4c <ELEVATOR_MOVE+0x2a4>)
 8000d74:	7812      	ldrb	r2, [r2, #0]
 8000d76:	4611      	mov	r1, r2
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff fce7 	bl	800074c <REQ_CHECK>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	f083 0301 	eor.w	r3, r3, #1
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d047      	beq.n	8000e1a <ELEVATOR_MOVE+0x272>
			        dest_in = false;
 8000d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e40 <ELEVATOR_MOVE+0x298>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
			        destination_floor = 0;
 8000d90:	4b2a      	ldr	r3, [pc, #168]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
			        if(upordown == 1) // UP
 8000d96:	4b30      	ldr	r3, [pc, #192]	@ (8000e58 <ELEVATOR_MOVE+0x2b0>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d10f      	bne.n	8000dbe <ELEVATOR_MOVE+0x216>
			            if(current_floor < FLOOR_MAX) destination_floor = current_floor + 1;
 8000d9e:	4b25      	ldr	r3, [pc, #148]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d806      	bhi.n	8000db4 <ELEVATOR_MOVE+0x20c>
 8000da6:	4b23      	ldr	r3, [pc, #140]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	3301      	adds	r3, #1
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4b23      	ldr	r3, [pc, #140]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000db0:	701a      	strb	r2, [r3, #0]
 8000db2:	e01c      	b.n	8000dee <ELEVATOR_MOVE+0x246>
			            else destination_floor = current_floor; // 안전(이미 최상층이면 현재층)
 8000db4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000db6:	781a      	ldrb	r2, [r3, #0]
 8000db8:	4b20      	ldr	r3, [pc, #128]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000dba:	701a      	strb	r2, [r3, #0]
 8000dbc:	e017      	b.n	8000dee <ELEVATOR_MOVE+0x246>
			        else if(upordown == 2) // DOWN
 8000dbe:	4b26      	ldr	r3, [pc, #152]	@ (8000e58 <ELEVATOR_MOVE+0x2b0>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d10f      	bne.n	8000de6 <ELEVATOR_MOVE+0x23e>
			            if(current_floor > FLOOR_MIN) destination_floor = current_floor - 1;
 8000dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d906      	bls.n	8000ddc <ELEVATOR_MOVE+0x234>
 8000dce:	4b19      	ldr	r3, [pc, #100]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4b19      	ldr	r3, [pc, #100]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000dd8:	701a      	strb	r2, [r3, #0]
 8000dda:	e008      	b.n	8000dee <ELEVATOR_MOVE+0x246>
			            else destination_floor = current_floor;
 8000ddc:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000dde:	781a      	ldrb	r2, [r3, #0]
 8000de0:	4b16      	ldr	r3, [pc, #88]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000de2:	701a      	strb	r2, [r3, #0]
 8000de4:	e003      	b.n	8000dee <ELEVATOR_MOVE+0x246>
			            destination_floor = current_floor;
 8000de6:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <ELEVATOR_MOVE+0x28c>)
 8000de8:	781a      	ldrb	r2, [r3, #0]
 8000dea:	4b14      	ldr	r3, [pc, #80]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000dec:	701a      	strb	r2, [r3, #0]
			        ELEVATOR_DIR();
 8000dee:	f7ff fd29 	bl	8000844 <ELEVATOR_DIR>
			        if(upordown == 0)
 8000df2:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <ELEVATOR_MOVE+0x2b0>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d10f      	bne.n	8000e1a <ELEVATOR_MOVE+0x272>
			            MOTOR_STOP();
 8000dfa:	f7ff fdcf 	bl	800099c <MOTOR_STOP>
			            LED_BAR_OFF();                 // LED도 깔끔하게
 8000dfe:	f000 fc25 	bl	800164c <LED_BAR_OFF>
			            button_flag = DOOR;
 8000e02:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <ELEVATOR_MOVE+0x2a0>)
 8000e04:	2202      	movs	r2, #2
 8000e06:	701a      	strb	r2, [r3, #0]
			            prevMoveTime = HAL_GetTick();
 8000e08:	f001 f860 	bl	8001ecc <HAL_GetTick>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	4a13      	ldr	r2, [pc, #76]	@ (8000e5c <ELEVATOR_MOVE+0x2b4>)
 8000e10:	6013      	str	r3, [r2, #0]
			            openorclose = true;
 8000e12:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <ELEVATOR_MOVE+0x2b8>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]
			            return;
 8000e18:	e0ac      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			if(destination_floor == 0)
 8000e1a:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <ELEVATOR_MOVE+0x294>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d148      	bne.n	8000eb4 <ELEVATOR_MOVE+0x30c>
				if(all_req == 0)
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d11d      	bne.n	8000e64 <ELEVATOR_MOVE+0x2bc>
					MOTOR_STOP();
 8000e28:	f7ff fdb8 	bl	800099c <MOTOR_STOP>
					button_flag = IDLE;
 8000e2c:	4b06      	ldr	r3, [pc, #24]	@ (8000e48 <ELEVATOR_MOVE+0x2a0>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	701a      	strb	r2, [r3, #0]
					break;
 8000e32:	e09f      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
 8000e34:	20000050 	.word	0x20000050
 8000e38:	20000051 	.word	0x20000051
 8000e3c:	200000ee 	.word	0x200000ee
 8000e40:	200000f3 	.word	0x200000f3
 8000e44:	200000f4 	.word	0x200000f4
 8000e48:	200000f2 	.word	0x200000f2
 8000e4c:	200000ef 	.word	0x200000ef
 8000e50:	200000f0 	.word	0x200000f0
 8000e54:	200000f1 	.word	0x200000f1
 8000e58:	200000f5 	.word	0x200000f5
 8000e5c:	200000f8 	.word	0x200000f8
 8000e60:	200000f6 	.word	0x200000f6
				destination_floor = REQ_NEAREST(current_floor,all_req);	//가장 가까운층으로 현재층과 요구층 모든목록 비교
 8000e64:	4b45      	ldr	r3, [pc, #276]	@ (8000f7c <ELEVATOR_MOVE+0x3d4>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	79fa      	ldrb	r2, [r7, #7]
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff fcab 	bl	80007c8 <REQ_NEAREST>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	4b42      	ldr	r3, [pc, #264]	@ (8000f80 <ELEVATOR_MOVE+0x3d8>)
 8000e78:	701a      	strb	r2, [r3, #0]
				dest_in = REQ_CHECK(destination_floor,requested_floor);
 8000e7a:	4b41      	ldr	r3, [pc, #260]	@ (8000f80 <ELEVATOR_MOVE+0x3d8>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	4a41      	ldr	r2, [pc, #260]	@ (8000f84 <ELEVATOR_MOVE+0x3dc>)
 8000e80:	7812      	ldrb	r2, [r2, #0]
 8000e82:	4611      	mov	r1, r2
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff fc61 	bl	800074c <REQ_CHECK>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f88 <ELEVATOR_MOVE+0x3e0>)
 8000e90:	701a      	strb	r2, [r3, #0]
				ELEVATOR_DIR();
 8000e92:	f7ff fcd7 	bl	8000844 <ELEVATOR_DIR>
				if(upordown == 0)
 8000e96:	4b3d      	ldr	r3, [pc, #244]	@ (8000f8c <ELEVATOR_MOVE+0x3e4>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d10a      	bne.n	8000eb4 <ELEVATOR_MOVE+0x30c>
					MOTOR_STOP();
 8000e9e:	f7ff fd7d 	bl	800099c <MOTOR_STOP>
					button_flag = DOOR;
 8000ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8000f90 <ELEVATOR_MOVE+0x3e8>)
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	701a      	strb	r2, [r3, #0]
					prevMoveTime = HAL_GetTick();
 8000ea8:	f001 f810 	bl	8001ecc <HAL_GetTick>
 8000eac:	4603      	mov	r3, r0
 8000eae:	4a39      	ldr	r2, [pc, #228]	@ (8000f94 <ELEVATOR_MOVE+0x3ec>)
 8000eb0:	6013      	str	r3, [r2, #0]
					break;
 8000eb2:	e05f      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			if(upordown != last_dir)
 8000eb4:	4b35      	ldr	r3, [pc, #212]	@ (8000f8c <ELEVATOR_MOVE+0x3e4>)
 8000eb6:	781a      	ldrb	r2, [r3, #0]
 8000eb8:	4b37      	ldr	r3, [pc, #220]	@ (8000f98 <ELEVATOR_MOVE+0x3f0>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d005      	beq.n	8000ecc <ELEVATOR_MOVE+0x324>
			    LED_BAR_Reset();      // 방향 전환 시 무조건 리셋
 8000ec0:	f000 fb9c 	bl	80015fc <LED_BAR_Reset>
			    last_dir = upordown;
 8000ec4:	4b31      	ldr	r3, [pc, #196]	@ (8000f8c <ELEVATOR_MOVE+0x3e4>)
 8000ec6:	781a      	ldrb	r2, [r3, #0]
 8000ec8:	4b33      	ldr	r3, [pc, #204]	@ (8000f98 <ELEVATOR_MOVE+0x3f0>)
 8000eca:	701a      	strb	r2, [r3, #0]
			if(upordown == 1)
 8000ecc:	4b2f      	ldr	r3, [pc, #188]	@ (8000f8c <ELEVATOR_MOVE+0x3e4>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d109      	bne.n	8000ee8 <ELEVATOR_MOVE+0x340>
				rotateSteps(1000, DIR_CW);
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eda:	f000 fd7d 	bl	80019d8 <rotateSteps>
				LED_BAR_UP_ing();
 8000ede:	f000 fbc1 	bl	8001664 <LED_BAR_UP_ing>
				FND_DIR_Up();
 8000ee2:	f000 f95b 	bl	800119c <FND_DIR_Up>
			break;
 8000ee6:	e045      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			else if(upordown == 2)
 8000ee8:	4b28      	ldr	r3, [pc, #160]	@ (8000f8c <ELEVATOR_MOVE+0x3e4>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d109      	bne.n	8000f04 <ELEVATOR_MOVE+0x35c>
				rotateSteps(1000, DIR_CCW);
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ef6:	f000 fd6f 	bl	80019d8 <rotateSteps>
				LED_BAR_DOWN_ing();
 8000efa:	f000 fc1d 	bl	8001738 <LED_BAR_DOWN_ing>
				FND_DIR_Down();
 8000efe:	f000 f95f 	bl	80011c0 <FND_DIR_Down>
			break;
 8000f02:	e037      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
				MOTOR_STOP();
 8000f04:	f7ff fd4a 	bl	800099c <MOTOR_STOP>
				button_flag=IDLE;
 8000f08:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <ELEVATOR_MOVE+0x3e8>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	701a      	strb	r2, [r3, #0]
			break;
 8000f0e:	e031      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			if(buttonGetPressed(BTN_CLOSE_DOOR))	//문 닫힘
 8000f10:	2005      	movs	r0, #5
 8000f12:	f7ff fb5d 	bl	80005d0 <buttonGetPressed>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d006      	beq.n	8000f2a <ELEVATOR_MOVE+0x382>
				openorclose = false;					//문 닫힘 상태 저장
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f9c <ELEVATOR_MOVE+0x3f4>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
				button_flag = IDLE;
 8000f22:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <ELEVATOR_MOVE+0x3e8>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
				break;
 8000f28:	e024      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			if(buttonGetPressed(BTN_OPEN_DOOR))			//문 열림 상태 저장
 8000f2a:	2004      	movs	r0, #4
 8000f2c:	f7ff fb50 	bl	80005d0 <buttonGetPressed>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d007      	beq.n	8000f46 <ELEVATOR_MOVE+0x39e>
				openorclose = true;
 8000f36:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <ELEVATOR_MOVE+0x3f4>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	701a      	strb	r2, [r3, #0]
				prevMoveTime = HAL_GetTick();
 8000f3c:	f000 ffc6 	bl	8001ecc <HAL_GetTick>
 8000f40:	4603      	mov	r3, r0
 8000f42:	4a14      	ldr	r2, [pc, #80]	@ (8000f94 <ELEVATOR_MOVE+0x3ec>)
 8000f44:	6013      	str	r3, [r2, #0]
			if(HAL_GetTick() - prevMoveTime > DOOR_HOLD_MS)		//문이 열리고 닫히는 동안 대기하는 시간
 8000f46:	f000 ffc1 	bl	8001ecc <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <ELEVATOR_MOVE+0x3ec>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000f56:	d90c      	bls.n	8000f72 <ELEVATOR_MOVE+0x3ca>
				openorclose = false;
 8000f58:	4b10      	ldr	r3, [pc, #64]	@ (8000f9c <ELEVATOR_MOVE+0x3f4>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]
				button_flag = IDLE;
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <ELEVATOR_MOVE+0x3e8>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
			break;
 8000f64:	e005      	b.n	8000f72 <ELEVATOR_MOVE+0x3ca>
		return;		//ELEVATOR_MOVE() 바로 종료
 8000f66:	bf00      	nop
 8000f68:	e004      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			break;
 8000f6a:	bf00      	nop
 8000f6c:	e002      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			break;
 8000f6e:	bf00      	nop
 8000f70:	e000      	b.n	8000f74 <ELEVATOR_MOVE+0x3cc>
			break;
 8000f72:	bf00      	nop
	}

}
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000050 	.word	0x20000050
 8000f80:	200000ee 	.word	0x200000ee
 8000f84:	200000ef 	.word	0x200000ef
 8000f88:	200000f3 	.word	0x200000f3
 8000f8c:	200000f5 	.word	0x200000f5
 8000f90:	200000f2 	.word	0x200000f2
 8000f94:	200000f8 	.word	0x200000f8
 8000f98:	200000fc 	.word	0x200000fc
 8000f9c:	200000f6 	.word	0x200000f6

08000fa0 <dataOut_FND>:
#include "fnd.h"


void dataOut_FND(uint8_t data)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 8000faa:	2307      	movs	r3, #7
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	e027      	b.n	8001000 <dataOut_FND+0x60>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8000fb0:	79fa      	ldrb	r2, [r7, #7]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	fa42 f303 	asr.w	r3, r2, r3
 8000fb8:	f003 0301 	and.w	r3, r3, #1
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d006      	beq.n	8000fce <dataOut_FND+0x2e>
		{

			HAL_GPIO_WritePin(SER_PORT_FND, SER_PIN_FND, GPIO_PIN_SET);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fc6:	4818      	ldr	r0, [pc, #96]	@ (8001028 <dataOut_FND+0x88>)
 8000fc8:	f001 fa3a 	bl	8002440 <HAL_GPIO_WritePin>
 8000fcc:	e005      	b.n	8000fda <dataOut_FND+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_FND, SER_PIN_FND, GPIO_PIN_RESET);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fd4:	4814      	ldr	r0, [pc, #80]	@ (8001028 <dataOut_FND+0x88>)
 8000fd6:	f001 fa33 	bl	8002440 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_FND, SRCLK_PIN_FND, GPIO_PIN_SET);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2108      	movs	r1, #8
 8000fde:	4812      	ldr	r0, [pc, #72]	@ (8001028 <dataOut_FND+0x88>)
 8000fe0:	f001 fa2e 	bl	8002440 <HAL_GPIO_WritePin>
		delay_us(5);
 8000fe4:	2005      	movs	r0, #5
 8000fe6:	f7ff fb65 	bl	80006b4 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_FND, SRCLK_PIN_FND, GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2108      	movs	r1, #8
 8000fee:	480e      	ldr	r0, [pc, #56]	@ (8001028 <dataOut_FND+0x88>)
 8000ff0:	f001 fa26 	bl	8002440 <HAL_GPIO_WritePin>
		delay_us(5);
 8000ff4:	2005      	movs	r0, #5
 8000ff6:	f7ff fb5d 	bl	80006b4 <delay_us>
	for(int i = 7; i >= 0; i--)
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	3b01      	subs	r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	dad4      	bge.n	8000fb0 <dataOut_FND+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_FND, RCLK_PIN_FND, GPIO_PIN_SET);
 8001006:	2201      	movs	r2, #1
 8001008:	2110      	movs	r1, #16
 800100a:	4808      	ldr	r0, [pc, #32]	@ (800102c <dataOut_FND+0x8c>)
 800100c:	f001 fa18 	bl	8002440 <HAL_GPIO_WritePin>
	delay_us(10);
 8001010:	200a      	movs	r0, #10
 8001012:	f7ff fb4f 	bl	80006b4 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_FND, RCLK_PIN_FND, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	2110      	movs	r1, #16
 800101a:	4804      	ldr	r0, [pc, #16]	@ (800102c <dataOut_FND+0x8c>)
 800101c:	f001 fa10 	bl	8002440 <HAL_GPIO_WritePin>
}
 8001020:	bf00      	nop
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40020400 	.word	0x40020400
 800102c:	40020800 	.word	0x40020800

08001030 <Dig_AllOff>:
{
	dataOut_FND(0x00);
}

void Dig_AllOff(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 8001036:	2300      	movs	r3, #0
 8001038:	71fb      	strb	r3, [r7, #7]
 800103a:	e014      	b.n	8001066 <Dig_AllOff+0x36>
	{
		HAL_GPIO_WritePin(FND_SET[FND_IDX[i]].port, FND_SET[FND_IDX[i]].pin, DIG_OFF);
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4a0e      	ldr	r2, [pc, #56]	@ (8001078 <Dig_AllOff+0x48>)
 8001040:	5cd3      	ldrb	r3, [r2, r3]
 8001042:	461a      	mov	r2, r3
 8001044:	4b0d      	ldr	r3, [pc, #52]	@ (800107c <Dig_AllOff+0x4c>)
 8001046:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <Dig_AllOff+0x48>)
 800104e:	5cd3      	ldrb	r3, [r2, r3]
 8001050:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <Dig_AllOff+0x4c>)
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	4413      	add	r3, r2
 8001056:	889b      	ldrh	r3, [r3, #4]
 8001058:	2201      	movs	r2, #1
 800105a:	4619      	mov	r1, r3
 800105c:	f001 f9f0 	bl	8002440 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < 4; i++)
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	3301      	adds	r3, #1
 8001064:	71fb      	strb	r3, [r7, #7]
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b03      	cmp	r3, #3
 800106a:	d9e7      	bls.n	800103c <Dig_AllOff+0xc>
	}


}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	08003928 	.word	0x08003928
 800107c:	20000054 	.word	0x20000054

08001080 <Dig_SINGLE_ON>:

void Dig_SINGLE_ON(uint8_t i) // 0~3
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
		Dig_AllOff();
 800108a:	f7ff ffd1 	bl	8001030 <Dig_AllOff>
		HAL_GPIO_WritePin(FND_SET[FND_IDX[i]].port, FND_SET[FND_IDX[i]].pin, DIG_ON);
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a0a      	ldr	r2, [pc, #40]	@ (80010bc <Dig_SINGLE_ON+0x3c>)
 8001092:	5cd3      	ldrb	r3, [r2, r3]
 8001094:	461a      	mov	r2, r3
 8001096:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <Dig_SINGLE_ON+0x40>)
 8001098:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4a07      	ldr	r2, [pc, #28]	@ (80010bc <Dig_SINGLE_ON+0x3c>)
 80010a0:	5cd3      	ldrb	r3, [r2, r3]
 80010a2:	4a07      	ldr	r2, [pc, #28]	@ (80010c0 <Dig_SINGLE_ON+0x40>)
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	4413      	add	r3, r2
 80010a8:	889b      	ldrh	r3, [r3, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	f001 f9c7 	bl	8002440 <HAL_GPIO_WritePin>


}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	08003928 	.word	0x08003928
 80010c0:	20000054 	.word	0x20000054

080010c4 <FND_ScanOnce>:

static uint8_t display[4] = {0,0,0,0}; // DIG1~DIG4에 나갈 세그 패턴
static uint8_t scan = 0;

void FND_ScanOnce(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
    Dig_AllOff();
 80010c8:	f7ff ffb2 	bl	8001030 <Dig_AllOff>
    tiny_delay();                 // 고스트 줄이기(선택)
 80010cc:	f000 f820 	bl	8001110 <tiny_delay>

    dataOut_FND(display[scan]);   // 세그 패턴 먼저 출력
 80010d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001108 <FND_ScanOnce+0x44>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	461a      	mov	r2, r3
 80010d6:	4b0d      	ldr	r3, [pc, #52]	@ (800110c <FND_ScanOnce+0x48>)
 80010d8:	5c9b      	ldrb	r3, [r3, r2]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ff60 	bl	8000fa0 <dataOut_FND>
    Dig_SINGLE_ON(scan);             // 해당 자리만 ON
 80010e0:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <FND_ScanOnce+0x44>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ffcb 	bl	8001080 <Dig_SINGLE_ON>

    scan++;
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <FND_ScanOnce+0x44>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <FND_ScanOnce+0x44>)
 80010f4:	701a      	strb	r2, [r3, #0]
    if (scan >= 4) scan = 0;
 80010f6:	4b04      	ldr	r3, [pc, #16]	@ (8001108 <FND_ScanOnce+0x44>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	d902      	bls.n	8001104 <FND_ScanOnce+0x40>
 80010fe:	4b02      	ldr	r3, [pc, #8]	@ (8001108 <FND_ScanOnce+0x44>)
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000104 	.word	0x20000104
 800110c:	20000100 	.word	0x20000100

08001110 <tiny_delay>:

/* tiny delay to reduce ghosting */
static void tiny_delay(void)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 80; i++) { __NOP(); }
 8001116:	2300      	movs	r3, #0
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	e003      	b.n	8001124 <tiny_delay+0x14>
 800111c:	bf00      	nop
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3301      	adds	r3, #1
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b4f      	cmp	r3, #79	@ 0x4f
 8001128:	ddf8      	ble.n	800111c <tiny_delay+0xc>
}
 800112a:	bf00      	nop
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <floor_to_seg>:

static inline uint8_t floor_to_seg(uint8_t floor)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
    switch(floor){
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	2b03      	cmp	r3, #3
 8001146:	d00a      	beq.n	800115e <floor_to_seg+0x26>
 8001148:	2b03      	cmp	r3, #3
 800114a:	dc0a      	bgt.n	8001162 <floor_to_seg+0x2a>
 800114c:	2b01      	cmp	r3, #1
 800114e:	d002      	beq.n	8001156 <floor_to_seg+0x1e>
 8001150:	2b02      	cmp	r3, #2
 8001152:	d002      	beq.n	800115a <floor_to_seg+0x22>
 8001154:	e005      	b.n	8001162 <floor_to_seg+0x2a>
        case 1: return SEG_1;
 8001156:	2306      	movs	r3, #6
 8001158:	e004      	b.n	8001164 <floor_to_seg+0x2c>
        case 2: return SEG_2;
 800115a:	235b      	movs	r3, #91	@ 0x5b
 800115c:	e002      	b.n	8001164 <floor_to_seg+0x2c>
        case 3: return SEG_3;
 800115e:	234f      	movs	r3, #79	@ 0x4f
 8001160:	e000      	b.n	8001164 <floor_to_seg+0x2c>
        default: return SEG_1;
 8001162:	2306      	movs	r3, #6
    }
}
 8001164:	4618      	mov	r0, r3
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <FND_Init>:

void FND_Init()
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
    display[0] = SEG_U;
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <FND_Init+0x28>)
 8001176:	223e      	movs	r2, #62	@ 0x3e
 8001178:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_P;
 800117a:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <FND_Init+0x28>)
 800117c:	2273      	movs	r2, #115	@ 0x73
 800117e:	705a      	strb	r2, [r3, #1]
    display[2] = SEG_1;
 8001180:	4b05      	ldr	r3, [pc, #20]	@ (8001198 <FND_Init+0x28>)
 8001182:	2206      	movs	r2, #6
 8001184:	709a      	strb	r2, [r3, #2]
    display[3] = SEG_F;
 8001186:	4b04      	ldr	r3, [pc, #16]	@ (8001198 <FND_Init+0x28>)
 8001188:	2271      	movs	r2, #113	@ 0x71
 800118a:	70da      	strb	r2, [r3, #3]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	20000100 	.word	0x20000100

0800119c <FND_DIR_Up>:

void FND_DIR_Up()
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
    display[0] = SEG_U;                 // DIG1
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <FND_DIR_Up+0x20>)
 80011a2:	223e      	movs	r2, #62	@ 0x3e
 80011a4:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_P;                 // DIG2
 80011a6:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <FND_DIR_Up+0x20>)
 80011a8:	2273      	movs	r2, #115	@ 0x73
 80011aa:	705a      	strb	r2, [r3, #1]
    display[3] = SEG_F;                 // DIG4
 80011ac:	4b03      	ldr	r3, [pc, #12]	@ (80011bc <FND_DIR_Up+0x20>)
 80011ae:	2271      	movs	r2, #113	@ 0x71
 80011b0:	70da      	strb	r2, [r3, #3]
}
 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	20000100 	.word	0x20000100

080011c0 <FND_DIR_Down>:

void FND_DIR_Down()
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
    display[0] = SEG_d;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <FND_DIR_Down+0x20>)
 80011c6:	225e      	movs	r2, #94	@ 0x5e
 80011c8:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_o;
 80011ca:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <FND_DIR_Down+0x20>)
 80011cc:	225c      	movs	r2, #92	@ 0x5c
 80011ce:	705a      	strb	r2, [r3, #1]
    display[3] = SEG_F;
 80011d0:	4b03      	ldr	r3, [pc, #12]	@ (80011e0 <FND_DIR_Down+0x20>)
 80011d2:	2271      	movs	r2, #113	@ 0x71
 80011d4:	70da      	strb	r2, [r3, #3]
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	20000100 	.word	0x20000100

080011e4 <FND_Floor_Num>:

void FND_Floor_Num(uint8_t floor)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
    display[2] = floor_to_seg(floor);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ffa1 	bl	8001138 <floor_to_seg>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b03      	ldr	r3, [pc, #12]	@ (8001208 <FND_Floor_Num+0x24>)
 80011fc:	709a      	strb	r2, [r3, #2]
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000100 	.word	0x20000100

0800120c <FND_UP>:
const static uint32_t waitTick = 200;



void FND_UP(uint8_t floor)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 8001216:	f000 fe59 	bl	8001ecc <HAL_GetTick>
 800121a:	60f8      	str	r0, [r7, #12]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 800121c:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <FND_UP+0x40>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68fa      	ldr	r2, [r7, #12]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	22c8      	movs	r2, #200	@ 0xc8
 8001226:	4293      	cmp	r3, r2
 8001228:	d30b      	bcc.n	8001242 <FND_UP+0x36>
	prevTick = currentTick;
 800122a:	4a08      	ldr	r2, [pc, #32]	@ (800124c <FND_UP+0x40>)
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6013      	str	r3, [r2, #0]
	FND_DIR_Up(floor);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff ffb2 	bl	800119c <FND_DIR_Up>
	FND_Floor_Num(floor);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ffd2 	bl	80011e4 <FND_Floor_Num>
 8001240:	e000      	b.n	8001244 <FND_UP+0x38>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001242:	bf00      	nop
}
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000108 	.word	0x20000108

08001250 <FND_DOWN>:

void FND_DOWN(uint8_t floor)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 800125a:	f000 fe37 	bl	8001ecc <HAL_GetTick>
 800125e:	60f8      	str	r0, [r7, #12]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001260:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <FND_DOWN+0x40>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	22c8      	movs	r2, #200	@ 0xc8
 800126a:	4293      	cmp	r3, r2
 800126c:	d30b      	bcc.n	8001286 <FND_DOWN+0x36>
	prevTick = currentTick;
 800126e:	4a08      	ldr	r2, [pc, #32]	@ (8001290 <FND_DOWN+0x40>)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	6013      	str	r3, [r2, #0]
	FND_DIR_Down(floor);
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ffa2 	bl	80011c0 <FND_DIR_Down>
	FND_Floor_Num(floor);
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ffb0 	bl	80011e4 <FND_Floor_Num>
 8001284:	e000      	b.n	8001288 <FND_DOWN+0x38>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001286:	bf00      	nop
}
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000108 	.word	0x20000108

08001294 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	@ 0x28
 8001298:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
 80012ae:	4b71      	ldr	r3, [pc, #452]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a70      	ldr	r2, [pc, #448]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b6e      	ldr	r3, [pc, #440]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	4b6a      	ldr	r3, [pc, #424]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a69      	ldr	r2, [pc, #420]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b67      	ldr	r3, [pc, #412]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0304 	and.w	r3, r3, #4
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	4b63      	ldr	r3, [pc, #396]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a62      	ldr	r2, [pc, #392]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b60      	ldr	r3, [pc, #384]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	4b5c      	ldr	r3, [pc, #368]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a5b      	ldr	r2, [pc, #364]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 8001308:	f043 0302 	orr.w	r3, r3, #2
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b59      	ldr	r3, [pc, #356]	@ (8001474 <MX_GPIO_Init+0x1e0>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 800131a:	2200      	movs	r2, #0
 800131c:	f641 0113 	movw	r1, #6163	@ 0x1813
 8001320:	4855      	ldr	r0, [pc, #340]	@ (8001478 <MX_GPIO_Init+0x1e4>)
 8001322:	f001 f88d 	bl	8002440 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 800132c:	4853      	ldr	r0, [pc, #332]	@ (800147c <MX_GPIO_Init+0x1e8>)
 800132e:	f001 f887 	bl	8002440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8001332:	2200      	movs	r2, #0
 8001334:	f24f 010f 	movw	r1, #61455	@ 0xf00f
 8001338:	4851      	ldr	r0, [pc, #324]	@ (8001480 <MX_GPIO_Init+0x1ec>)
 800133a:	f001 f881 	bl	8002440 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800133e:	230e      	movs	r3, #14
 8001340:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001342:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001346:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001348:	2301      	movs	r3, #1
 800134a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	4619      	mov	r1, r3
 8001352:	484a      	ldr	r0, [pc, #296]	@ (800147c <MX_GPIO_Init+0x1e8>)
 8001354:	f000 fed8 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001358:	2313      	movs	r3, #19
 800135a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	4619      	mov	r1, r3
 800136e:	4842      	ldr	r0, [pc, #264]	@ (8001478 <MX_GPIO_Init+0x1e4>)
 8001370:	f000 feca 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001374:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 8001378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	4619      	mov	r1, r3
 8001388:	483b      	ldr	r0, [pc, #236]	@ (8001478 <MX_GPIO_Init+0x1e4>)
 800138a:	f000 febd 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 800138e:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 8001392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001394:	2301      	movs	r3, #1
 8001396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800139c:	2302      	movs	r3, #2
 800139e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4619      	mov	r1, r3
 80013a6:	4835      	ldr	r0, [pc, #212]	@ (800147c <MX_GPIO_Init+0x1e8>)
 80013a8:	f000 feae 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14
 80013ac:	f24c 0307 	movw	r3, #49159	@ 0xc007
 80013b0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013be:	f107 0314 	add.w	r3, r7, #20
 80013c2:	4619      	mov	r1, r3
 80013c4:	482e      	ldr	r0, [pc, #184]	@ (8001480 <MX_GPIO_Init+0x1ec>)
 80013c6:	f000 fe9f 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80013ca:	f44f 638e 	mov.w	r3, #1136	@ 0x470
 80013ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	4619      	mov	r1, r3
 80013de:	4828      	ldr	r0, [pc, #160]	@ (8001480 <MX_GPIO_Init+0x1ec>)
 80013e0:	f000 fe92 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3;
 80013e4:	f243 0308 	movw	r3, #12296	@ 0x3008
 80013e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013f2:	2302      	movs	r3, #2
 80013f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	4820      	ldr	r0, [pc, #128]	@ (8001480 <MX_GPIO_Init+0x1ec>)
 80013fe:	f000 fe83 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001402:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001408:	2300      	movs	r3, #0
 800140a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4619      	mov	r1, r3
 8001416:	4819      	ldr	r0, [pc, #100]	@ (800147c <MX_GPIO_Init+0x1e8>)
 8001418:	f000 fe76 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800141c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001420:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001422:	2301      	movs	r3, #1
 8001424:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800142a:	2302      	movs	r3, #2
 800142c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142e:	f107 0314 	add.w	r3, r7, #20
 8001432:	4619      	mov	r1, r3
 8001434:	4810      	ldr	r0, [pc, #64]	@ (8001478 <MX_GPIO_Init+0x1e4>)
 8001436:	f000 fe67 	bl	8002108 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800143a:	2200      	movs	r2, #0
 800143c:	2100      	movs	r1, #0
 800143e:	2007      	movs	r0, #7
 8001440:	f000 fe2b 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001444:	2007      	movs	r0, #7
 8001446:	f000 fe44 	bl	80020d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800144a:	2200      	movs	r2, #0
 800144c:	2100      	movs	r1, #0
 800144e:	2008      	movs	r0, #8
 8001450:	f000 fe23 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001454:	2008      	movs	r0, #8
 8001456:	f000 fe3c 	bl	80020d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800145a:	2200      	movs	r2, #0
 800145c:	2100      	movs	r1, #0
 800145e:	2009      	movs	r0, #9
 8001460:	f000 fe1b 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001464:	2009      	movs	r0, #9
 8001466:	f000 fe34 	bl	80020d2 <HAL_NVIC_EnableIRQ>

}
 800146a:	bf00      	nop
 800146c:	3728      	adds	r7, #40	@ 0x28
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40023800 	.word	0x40023800
 8001478:	40020000 	.word	0x40020000
 800147c:	40020800 	.word	0x40020800
 8001480:	40020400 	.word	0x40020400

08001484 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001488:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <MX_I2C1_Init+0x50>)
 800148a:	4a13      	ldr	r2, [pc, #76]	@ (80014d8 <MX_I2C1_Init+0x54>)
 800148c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800148e:	4b11      	ldr	r3, [pc, #68]	@ (80014d4 <MX_I2C1_Init+0x50>)
 8001490:	4a12      	ldr	r2, [pc, #72]	@ (80014dc <MX_I2C1_Init+0x58>)
 8001492:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001494:	4b0f      	ldr	r3, [pc, #60]	@ (80014d4 <MX_I2C1_Init+0x50>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800149a:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <MX_I2C1_Init+0x50>)
 800149c:	2200      	movs	r2, #0
 800149e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014a0:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <MX_I2C1_Init+0x50>)
 80014a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014a8:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <MX_I2C1_Init+0x50>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <MX_I2C1_Init+0x50>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014b4:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <MX_I2C1_Init+0x50>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014ba:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <MX_I2C1_Init+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014c0:	4804      	ldr	r0, [pc, #16]	@ (80014d4 <MX_I2C1_Init+0x50>)
 80014c2:	f000 ffef 	bl	80024a4 <HAL_I2C_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014cc:	f000 fa48 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000010c 	.word	0x2000010c
 80014d8:	40005400 	.word	0x40005400
 80014dc:	000186a0 	.word	0x000186a0

080014e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	@ 0x28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a19      	ldr	r2, [pc, #100]	@ (8001564 <HAL_I2C_MspInit+0x84>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d12c      	bne.n	800155c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	4b18      	ldr	r3, [pc, #96]	@ (8001568 <HAL_I2C_MspInit+0x88>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	4a17      	ldr	r2, [pc, #92]	@ (8001568 <HAL_I2C_MspInit+0x88>)
 800150c:	f043 0302 	orr.w	r3, r3, #2
 8001510:	6313      	str	r3, [r2, #48]	@ 0x30
 8001512:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <HAL_I2C_MspInit+0x88>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800151e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001524:	2312      	movs	r3, #18
 8001526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152c:	2303      	movs	r3, #3
 800152e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001530:	2304      	movs	r3, #4
 8001532:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	4619      	mov	r1, r3
 800153a:	480c      	ldr	r0, [pc, #48]	@ (800156c <HAL_I2C_MspInit+0x8c>)
 800153c:	f000 fde4 	bl	8002108 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <HAL_I2C_MspInit+0x88>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	4a07      	ldr	r2, [pc, #28]	@ (8001568 <HAL_I2C_MspInit+0x88>)
 800154a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800154e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001550:	4b05      	ldr	r3, [pc, #20]	@ (8001568 <HAL_I2C_MspInit+0x88>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800155c:	bf00      	nop
 800155e:	3728      	adds	r7, #40	@ 0x28
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40005400 	.word	0x40005400
 8001568:	40023800 	.word	0x40023800
 800156c:	40020400 	.word	0x40020400

08001570 <dataOut_LED>:

#include "ledbar.h"

void dataOut_LED(uint8_t data)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 800157a:	2307      	movs	r3, #7
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	e027      	b.n	80015d0 <dataOut_LED+0x60>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8001580:	79fa      	ldrb	r2, [r7, #7]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	fa42 f303 	asr.w	r3, r2, r3
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	2b00      	cmp	r3, #0
 800158e:	d006      	beq.n	800159e <dataOut_LED+0x2e>
		{
			HAL_GPIO_WritePin(SER_PORT_LED, SER_PIN_LED, GPIO_PIN_SET);
 8001590:	2201      	movs	r2, #1
 8001592:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001596:	4818      	ldr	r0, [pc, #96]	@ (80015f8 <dataOut_LED+0x88>)
 8001598:	f000 ff52 	bl	8002440 <HAL_GPIO_WritePin>
 800159c:	e005      	b.n	80015aa <dataOut_LED+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_LED, SER_PIN_LED, GPIO_PIN_RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015a4:	4814      	ldr	r0, [pc, #80]	@ (80015f8 <dataOut_LED+0x88>)
 80015a6:	f000 ff4b 	bl	8002440 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_LED, SRCLK_PIN_LED, GPIO_PIN_SET);
 80015aa:	2201      	movs	r2, #1
 80015ac:	2120      	movs	r1, #32
 80015ae:	4812      	ldr	r0, [pc, #72]	@ (80015f8 <dataOut_LED+0x88>)
 80015b0:	f000 ff46 	bl	8002440 <HAL_GPIO_WritePin>
		delay_us(5);
 80015b4:	2005      	movs	r0, #5
 80015b6:	f7ff f87d 	bl	80006b4 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_LED, SRCLK_PIN_LED, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2120      	movs	r1, #32
 80015be:	480e      	ldr	r0, [pc, #56]	@ (80015f8 <dataOut_LED+0x88>)
 80015c0:	f000 ff3e 	bl	8002440 <HAL_GPIO_WritePin>
		delay_us(5);
 80015c4:	2005      	movs	r0, #5
 80015c6:	f7ff f875 	bl	80006b4 <delay_us>
	for(int i = 7; i >= 0; i--)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3b01      	subs	r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	dad4      	bge.n	8001580 <dataOut_LED+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_LED, RCLK_PIN_LED, GPIO_PIN_SET);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2140      	movs	r1, #64	@ 0x40
 80015da:	4807      	ldr	r0, [pc, #28]	@ (80015f8 <dataOut_LED+0x88>)
 80015dc:	f000 ff30 	bl	8002440 <HAL_GPIO_WritePin>
	delay_us(10);
 80015e0:	200a      	movs	r0, #10
 80015e2:	f7ff f867 	bl	80006b4 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_LED, RCLK_PIN_LED, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2140      	movs	r1, #64	@ 0x40
 80015ea:	4803      	ldr	r0, [pc, #12]	@ (80015f8 <dataOut_LED+0x88>)
 80015ec:	f000 ff28 	bl	8002440 <HAL_GPIO_WritePin>
}
 80015f0:	bf00      	nop
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40020800 	.word	0x40020800

080015fc <LED_BAR_Reset>:
	}
}


void LED_BAR_Reset(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
    Pattern = 0;
 8001600:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <LED_BAR_Reset+0x38>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
    dataOut_LED(0x00);
 8001606:	2000      	movs	r0, #0
 8001608:	f7ff ffb2 	bl	8001570 <dataOut_LED>

    // UP 영역(0~3)
    idx1 = 3;
 800160c:	4b0a      	ldr	r3, [pc, #40]	@ (8001638 <LED_BAR_Reset+0x3c>)
 800160e:	2203      	movs	r2, #3
 8001610:	601a      	str	r2, [r3, #0]
    role1 = 0;
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <LED_BAR_Reset+0x40>)
 8001614:	2200      	movs	r2, #0
 8001616:	701a      	strb	r2, [r3, #0]

    // DOWN 영역(4~7)
    idx2 = 4;
 8001618:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <LED_BAR_Reset+0x44>)
 800161a:	2204      	movs	r2, #4
 800161c:	601a      	str	r2, [r3, #0]
    role2 = 0;
 800161e:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <LED_BAR_Reset+0x48>)
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]

    prevTick = HAL_GetTick(); // 바로 다음 tick 폭주 방지(선택)
 8001624:	f000 fc52 	bl	8001ecc <HAL_GetTick>
 8001628:	4603      	mov	r3, r0
 800162a:	4a07      	ldr	r2, [pc, #28]	@ (8001648 <LED_BAR_Reset+0x4c>)
 800162c:	6013      	str	r3, [r2, #0]
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000160 	.word	0x20000160
 8001638:	20000074 	.word	0x20000074
 800163c:	20000168 	.word	0x20000168
 8001640:	20000078 	.word	0x20000078
 8001644:	20000169 	.word	0x20000169
 8001648:	20000164 	.word	0x20000164

0800164c <LED_BAR_OFF>:

void LED_BAR_OFF(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
    Pattern = 0;
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <LED_BAR_OFF+0x14>)
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
    dataOut_LED(0x00);
 8001656:	2000      	movs	r0, #0
 8001658:	f7ff ff8a 	bl	8001570 <dataOut_LED>
}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000160 	.word	0x20000160

08001664 <LED_BAR_UP_ing>:


void LED_BAR_UP_ing()		//위로이동시
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0

	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 800166a:	f000 fc2f 	bl	8001ecc <HAL_GetTick>
 800166e:	6078      	str	r0, [r7, #4]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001670:	4b2d      	ldr	r3, [pc, #180]	@ (8001728 <LED_BAR_UP_ing+0xc4>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	22c8      	movs	r2, #200	@ 0xc8
 800167a:	4293      	cmp	r3, r2
 800167c:	d350      	bcc.n	8001720 <LED_BAR_UP_ing+0xbc>
	prevTick = currentTick;
 800167e:	4a2a      	ldr	r2, [pc, #168]	@ (8001728 <LED_BAR_UP_ing+0xc4>)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6013      	str	r3, [r2, #0]

	if(role1 != 1)
 8001684:	4b29      	ldr	r3, [pc, #164]	@ (800172c <LED_BAR_UP_ing+0xc8>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d023      	beq.n	80016d4 <LED_BAR_UP_ing+0x70>
	{
		Pattern |= (1 << (uint8_t)idx1);
 800168c:	4b28      	ldr	r3, [pc, #160]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	461a      	mov	r2, r3
 8001694:	2301      	movs	r3, #1
 8001696:	4093      	lsls	r3, r2
 8001698:	b25a      	sxtb	r2, r3
 800169a:	4b26      	ldr	r3, [pc, #152]	@ (8001734 <LED_BAR_UP_ing+0xd0>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	b25b      	sxtb	r3, r3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	b25b      	sxtb	r3, r3
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4b23      	ldr	r3, [pc, #140]	@ (8001734 <LED_BAR_UP_ing+0xd0>)
 80016a8:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 80016aa:	4b22      	ldr	r3, [pc, #136]	@ (8001734 <LED_BAR_UP_ing+0xd0>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff ff5e 	bl	8001570 <dataOut_LED>

		idx1 = idx1 - 1;
 80016b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	3b01      	subs	r3, #1
 80016ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 80016bc:	6013      	str	r3, [r2, #0]
		if(idx1 < 0)
 80016be:	4b1c      	ldr	r3, [pc, #112]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	da2d      	bge.n	8001722 <LED_BAR_UP_ing+0xbe>
		{
			idx1 = 3;
 80016c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 80016c8:	2203      	movs	r2, #3
 80016ca:	601a      	str	r2, [r3, #0]
			role1 = 1;
 80016cc:	4b17      	ldr	r3, [pc, #92]	@ (800172c <LED_BAR_UP_ing+0xc8>)
 80016ce:	2201      	movs	r2, #1
 80016d0:	701a      	strb	r2, [r3, #0]
 80016d2:	e026      	b.n	8001722 <LED_BAR_UP_ing+0xbe>
		}
	}
	else
	{
		Pattern = Pattern & ~(1 << (uint8_t)idx1);
 80016d4:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	461a      	mov	r2, r3
 80016dc:	2301      	movs	r3, #1
 80016de:	4093      	lsls	r3, r2
 80016e0:	b25b      	sxtb	r3, r3
 80016e2:	43db      	mvns	r3, r3
 80016e4:	b25a      	sxtb	r2, r3
 80016e6:	4b13      	ldr	r3, [pc, #76]	@ (8001734 <LED_BAR_UP_ing+0xd0>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	b25b      	sxtb	r3, r3
 80016ec:	4013      	ands	r3, r2
 80016ee:	b25b      	sxtb	r3, r3
 80016f0:	b2da      	uxtb	r2, r3
 80016f2:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <LED_BAR_UP_ing+0xd0>)
 80016f4:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 80016f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001734 <LED_BAR_UP_ing+0xd0>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ff38 	bl	8001570 <dataOut_LED>
		idx1 = idx1 - 1;
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	3b01      	subs	r3, #1
 8001706:	4a0a      	ldr	r2, [pc, #40]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 8001708:	6013      	str	r3, [r2, #0]

		if(idx1 < 0)
 800170a:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	da07      	bge.n	8001722 <LED_BAR_UP_ing+0xbe>
		{
			idx1 = 3;
 8001712:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <LED_BAR_UP_ing+0xcc>)
 8001714:	2203      	movs	r2, #3
 8001716:	601a      	str	r2, [r3, #0]
			role1 = 0;
 8001718:	4b04      	ldr	r3, [pc, #16]	@ (800172c <LED_BAR_UP_ing+0xc8>)
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
 800171e:	e000      	b.n	8001722 <LED_BAR_UP_ing+0xbe>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001720:	bf00      	nop
		}
	}

}
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000164 	.word	0x20000164
 800172c:	20000168 	.word	0x20000168
 8001730:	20000074 	.word	0x20000074
 8001734:	20000160 	.word	0x20000160

08001738 <LED_BAR_DOWN_ing>:

void LED_BAR_DOWN_ing()				//아래로 이동시
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0


	uint32_t currentTick = HAL_GetTick();
 800173e:	f000 fbc5 	bl	8001ecc <HAL_GetTick>
 8001742:	6078      	str	r0, [r7, #4]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8001744:	4b2d      	ldr	r3, [pc, #180]	@ (80017fc <LED_BAR_DOWN_ing+0xc4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	22c8      	movs	r2, #200	@ 0xc8
 800174e:	4293      	cmp	r3, r2
 8001750:	d350      	bcc.n	80017f4 <LED_BAR_DOWN_ing+0xbc>
	prevTick = currentTick;
 8001752:	4a2a      	ldr	r2, [pc, #168]	@ (80017fc <LED_BAR_DOWN_ing+0xc4>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6013      	str	r3, [r2, #0]

	if(role2 != 1)
 8001758:	4b29      	ldr	r3, [pc, #164]	@ (8001800 <LED_BAR_DOWN_ing+0xc8>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d023      	beq.n	80017a8 <LED_BAR_DOWN_ing+0x70>
	{
		Pattern |= (1 << (uint8_t)idx2);
 8001760:	4b28      	ldr	r3, [pc, #160]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	461a      	mov	r2, r3
 8001768:	2301      	movs	r3, #1
 800176a:	4093      	lsls	r3, r2
 800176c:	b25a      	sxtb	r2, r3
 800176e:	4b26      	ldr	r3, [pc, #152]	@ (8001808 <LED_BAR_DOWN_ing+0xd0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b25b      	sxtb	r3, r3
 8001774:	4313      	orrs	r3, r2
 8001776:	b25b      	sxtb	r3, r3
 8001778:	b2da      	uxtb	r2, r3
 800177a:	4b23      	ldr	r3, [pc, #140]	@ (8001808 <LED_BAR_DOWN_ing+0xd0>)
 800177c:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 800177e:	4b22      	ldr	r3, [pc, #136]	@ (8001808 <LED_BAR_DOWN_ing+0xd0>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fef4 	bl	8001570 <dataOut_LED>

		idx2 = idx2 + 1;
 8001788:	4b1e      	ldr	r3, [pc, #120]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	3301      	adds	r3, #1
 800178e:	4a1d      	ldr	r2, [pc, #116]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 8001790:	6013      	str	r3, [r2, #0]
		if(idx2 > 7)
 8001792:	4b1c      	ldr	r3, [pc, #112]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b07      	cmp	r3, #7
 8001798:	dd2d      	ble.n	80017f6 <LED_BAR_DOWN_ing+0xbe>
		{
			idx2 = 4;
 800179a:	4b1a      	ldr	r3, [pc, #104]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 800179c:	2204      	movs	r2, #4
 800179e:	601a      	str	r2, [r3, #0]
			role2 = 1;
 80017a0:	4b17      	ldr	r3, [pc, #92]	@ (8001800 <LED_BAR_DOWN_ing+0xc8>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	701a      	strb	r2, [r3, #0]
 80017a6:	e026      	b.n	80017f6 <LED_BAR_DOWN_ing+0xbe>
		}
	}
	else
	{
		Pattern = Pattern & ~(1 << (uint8_t)idx2);
 80017a8:	4b16      	ldr	r3, [pc, #88]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	461a      	mov	r2, r3
 80017b0:	2301      	movs	r3, #1
 80017b2:	4093      	lsls	r3, r2
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	b25a      	sxtb	r2, r3
 80017ba:	4b13      	ldr	r3, [pc, #76]	@ (8001808 <LED_BAR_DOWN_ing+0xd0>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	b25b      	sxtb	r3, r3
 80017c0:	4013      	ands	r3, r2
 80017c2:	b25b      	sxtb	r3, r3
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <LED_BAR_DOWN_ing+0xd0>)
 80017c8:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 80017ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <LED_BAR_DOWN_ing+0xd0>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fece 	bl	8001570 <dataOut_LED>
		idx2 = idx2 + 1;
 80017d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	3301      	adds	r3, #1
 80017da:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 80017dc:	6013      	str	r3, [r2, #0]

		if(idx2 > 7)
 80017de:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2b07      	cmp	r3, #7
 80017e4:	dd07      	ble.n	80017f6 <LED_BAR_DOWN_ing+0xbe>
		{
			idx2 = 4;
 80017e6:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <LED_BAR_DOWN_ing+0xcc>)
 80017e8:	2204      	movs	r2, #4
 80017ea:	601a      	str	r2, [r3, #0]
			role2 = 0;
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <LED_BAR_DOWN_ing+0xc8>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	701a      	strb	r2, [r3, #0]
 80017f2:	e000      	b.n	80017f6 <LED_BAR_DOWN_ing+0xbe>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 80017f4:	bf00      	nop
		}
	}

}
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000164 	.word	0x20000164
 8001800:	20000169 	.word	0x20000169
 8001804:	20000078 	.word	0x20000078
 8001808:	20000160 	.word	0x20000160

0800180c <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_1)
 8001816:	88fb      	ldrh	r3, [r7, #6]
 8001818:	2b02      	cmp	r3, #2
 800181a:	d103      	bne.n	8001824 <HAL_GPIO_EXTI_Callback+0x18>
  {
    current_floor = 1;
 800181c:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_GPIO_EXTI_Callback+0x40>)
 800181e:	2201      	movs	r2, #1
 8001820:	701a      	strb	r2, [r3, #0]
    }
  else if(GPIO_Pin == GPIO_PIN_3)
    {
      current_floor = 3;
    }
}
 8001822:	e00c      	b.n	800183e <HAL_GPIO_EXTI_Callback+0x32>
  else if(GPIO_Pin == GPIO_PIN_2)
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	2b04      	cmp	r3, #4
 8001828:	d103      	bne.n	8001832 <HAL_GPIO_EXTI_Callback+0x26>
      current_floor = 2;
 800182a:	4b08      	ldr	r3, [pc, #32]	@ (800184c <HAL_GPIO_EXTI_Callback+0x40>)
 800182c:	2202      	movs	r2, #2
 800182e:	701a      	strb	r2, [r3, #0]
}
 8001830:	e005      	b.n	800183e <HAL_GPIO_EXTI_Callback+0x32>
  else if(GPIO_Pin == GPIO_PIN_3)
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	2b08      	cmp	r3, #8
 8001836:	d102      	bne.n	800183e <HAL_GPIO_EXTI_Callback+0x32>
      current_floor = 3;
 8001838:	4b04      	ldr	r3, [pc, #16]	@ (800184c <HAL_GPIO_EXTI_Callback+0x40>)
 800183a:	2203      	movs	r2, #3
 800183c:	701a      	strb	r2, [r3, #0]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000050 	.word	0x20000050

08001850 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001854:	f000 fad4 	bl	8001e00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001858:	f000 f81a 	bl	8001890 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800185c:	f7ff fd1a 	bl	8001294 <MX_GPIO_Init>
  MX_TIM11_Init();
 8001860:	f000 fa02 	bl	8001c68 <MX_TIM11_Init>
  MX_I2C1_Init();
 8001864:	f7ff fe0e 	bl	8001484 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001868:	f000 f99a 	bl	8001ba0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim11);
 800186c:	4807      	ldr	r0, [pc, #28]	@ (800188c <main+0x3c>)
 800186e:	f001 fc31 	bl	80030d4 <HAL_TIM_Base_Start>


  SEVEN_SEG_Init();
 8001872:	f7fe fe93 	bl	800059c <SEVEN_SEG_Init>
  FND_Init();
 8001876:	f7ff fc7b 	bl	8001170 <FND_Init>
  dataOut_LED(0x00);
 800187a:	2000      	movs	r0, #0
 800187c:	f7ff fe78 	bl	8001570 <dataOut_LED>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ELEVATOR_MOVE();
 8001880:	f7ff f992 	bl	8000ba8 <ELEVATOR_MOVE>
	  FND_ScanOnce();
 8001884:	f7ff fc1e 	bl	80010c4 <FND_ScanOnce>
  {
 8001888:	bf00      	nop
 800188a:	e7f9      	b.n	8001880 <main+0x30>
 800188c:	200001bc 	.word	0x200001bc

08001890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b094      	sub	sp, #80	@ 0x50
 8001894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001896:	f107 0320 	add.w	r3, r7, #32
 800189a:	2230      	movs	r2, #48	@ 0x30
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f002 f804 	bl	80038ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	4b27      	ldr	r3, [pc, #156]	@ (8001958 <SystemClock_Config+0xc8>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018bc:	4a26      	ldr	r2, [pc, #152]	@ (8001958 <SystemClock_Config+0xc8>)
 80018be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c4:	4b24      	ldr	r3, [pc, #144]	@ (8001958 <SystemClock_Config+0xc8>)
 80018c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d0:	2300      	movs	r3, #0
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	4b21      	ldr	r3, [pc, #132]	@ (800195c <SystemClock_Config+0xcc>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a20      	ldr	r2, [pc, #128]	@ (800195c <SystemClock_Config+0xcc>)
 80018da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <SystemClock_Config+0xcc>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ec:	2301      	movs	r3, #1
 80018ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80018f0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80018f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018f6:	2302      	movs	r3, #2
 80018f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001900:	2304      	movs	r3, #4
 8001902:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001904:	2364      	movs	r3, #100	@ 0x64
 8001906:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001908:	2302      	movs	r3, #2
 800190a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800190c:	2304      	movs	r3, #4
 800190e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001910:	f107 0320 	add.w	r3, r7, #32
 8001914:	4618      	mov	r0, r3
 8001916:	f000 ff09 	bl	800272c <HAL_RCC_OscConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001920:	f000 f81e 	bl	8001960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001924:	230f      	movs	r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001928:	2302      	movs	r3, #2
 800192a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001934:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	2103      	movs	r1, #3
 8001940:	4618      	mov	r0, r3
 8001942:	f001 f96b 	bl	8002c1c <HAL_RCC_ClockConfig>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800194c:	f000 f808 	bl	8001960 <Error_Handler>
  }
}
 8001950:	bf00      	nop
 8001952:	3750      	adds	r7, #80	@ 0x50
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40023800 	.word	0x40023800
 800195c:	40007000 	.word	0x40007000

08001960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001964:	b672      	cpsid	i
}
 8001966:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <Error_Handler+0x8>

0800196c <stepMotor>:
    {1, 0, 0, 1}  // step 8
};
// 1-2 상 여자

void stepMotor(uint8_t step)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, HALF_STEP_SEQ[step][0]);
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	4a14      	ldr	r2, [pc, #80]	@ (80019cc <stepMotor+0x60>)
 800197a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800197e:	461a      	mov	r2, r3
 8001980:	2101      	movs	r1, #1
 8001982:	4813      	ldr	r0, [pc, #76]	@ (80019d0 <stepMotor+0x64>)
 8001984:	f000 fd5c 	bl	8002440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, HALF_STEP_SEQ[step][1]);
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	4a10      	ldr	r2, [pc, #64]	@ (80019cc <stepMotor+0x60>)
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	785b      	ldrb	r3, [r3, #1]
 8001992:	461a      	mov	r2, r3
 8001994:	2102      	movs	r1, #2
 8001996:	480e      	ldr	r0, [pc, #56]	@ (80019d0 <stepMotor+0x64>)
 8001998:	f000 fd52 	bl	8002440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, HALF_STEP_SEQ[step][2]);
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	4a0b      	ldr	r2, [pc, #44]	@ (80019cc <stepMotor+0x60>)
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4413      	add	r3, r2
 80019a4:	789b      	ldrb	r3, [r3, #2]
 80019a6:	461a      	mov	r2, r3
 80019a8:	2110      	movs	r1, #16
 80019aa:	4809      	ldr	r0, [pc, #36]	@ (80019d0 <stepMotor+0x64>)
 80019ac:	f000 fd48 	bl	8002440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, HALF_STEP_SEQ[step][3]);
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	4a06      	ldr	r2, [pc, #24]	@ (80019cc <stepMotor+0x60>)
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	4413      	add	r3, r2
 80019b8:	78db      	ldrb	r3, [r3, #3]
 80019ba:	461a      	mov	r2, r3
 80019bc:	2101      	movs	r1, #1
 80019be:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <stepMotor+0x68>)
 80019c0:	f000 fd3e 	bl	8002440 <HAL_GPIO_WritePin>
}
 80019c4:	bf00      	nop
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	0800392c 	.word	0x0800392c
 80019d0:	40020000 	.word	0x40020000
 80019d4:	40020400 	.word	0x40020400

080019d8 <rotateSteps>:



void rotateSteps(uint16_t degrees, uint8_t direction)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	460a      	mov	r2, r1
 80019e2:	80fb      	strh	r3, [r7, #6]
 80019e4:	4613      	mov	r3, r2
 80019e6:	717b      	strb	r3, [r7, #5]
  uint16_t steps = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	81fb      	strh	r3, [r7, #14]
  steps = (uint16_t)((uint32_t)(degrees * STEPS_PER_REVOLATION) / 360);
 80019ec:	88fb      	ldrh	r3, [r7, #6]
 80019ee:	031b      	lsls	r3, r3, #12
 80019f0:	08db      	lsrs	r3, r3, #3
 80019f2:	4a22      	ldr	r2, [pc, #136]	@ (8001a7c <rotateSteps+0xa4>)
 80019f4:	fba2 2303 	umull	r2, r3, r2, r3
 80019f8:	089b      	lsrs	r3, r3, #2
 80019fa:	81fb      	strh	r3, [r7, #14]
  if(step_count >= steps)
 80019fc:	4b20      	ldr	r3, [pc, #128]	@ (8001a80 <rotateSteps+0xa8>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	89fa      	ldrh	r2, [r7, #14]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d935      	bls.n	8001a72 <rotateSteps+0x9a>
  {
    return;
  }
  uint32_t now = HAL_GetTick();
 8001a06:	f000 fa61 	bl	8001ecc <HAL_GetTick>
 8001a0a:	60b8      	str	r0, [r7, #8]
  if (now - prevMoveTime >= 2)   // 2ms
 8001a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001a84 <rotateSteps+0xac>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	68ba      	ldr	r2, [r7, #8]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d92d      	bls.n	8001a74 <rotateSteps+0x9c>
  {
    prevMoveTime = now;
 8001a18:	4a1a      	ldr	r2, [pc, #104]	@ (8001a84 <rotateSteps+0xac>)
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	6013      	str	r3, [r2, #0]
    // 회전 방향에 따른 스탭 설정
    if(direction == DIR_CCW)
 8001a1e:	797b      	ldrb	r3, [r7, #5]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d10d      	bne.n	8001a40 <rotateSteps+0x68>
    {
      step = (step+1) % 8; // 반시계 방향
 8001a24:	4b18      	ldr	r3, [pc, #96]	@ (8001a88 <rotateSteps+0xb0>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	425a      	negs	r2, r3
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	f002 0207 	and.w	r2, r2, #7
 8001a34:	bf58      	it	pl
 8001a36:	4253      	negpl	r3, r2
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <rotateSteps+0xb0>)
 8001a3c:	701a      	strb	r2, [r3, #0]
 8001a3e:	e00c      	b.n	8001a5a <rotateSteps+0x82>
    }
    else
    {
      step = (step+7) % 8; // 시계 방향
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <rotateSteps+0xb0>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	3307      	adds	r3, #7
 8001a46:	425a      	negs	r2, r3
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	f002 0207 	and.w	r2, r2, #7
 8001a50:	bf58      	it	pl
 8001a52:	4253      	negpl	r3, r2
 8001a54:	b2da      	uxtb	r2, r3
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <rotateSteps+0xb0>)
 8001a58:	701a      	strb	r2, [r3, #0]
    }
    stepMotor(step);
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <rotateSteps+0xb0>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ff84 	bl	800196c <stepMotor>
    step_count++;
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <rotateSteps+0xa8>)
 8001a66:	881b      	ldrh	r3, [r3, #0]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	4b04      	ldr	r3, [pc, #16]	@ (8001a80 <rotateSteps+0xa8>)
 8001a6e:	801a      	strh	r2, [r3, #0]
 8001a70:	e000      	b.n	8001a74 <rotateSteps+0x9c>
    return;
 8001a72:	bf00      	nop
  }
}
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	16c16c17 	.word	0x16c16c17
 8001a80:	2000016c 	.word	0x2000016c
 8001a84:	20000170 	.word	0x20000170
 8001a88:	2000016a 	.word	0x2000016a

08001a8c <rotateInit>:

void rotateInit()
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  step_count = 0;
 8001a90:	4b03      	ldr	r3, [pc, #12]	@ (8001aa0 <rotateInit+0x14>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	801a      	strh	r2, [r3, #0]
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	2000016c 	.word	0x2000016c

08001aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	4b10      	ldr	r3, [pc, #64]	@ (8001af0 <HAL_MspInit+0x4c>)
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab2:	4a0f      	ldr	r2, [pc, #60]	@ (8001af0 <HAL_MspInit+0x4c>)
 8001ab4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aba:	4b0d      	ldr	r3, [pc, #52]	@ (8001af0 <HAL_MspInit+0x4c>)
 8001abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
 8001aca:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <HAL_MspInit+0x4c>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	4a08      	ldr	r2, [pc, #32]	@ (8001af0 <HAL_MspInit+0x4c>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad6:	4b06      	ldr	r3, [pc, #24]	@ (8001af0 <HAL_MspInit+0x4c>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ade:	603b      	str	r3, [r7, #0]
 8001ae0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800

08001af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <NMI_Handler+0x4>

08001afc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <BusFault_Handler+0x4>

08001b14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <UsageFault_Handler+0x4>

08001b1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b4a:	f000 f9ab 	bl	8001ea4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001b56:	2002      	movs	r0, #2
 8001b58:	f000 fc8c 	bl	8002474 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001b64:	2004      	movs	r0, #4
 8001b66:	f000 fc85 	bl	8002474 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001b72:	2008      	movs	r0, #8
 8001b74:	f000 fc7e 	bl	8002474 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b80:	4b06      	ldr	r3, [pc, #24]	@ (8001b9c <SystemInit+0x20>)
 8001b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b86:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <SystemInit+0x20>)
 8001b88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	@ 0x28
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba6:	f107 0320 	add.w	r3, r7, #32
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
 8001bbc:	611a      	str	r2, [r3, #16]
 8001bbe:	615a      	str	r2, [r3, #20]
 8001bc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bc2:	4b27      	ldr	r3, [pc, #156]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001bc4:	4a27      	ldr	r2, [pc, #156]	@ (8001c64 <MX_TIM3_Init+0xc4>)
 8001bc6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bc8:	4b25      	ldr	r3, [pc, #148]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bce:	4b24      	ldr	r3, [pc, #144]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001bd4:	4b22      	ldr	r3, [pc, #136]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001bd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bda:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bdc:	4b20      	ldr	r3, [pc, #128]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001be2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001be8:	481d      	ldr	r0, [pc, #116]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001bea:	f001 facd 	bl	8003188 <HAL_TIM_PWM_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001bf4:	f7ff feb4 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c00:	f107 0320 	add.w	r3, r7, #32
 8001c04:	4619      	mov	r1, r3
 8001c06:	4816      	ldr	r0, [pc, #88]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001c08:	f001 fde2 	bl	80037d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c12:	f7ff fea5 	bl	8001960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c16:	2360      	movs	r3, #96	@ 0x60
 8001c18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	480c      	ldr	r0, [pc, #48]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001c2e:	f001 fafb 	bl	8003228 <HAL_TIM_PWM_ConfigChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001c38:	f7ff fe92 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c3c:	1d3b      	adds	r3, r7, #4
 8001c3e:	2204      	movs	r2, #4
 8001c40:	4619      	mov	r1, r3
 8001c42:	4807      	ldr	r0, [pc, #28]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001c44:	f001 faf0 	bl	8003228 <HAL_TIM_PWM_ConfigChannel>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001c4e:	f7ff fe87 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c52:	4803      	ldr	r0, [pc, #12]	@ (8001c60 <MX_TIM3_Init+0xc0>)
 8001c54:	f000 f870 	bl	8001d38 <HAL_TIM_MspPostInit>

}
 8001c58:	bf00      	nop
 8001c5a:	3728      	adds	r7, #40	@ 0x28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000174 	.word	0x20000174
 8001c64:	40000400 	.word	0x40000400

08001c68 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <MX_TIM11_Init+0x40>)
 8001c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8001cac <MX_TIM11_Init+0x44>)
 8001c70:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8001c72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca8 <MX_TIM11_Init+0x40>)
 8001c74:	2263      	movs	r2, #99	@ 0x63
 8001c76:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <MX_TIM11_Init+0x40>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <MX_TIM11_Init+0x40>)
 8001c80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c84:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c86:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <MX_TIM11_Init+0x40>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <MX_TIM11_Init+0x40>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001c92:	4805      	ldr	r0, [pc, #20]	@ (8001ca8 <MX_TIM11_Init+0x40>)
 8001c94:	f001 f9ce 	bl	8003034 <HAL_TIM_Base_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001c9e:	f7ff fe5f 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200001bc 	.word	0x200001bc
 8001cac:	40014800 	.word	0x40014800

08001cb0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0b      	ldr	r2, [pc, #44]	@ (8001cec <HAL_TIM_PWM_MspInit+0x3c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d10d      	bne.n	8001cde <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf0 <HAL_TIM_PWM_MspInit+0x40>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	4a09      	ldr	r2, [pc, #36]	@ (8001cf0 <HAL_TIM_PWM_MspInit+0x40>)
 8001ccc:	f043 0302 	orr.w	r3, r3, #2
 8001cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cd2:	4b07      	ldr	r3, [pc, #28]	@ (8001cf0 <HAL_TIM_PWM_MspInit+0x40>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40000400 	.word	0x40000400
 8001cf0:	40023800 	.word	0x40023800

08001cf4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a0b      	ldr	r2, [pc, #44]	@ (8001d30 <HAL_TIM_Base_MspInit+0x3c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d10d      	bne.n	8001d22 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <HAL_TIM_Base_MspInit+0x40>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	4a09      	ldr	r2, [pc, #36]	@ (8001d34 <HAL_TIM_Base_MspInit+0x40>)
 8001d10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d16:	4b07      	ldr	r3, [pc, #28]	@ (8001d34 <HAL_TIM_Base_MspInit+0x40>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8001d22:	bf00      	nop
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	40014800 	.word	0x40014800
 8001d34:	40023800 	.word	0x40023800

08001d38 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 030c 	add.w	r3, r7, #12
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a12      	ldr	r2, [pc, #72]	@ (8001da0 <HAL_TIM_MspPostInit+0x68>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d11d      	bne.n	8001d96 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <HAL_TIM_MspPostInit+0x6c>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	4a10      	ldr	r2, [pc, #64]	@ (8001da4 <HAL_TIM_MspPostInit+0x6c>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <HAL_TIM_MspPostInit+0x6c>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d76:	23c0      	movs	r3, #192	@ 0xc0
 8001d78:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d86:	2302      	movs	r3, #2
 8001d88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8a:	f107 030c 	add.w	r3, r7, #12
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4805      	ldr	r0, [pc, #20]	@ (8001da8 <HAL_TIM_MspPostInit+0x70>)
 8001d92:	f000 f9b9 	bl	8002108 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d96:	bf00      	nop
 8001d98:	3720      	adds	r7, #32
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40000400 	.word	0x40000400
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40020000 	.word	0x40020000

08001dac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001de4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001db0:	f7ff fee4 	bl	8001b7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001db4:	480c      	ldr	r0, [pc, #48]	@ (8001de8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001db6:	490d      	ldr	r1, [pc, #52]	@ (8001dec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001db8:	4a0d      	ldr	r2, [pc, #52]	@ (8001df0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dbc:	e002      	b.n	8001dc4 <LoopCopyDataInit>

08001dbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dc2:	3304      	adds	r3, #4

08001dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc8:	d3f9      	bcc.n	8001dbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dca:	4a0a      	ldr	r2, [pc, #40]	@ (8001df4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dcc:	4c0a      	ldr	r4, [pc, #40]	@ (8001df8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd0:	e001      	b.n	8001dd6 <LoopFillZerobss>

08001dd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd4:	3204      	adds	r2, #4

08001dd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd8:	d3fb      	bcc.n	8001dd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dda:	f001 fd6f 	bl	80038bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dde:	f7ff fd37 	bl	8001850 <main>
  bx  lr    
 8001de2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001de4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001de8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dec:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001df0:	08003974 	.word	0x08003974
  ldr r2, =_sbss
 8001df4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001df8:	20000208 	.word	0x20000208

08001dfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dfc:	e7fe      	b.n	8001dfc <ADC_IRQHandler>
	...

08001e00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e04:	4b0e      	ldr	r3, [pc, #56]	@ (8001e40 <HAL_Init+0x40>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a0d      	ldr	r2, [pc, #52]	@ (8001e40 <HAL_Init+0x40>)
 8001e0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e10:	4b0b      	ldr	r3, [pc, #44]	@ (8001e40 <HAL_Init+0x40>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a0a      	ldr	r2, [pc, #40]	@ (8001e40 <HAL_Init+0x40>)
 8001e16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e1c:	4b08      	ldr	r3, [pc, #32]	@ (8001e40 <HAL_Init+0x40>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a07      	ldr	r2, [pc, #28]	@ (8001e40 <HAL_Init+0x40>)
 8001e22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e28:	2003      	movs	r0, #3
 8001e2a:	f000 f92b 	bl	8002084 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e2e:	200f      	movs	r0, #15
 8001e30:	f000 f808 	bl	8001e44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e34:	f7ff fe36 	bl	8001aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40023c00 	.word	0x40023c00

08001e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e4c:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <HAL_InitTick+0x54>)
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	4b12      	ldr	r3, [pc, #72]	@ (8001e9c <HAL_InitTick+0x58>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	4619      	mov	r1, r3
 8001e56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 f943 	bl	80020ee <HAL_SYSTICK_Config>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e00e      	b.n	8001e90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b0f      	cmp	r3, #15
 8001e76:	d80a      	bhi.n	8001e8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e80:	f000 f90b 	bl	800209a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e84:	4a06      	ldr	r2, [pc, #24]	@ (8001ea0 <HAL_InitTick+0x5c>)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	e000      	b.n	8001e90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	2000007c 	.word	0x2000007c
 8001e9c:	20000084 	.word	0x20000084
 8001ea0:	20000080 	.word	0x20000080

08001ea4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_IncTick+0x20>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <HAL_IncTick+0x24>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	4a04      	ldr	r2, [pc, #16]	@ (8001ec8 <HAL_IncTick+0x24>)
 8001eb6:	6013      	str	r3, [r2, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000084 	.word	0x20000084
 8001ec8:	20000204 	.word	0x20000204

08001ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	@ (8001ee0 <HAL_GetTick+0x14>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000204 	.word	0x20000204

08001ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f28 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f00:	4013      	ands	r3, r2
 8001f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f16:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <__NVIC_SetPriorityGrouping+0x44>)
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	60d3      	str	r3, [r2, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f30:	4b04      	ldr	r3, [pc, #16]	@ (8001f44 <__NVIC_GetPriorityGrouping+0x18>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	0a1b      	lsrs	r3, r3, #8
 8001f36:	f003 0307 	and.w	r3, r3, #7
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	db0b      	blt.n	8001f72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	f003 021f 	and.w	r2, r3, #31
 8001f60:	4907      	ldr	r1, [pc, #28]	@ (8001f80 <__NVIC_EnableIRQ+0x38>)
 8001f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f66:	095b      	lsrs	r3, r3, #5
 8001f68:	2001      	movs	r0, #1
 8001f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000e100 	.word	0xe000e100

08001f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	6039      	str	r1, [r7, #0]
 8001f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	db0a      	blt.n	8001fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	490c      	ldr	r1, [pc, #48]	@ (8001fd0 <__NVIC_SetPriority+0x4c>)
 8001f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa2:	0112      	lsls	r2, r2, #4
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	440b      	add	r3, r1
 8001fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fac:	e00a      	b.n	8001fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	4908      	ldr	r1, [pc, #32]	@ (8001fd4 <__NVIC_SetPriority+0x50>)
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	3b04      	subs	r3, #4
 8001fbc:	0112      	lsls	r2, r2, #4
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	761a      	strb	r2, [r3, #24]
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000e100 	.word	0xe000e100
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b089      	sub	sp, #36	@ 0x24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f1c3 0307 	rsb	r3, r3, #7
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	bf28      	it	cs
 8001ff6:	2304      	movcs	r3, #4
 8001ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	2b06      	cmp	r3, #6
 8002000:	d902      	bls.n	8002008 <NVIC_EncodePriority+0x30>
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	3b03      	subs	r3, #3
 8002006:	e000      	b.n	800200a <NVIC_EncodePriority+0x32>
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800200c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43da      	mvns	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	401a      	ands	r2, r3
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002020:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	fa01 f303 	lsl.w	r3, r1, r3
 800202a:	43d9      	mvns	r1, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002030:	4313      	orrs	r3, r2
         );
}
 8002032:	4618      	mov	r0, r3
 8002034:	3724      	adds	r7, #36	@ 0x24
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
	...

08002040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3b01      	subs	r3, #1
 800204c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002050:	d301      	bcc.n	8002056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002052:	2301      	movs	r3, #1
 8002054:	e00f      	b.n	8002076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002056:	4a0a      	ldr	r2, [pc, #40]	@ (8002080 <SysTick_Config+0x40>)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3b01      	subs	r3, #1
 800205c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800205e:	210f      	movs	r1, #15
 8002060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002064:	f7ff ff8e 	bl	8001f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002068:	4b05      	ldr	r3, [pc, #20]	@ (8002080 <SysTick_Config+0x40>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206e:	4b04      	ldr	r3, [pc, #16]	@ (8002080 <SysTick_Config+0x40>)
 8002070:	2207      	movs	r2, #7
 8002072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	e000e010 	.word	0xe000e010

08002084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ff29 	bl	8001ee4 <__NVIC_SetPriorityGrouping>
}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800209a:	b580      	push	{r7, lr}
 800209c:	b086      	sub	sp, #24
 800209e:	af00      	add	r7, sp, #0
 80020a0:	4603      	mov	r3, r0
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
 80020a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020ac:	f7ff ff3e 	bl	8001f2c <__NVIC_GetPriorityGrouping>
 80020b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	6978      	ldr	r0, [r7, #20]
 80020b8:	f7ff ff8e 	bl	8001fd8 <NVIC_EncodePriority>
 80020bc:	4602      	mov	r2, r0
 80020be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ff5d 	bl	8001f84 <__NVIC_SetPriority>
}
 80020ca:	bf00      	nop
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	4603      	mov	r3, r0
 80020da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff31 	bl	8001f48 <__NVIC_EnableIRQ>
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff ffa2 	bl	8002040 <SysTick_Config>
 80020fc:	4603      	mov	r3, r0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
	...

08002108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002108:	b480      	push	{r7}
 800210a:	b089      	sub	sp, #36	@ 0x24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002116:	2300      	movs	r3, #0
 8002118:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800211e:	2300      	movs	r3, #0
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	e159      	b.n	80023d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002124:	2201      	movs	r2, #1
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	4013      	ands	r3, r2
 8002136:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	429a      	cmp	r2, r3
 800213e:	f040 8148 	bne.w	80023d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 0303 	and.w	r3, r3, #3
 800214a:	2b01      	cmp	r3, #1
 800214c:	d005      	beq.n	800215a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002156:	2b02      	cmp	r3, #2
 8002158:	d130      	bne.n	80021bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	2203      	movs	r2, #3
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	43db      	mvns	r3, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4013      	ands	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	68da      	ldr	r2, [r3, #12]
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002190:	2201      	movs	r2, #1
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4013      	ands	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	091b      	lsrs	r3, r3, #4
 80021a6:	f003 0201 	and.w	r2, r3, #1
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	2b03      	cmp	r3, #3
 80021c6:	d017      	beq.n	80021f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	2203      	movs	r2, #3
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	43db      	mvns	r3, r3
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	4013      	ands	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 0303 	and.w	r3, r3, #3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d123      	bne.n	800224c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	08da      	lsrs	r2, r3, #3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3208      	adds	r2, #8
 800220c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002210:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	220f      	movs	r2, #15
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4013      	ands	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	08da      	lsrs	r2, r3, #3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3208      	adds	r2, #8
 8002246:	69b9      	ldr	r1, [r7, #24]
 8002248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	2203      	movs	r2, #3
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4013      	ands	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 0203 	and.w	r2, r3, #3
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4313      	orrs	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80a2 	beq.w	80023d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	4b57      	ldr	r3, [pc, #348]	@ (80023f0 <HAL_GPIO_Init+0x2e8>)
 8002294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002296:	4a56      	ldr	r2, [pc, #344]	@ (80023f0 <HAL_GPIO_Init+0x2e8>)
 8002298:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800229c:	6453      	str	r3, [r2, #68]	@ 0x44
 800229e:	4b54      	ldr	r3, [pc, #336]	@ (80023f0 <HAL_GPIO_Init+0x2e8>)
 80022a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022aa:	4a52      	ldr	r2, [pc, #328]	@ (80023f4 <HAL_GPIO_Init+0x2ec>)
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	089b      	lsrs	r3, r3, #2
 80022b0:	3302      	adds	r3, #2
 80022b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	220f      	movs	r2, #15
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a49      	ldr	r2, [pc, #292]	@ (80023f8 <HAL_GPIO_Init+0x2f0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d019      	beq.n	800230a <HAL_GPIO_Init+0x202>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a48      	ldr	r2, [pc, #288]	@ (80023fc <HAL_GPIO_Init+0x2f4>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d013      	beq.n	8002306 <HAL_GPIO_Init+0x1fe>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a47      	ldr	r2, [pc, #284]	@ (8002400 <HAL_GPIO_Init+0x2f8>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d00d      	beq.n	8002302 <HAL_GPIO_Init+0x1fa>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a46      	ldr	r2, [pc, #280]	@ (8002404 <HAL_GPIO_Init+0x2fc>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d007      	beq.n	80022fe <HAL_GPIO_Init+0x1f6>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a45      	ldr	r2, [pc, #276]	@ (8002408 <HAL_GPIO_Init+0x300>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d101      	bne.n	80022fa <HAL_GPIO_Init+0x1f2>
 80022f6:	2304      	movs	r3, #4
 80022f8:	e008      	b.n	800230c <HAL_GPIO_Init+0x204>
 80022fa:	2307      	movs	r3, #7
 80022fc:	e006      	b.n	800230c <HAL_GPIO_Init+0x204>
 80022fe:	2303      	movs	r3, #3
 8002300:	e004      	b.n	800230c <HAL_GPIO_Init+0x204>
 8002302:	2302      	movs	r3, #2
 8002304:	e002      	b.n	800230c <HAL_GPIO_Init+0x204>
 8002306:	2301      	movs	r3, #1
 8002308:	e000      	b.n	800230c <HAL_GPIO_Init+0x204>
 800230a:	2300      	movs	r3, #0
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	f002 0203 	and.w	r2, r2, #3
 8002312:	0092      	lsls	r2, r2, #2
 8002314:	4093      	lsls	r3, r2
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4313      	orrs	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800231c:	4935      	ldr	r1, [pc, #212]	@ (80023f4 <HAL_GPIO_Init+0x2ec>)
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	3302      	adds	r3, #2
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800232a:	4b38      	ldr	r3, [pc, #224]	@ (800240c <HAL_GPIO_Init+0x304>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	43db      	mvns	r3, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4013      	ands	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800234e:	4a2f      	ldr	r2, [pc, #188]	@ (800240c <HAL_GPIO_Init+0x304>)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002354:	4b2d      	ldr	r3, [pc, #180]	@ (800240c <HAL_GPIO_Init+0x304>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002378:	4a24      	ldr	r2, [pc, #144]	@ (800240c <HAL_GPIO_Init+0x304>)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800237e:	4b23      	ldr	r3, [pc, #140]	@ (800240c <HAL_GPIO_Init+0x304>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	43db      	mvns	r3, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4013      	ands	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023a2:	4a1a      	ldr	r2, [pc, #104]	@ (800240c <HAL_GPIO_Init+0x304>)
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023a8:	4b18      	ldr	r3, [pc, #96]	@ (800240c <HAL_GPIO_Init+0x304>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023cc:	4a0f      	ldr	r2, [pc, #60]	@ (800240c <HAL_GPIO_Init+0x304>)
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3301      	adds	r3, #1
 80023d6:	61fb      	str	r3, [r7, #28]
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	2b0f      	cmp	r3, #15
 80023dc:	f67f aea2 	bls.w	8002124 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	3724      	adds	r7, #36	@ 0x24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40013800 	.word	0x40013800
 80023f8:	40020000 	.word	0x40020000
 80023fc:	40020400 	.word	0x40020400
 8002400:	40020800 	.word	0x40020800
 8002404:	40020c00 	.word	0x40020c00
 8002408:	40021000 	.word	0x40021000
 800240c:	40013c00 	.word	0x40013c00

08002410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	460b      	mov	r3, r1
 800241a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	691a      	ldr	r2, [r3, #16]
 8002420:	887b      	ldrh	r3, [r7, #2]
 8002422:	4013      	ands	r3, r2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d002      	beq.n	800242e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002428:	2301      	movs	r3, #1
 800242a:	73fb      	strb	r3, [r7, #15]
 800242c:	e001      	b.n	8002432 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800242e:	2300      	movs	r3, #0
 8002430:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	807b      	strh	r3, [r7, #2]
 800244c:	4613      	mov	r3, r2
 800244e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002450:	787b      	ldrb	r3, [r7, #1]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002456:	887a      	ldrh	r2, [r7, #2]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800245c:	e003      	b.n	8002466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800245e:	887b      	ldrh	r3, [r7, #2]
 8002460:	041a      	lsls	r2, r3, #16
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	619a      	str	r2, [r3, #24]
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
	...

08002474 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800247e:	4b08      	ldr	r3, [pc, #32]	@ (80024a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002480:	695a      	ldr	r2, [r3, #20]
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	4013      	ands	r3, r2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d006      	beq.n	8002498 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800248a:	4a05      	ldr	r2, [pc, #20]	@ (80024a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff f9ba 	bl	800180c <HAL_GPIO_EXTI_Callback>
  }
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40013c00 	.word	0x40013c00

080024a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e12b      	b.n	800270e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d106      	bne.n	80024d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff f808 	bl	80014e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2224      	movs	r2, #36	@ 0x24
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f022 0201 	bic.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002506:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002508:	f000 fd80 	bl	800300c <HAL_RCC_GetPCLK1Freq>
 800250c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	4a81      	ldr	r2, [pc, #516]	@ (8002718 <HAL_I2C_Init+0x274>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d807      	bhi.n	8002528 <HAL_I2C_Init+0x84>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	4a80      	ldr	r2, [pc, #512]	@ (800271c <HAL_I2C_Init+0x278>)
 800251c:	4293      	cmp	r3, r2
 800251e:	bf94      	ite	ls
 8002520:	2301      	movls	r3, #1
 8002522:	2300      	movhi	r3, #0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	e006      	b.n	8002536 <HAL_I2C_Init+0x92>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4a7d      	ldr	r2, [pc, #500]	@ (8002720 <HAL_I2C_Init+0x27c>)
 800252c:	4293      	cmp	r3, r2
 800252e:	bf94      	ite	ls
 8002530:	2301      	movls	r3, #1
 8002532:	2300      	movhi	r3, #0
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e0e7      	b.n	800270e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4a78      	ldr	r2, [pc, #480]	@ (8002724 <HAL_I2C_Init+0x280>)
 8002542:	fba2 2303 	umull	r2, r3, r2, r3
 8002546:	0c9b      	lsrs	r3, r3, #18
 8002548:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	430a      	orrs	r2, r1
 800255c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	4a6a      	ldr	r2, [pc, #424]	@ (8002718 <HAL_I2C_Init+0x274>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d802      	bhi.n	8002578 <HAL_I2C_Init+0xd4>
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	3301      	adds	r3, #1
 8002576:	e009      	b.n	800258c <HAL_I2C_Init+0xe8>
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	4a69      	ldr	r2, [pc, #420]	@ (8002728 <HAL_I2C_Init+0x284>)
 8002584:	fba2 2303 	umull	r2, r3, r2, r3
 8002588:	099b      	lsrs	r3, r3, #6
 800258a:	3301      	adds	r3, #1
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6812      	ldr	r2, [r2, #0]
 8002590:	430b      	orrs	r3, r1
 8002592:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800259e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	495c      	ldr	r1, [pc, #368]	@ (8002718 <HAL_I2C_Init+0x274>)
 80025a8:	428b      	cmp	r3, r1
 80025aa:	d819      	bhi.n	80025e0 <HAL_I2C_Init+0x13c>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	1e59      	subs	r1, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80025ba:	1c59      	adds	r1, r3, #1
 80025bc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80025c0:	400b      	ands	r3, r1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00a      	beq.n	80025dc <HAL_I2C_Init+0x138>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	1e59      	subs	r1, r3, #1
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025d4:	3301      	adds	r3, #1
 80025d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025da:	e051      	b.n	8002680 <HAL_I2C_Init+0x1dc>
 80025dc:	2304      	movs	r3, #4
 80025de:	e04f      	b.n	8002680 <HAL_I2C_Init+0x1dc>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d111      	bne.n	800260c <HAL_I2C_Init+0x168>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	1e58      	subs	r0, r3, #1
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6859      	ldr	r1, [r3, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	440b      	add	r3, r1
 80025f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025fa:	3301      	adds	r3, #1
 80025fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002600:	2b00      	cmp	r3, #0
 8002602:	bf0c      	ite	eq
 8002604:	2301      	moveq	r3, #1
 8002606:	2300      	movne	r3, #0
 8002608:	b2db      	uxtb	r3, r3
 800260a:	e012      	b.n	8002632 <HAL_I2C_Init+0x18e>
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	1e58      	subs	r0, r3, #1
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6859      	ldr	r1, [r3, #4]
 8002614:	460b      	mov	r3, r1
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	440b      	add	r3, r1
 800261a:	0099      	lsls	r1, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002622:	3301      	adds	r3, #1
 8002624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002628:	2b00      	cmp	r3, #0
 800262a:	bf0c      	ite	eq
 800262c:	2301      	moveq	r3, #1
 800262e:	2300      	movne	r3, #0
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_I2C_Init+0x196>
 8002636:	2301      	movs	r3, #1
 8002638:	e022      	b.n	8002680 <HAL_I2C_Init+0x1dc>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10e      	bne.n	8002660 <HAL_I2C_Init+0x1bc>
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	1e58      	subs	r0, r3, #1
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6859      	ldr	r1, [r3, #4]
 800264a:	460b      	mov	r3, r1
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	440b      	add	r3, r1
 8002650:	fbb0 f3f3 	udiv	r3, r0, r3
 8002654:	3301      	adds	r3, #1
 8002656:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800265a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800265e:	e00f      	b.n	8002680 <HAL_I2C_Init+0x1dc>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	1e58      	subs	r0, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6859      	ldr	r1, [r3, #4]
 8002668:	460b      	mov	r3, r1
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	0099      	lsls	r1, r3, #2
 8002670:	440b      	add	r3, r1
 8002672:	fbb0 f3f3 	udiv	r3, r0, r3
 8002676:	3301      	adds	r3, #1
 8002678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800267c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	6809      	ldr	r1, [r1, #0]
 8002684:	4313      	orrs	r3, r2
 8002686:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69da      	ldr	r2, [r3, #28]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80026ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6911      	ldr	r1, [r2, #16]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68d2      	ldr	r2, [r2, #12]
 80026ba:	4311      	orrs	r1, r2
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6812      	ldr	r2, [r2, #0]
 80026c0:	430b      	orrs	r3, r1
 80026c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	695a      	ldr	r2, [r3, #20]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	431a      	orrs	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	430a      	orrs	r2, r1
 80026de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0201 	orr.w	r2, r2, #1
 80026ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2220      	movs	r2, #32
 80026fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	000186a0 	.word	0x000186a0
 800271c:	001e847f 	.word	0x001e847f
 8002720:	003d08ff 	.word	0x003d08ff
 8002724:	431bde83 	.word	0x431bde83
 8002728:	10624dd3 	.word	0x10624dd3

0800272c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e267      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d075      	beq.n	8002836 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800274a:	4b88      	ldr	r3, [pc, #544]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	2b04      	cmp	r3, #4
 8002754:	d00c      	beq.n	8002770 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002756:	4b85      	ldr	r3, [pc, #532]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800275e:	2b08      	cmp	r3, #8
 8002760:	d112      	bne.n	8002788 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002762:	4b82      	ldr	r3, [pc, #520]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800276a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800276e:	d10b      	bne.n	8002788 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002770:	4b7e      	ldr	r3, [pc, #504]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d05b      	beq.n	8002834 <HAL_RCC_OscConfig+0x108>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d157      	bne.n	8002834 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e242      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002790:	d106      	bne.n	80027a0 <HAL_RCC_OscConfig+0x74>
 8002792:	4b76      	ldr	r3, [pc, #472]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a75      	ldr	r2, [pc, #468]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	e01d      	b.n	80027dc <HAL_RCC_OscConfig+0xb0>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027a8:	d10c      	bne.n	80027c4 <HAL_RCC_OscConfig+0x98>
 80027aa:	4b70      	ldr	r3, [pc, #448]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a6f      	ldr	r2, [pc, #444]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	4b6d      	ldr	r3, [pc, #436]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a6c      	ldr	r2, [pc, #432]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c0:	6013      	str	r3, [r2, #0]
 80027c2:	e00b      	b.n	80027dc <HAL_RCC_OscConfig+0xb0>
 80027c4:	4b69      	ldr	r3, [pc, #420]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a68      	ldr	r2, [pc, #416]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027ce:	6013      	str	r3, [r2, #0]
 80027d0:	4b66      	ldr	r3, [pc, #408]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a65      	ldr	r2, [pc, #404]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80027d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d013      	beq.n	800280c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e4:	f7ff fb72 	bl	8001ecc <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027ec:	f7ff fb6e 	bl	8001ecc <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b64      	cmp	r3, #100	@ 0x64
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e207      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027fe:	4b5b      	ldr	r3, [pc, #364]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0f0      	beq.n	80027ec <HAL_RCC_OscConfig+0xc0>
 800280a:	e014      	b.n	8002836 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280c:	f7ff fb5e 	bl	8001ecc <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002814:	f7ff fb5a 	bl	8001ecc <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b64      	cmp	r3, #100	@ 0x64
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e1f3      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002826:	4b51      	ldr	r3, [pc, #324]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f0      	bne.n	8002814 <HAL_RCC_OscConfig+0xe8>
 8002832:	e000      	b.n	8002836 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002834:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d063      	beq.n	800290a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002842:	4b4a      	ldr	r3, [pc, #296]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 030c 	and.w	r3, r3, #12
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00b      	beq.n	8002866 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800284e:	4b47      	ldr	r3, [pc, #284]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002856:	2b08      	cmp	r3, #8
 8002858:	d11c      	bne.n	8002894 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800285a:	4b44      	ldr	r3, [pc, #272]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d116      	bne.n	8002894 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002866:	4b41      	ldr	r3, [pc, #260]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d005      	beq.n	800287e <HAL_RCC_OscConfig+0x152>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d001      	beq.n	800287e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e1c7      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800287e:	4b3b      	ldr	r3, [pc, #236]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	4937      	ldr	r1, [pc, #220]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 800288e:	4313      	orrs	r3, r2
 8002890:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002892:	e03a      	b.n	800290a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d020      	beq.n	80028de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800289c:	4b34      	ldr	r3, [pc, #208]	@ (8002970 <HAL_RCC_OscConfig+0x244>)
 800289e:	2201      	movs	r2, #1
 80028a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a2:	f7ff fb13 	bl	8001ecc <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028aa:	f7ff fb0f 	bl	8001ecc <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e1a8      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028bc:	4b2b      	ldr	r3, [pc, #172]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d0f0      	beq.n	80028aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028c8:	4b28      	ldr	r3, [pc, #160]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	4925      	ldr	r1, [pc, #148]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	600b      	str	r3, [r1, #0]
 80028dc:	e015      	b.n	800290a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028de:	4b24      	ldr	r3, [pc, #144]	@ (8002970 <HAL_RCC_OscConfig+0x244>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e4:	f7ff faf2 	bl	8001ecc <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ec:	f7ff faee 	bl	8001ecc <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e187      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028fe:	4b1b      	ldr	r3, [pc, #108]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f0      	bne.n	80028ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b00      	cmp	r3, #0
 8002914:	d036      	beq.n	8002984 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d016      	beq.n	800294c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800291e:	4b15      	ldr	r3, [pc, #84]	@ (8002974 <HAL_RCC_OscConfig+0x248>)
 8002920:	2201      	movs	r2, #1
 8002922:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002924:	f7ff fad2 	bl	8001ecc <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800292c:	f7ff face 	bl	8001ecc <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e167      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800293e:	4b0b      	ldr	r3, [pc, #44]	@ (800296c <HAL_RCC_OscConfig+0x240>)
 8002940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f0      	beq.n	800292c <HAL_RCC_OscConfig+0x200>
 800294a:	e01b      	b.n	8002984 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800294c:	4b09      	ldr	r3, [pc, #36]	@ (8002974 <HAL_RCC_OscConfig+0x248>)
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002952:	f7ff fabb 	bl	8001ecc <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002958:	e00e      	b.n	8002978 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800295a:	f7ff fab7 	bl	8001ecc <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d907      	bls.n	8002978 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e150      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
 800296c:	40023800 	.word	0x40023800
 8002970:	42470000 	.word	0x42470000
 8002974:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002978:	4b88      	ldr	r3, [pc, #544]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 800297a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1ea      	bne.n	800295a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 8097 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002992:	2300      	movs	r3, #0
 8002994:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002996:	4b81      	ldr	r3, [pc, #516]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10f      	bne.n	80029c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	60bb      	str	r3, [r7, #8]
 80029a6:	4b7d      	ldr	r3, [pc, #500]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	4a7c      	ldr	r2, [pc, #496]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 80029ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029b2:	4b7a      	ldr	r3, [pc, #488]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ba:	60bb      	str	r3, [r7, #8]
 80029bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029be:	2301      	movs	r3, #1
 80029c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029c2:	4b77      	ldr	r3, [pc, #476]	@ (8002ba0 <HAL_RCC_OscConfig+0x474>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d118      	bne.n	8002a00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ce:	4b74      	ldr	r3, [pc, #464]	@ (8002ba0 <HAL_RCC_OscConfig+0x474>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a73      	ldr	r2, [pc, #460]	@ (8002ba0 <HAL_RCC_OscConfig+0x474>)
 80029d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029da:	f7ff fa77 	bl	8001ecc <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029e2:	f7ff fa73 	bl	8001ecc <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e10c      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f4:	4b6a      	ldr	r3, [pc, #424]	@ (8002ba0 <HAL_RCC_OscConfig+0x474>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d106      	bne.n	8002a16 <HAL_RCC_OscConfig+0x2ea>
 8002a08:	4b64      	ldr	r3, [pc, #400]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a0c:	4a63      	ldr	r2, [pc, #396]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a14:	e01c      	b.n	8002a50 <HAL_RCC_OscConfig+0x324>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	2b05      	cmp	r3, #5
 8002a1c:	d10c      	bne.n	8002a38 <HAL_RCC_OscConfig+0x30c>
 8002a1e:	4b5f      	ldr	r3, [pc, #380]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a22:	4a5e      	ldr	r2, [pc, #376]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a24:	f043 0304 	orr.w	r3, r3, #4
 8002a28:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a2a:	4b5c      	ldr	r3, [pc, #368]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a2e:	4a5b      	ldr	r2, [pc, #364]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a36:	e00b      	b.n	8002a50 <HAL_RCC_OscConfig+0x324>
 8002a38:	4b58      	ldr	r3, [pc, #352]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3c:	4a57      	ldr	r2, [pc, #348]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a3e:	f023 0301 	bic.w	r3, r3, #1
 8002a42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a44:	4b55      	ldr	r3, [pc, #340]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a48:	4a54      	ldr	r2, [pc, #336]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a4a:	f023 0304 	bic.w	r3, r3, #4
 8002a4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d015      	beq.n	8002a84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a58:	f7ff fa38 	bl	8001ecc <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a5e:	e00a      	b.n	8002a76 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a60:	f7ff fa34 	bl	8001ecc <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e0cb      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a76:	4b49      	ldr	r3, [pc, #292]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0ee      	beq.n	8002a60 <HAL_RCC_OscConfig+0x334>
 8002a82:	e014      	b.n	8002aae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a84:	f7ff fa22 	bl	8001ecc <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a8a:	e00a      	b.n	8002aa2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a8c:	f7ff fa1e 	bl	8001ecc <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e0b5      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aa2:	4b3e      	ldr	r3, [pc, #248]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1ee      	bne.n	8002a8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002aae:	7dfb      	ldrb	r3, [r7, #23]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d105      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ab4:	4b39      	ldr	r3, [pc, #228]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab8:	4a38      	ldr	r2, [pc, #224]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002aba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002abe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f000 80a1 	beq.w	8002c0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002aca:	4b34      	ldr	r3, [pc, #208]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 030c 	and.w	r3, r3, #12
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d05c      	beq.n	8002b90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d141      	bne.n	8002b62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ade:	4b31      	ldr	r3, [pc, #196]	@ (8002ba4 <HAL_RCC_OscConfig+0x478>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae4:	f7ff f9f2 	bl	8001ecc <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aec:	f7ff f9ee 	bl	8001ecc <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e087      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002afe:	4b27      	ldr	r3, [pc, #156]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1f0      	bne.n	8002aec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69da      	ldr	r2, [r3, #28]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b18:	019b      	lsls	r3, r3, #6
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b20:	085b      	lsrs	r3, r3, #1
 8002b22:	3b01      	subs	r3, #1
 8002b24:	041b      	lsls	r3, r3, #16
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2c:	061b      	lsls	r3, r3, #24
 8002b2e:	491b      	ldr	r1, [pc, #108]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b34:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba4 <HAL_RCC_OscConfig+0x478>)
 8002b36:	2201      	movs	r2, #1
 8002b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3a:	f7ff f9c7 	bl	8001ecc <HAL_GetTick>
 8002b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b40:	e008      	b.n	8002b54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b42:	f7ff f9c3 	bl	8001ecc <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e05c      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b54:	4b11      	ldr	r3, [pc, #68]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0f0      	beq.n	8002b42 <HAL_RCC_OscConfig+0x416>
 8002b60:	e054      	b.n	8002c0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b62:	4b10      	ldr	r3, [pc, #64]	@ (8002ba4 <HAL_RCC_OscConfig+0x478>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b68:	f7ff f9b0 	bl	8001ecc <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b70:	f7ff f9ac 	bl	8001ecc <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e045      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b82:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <HAL_RCC_OscConfig+0x470>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1f0      	bne.n	8002b70 <HAL_RCC_OscConfig+0x444>
 8002b8e:	e03d      	b.n	8002c0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d107      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e038      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	40007000 	.word	0x40007000
 8002ba4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <HAL_RCC_OscConfig+0x4ec>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d028      	beq.n	8002c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d121      	bne.n	8002c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d11a      	bne.n	8002c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002bd8:	4013      	ands	r3, r2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d111      	bne.n	8002c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bee:	085b      	lsrs	r3, r3, #1
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d107      	bne.n	8002c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e000      	b.n	8002c0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40023800 	.word	0x40023800

08002c1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e0cc      	b.n	8002dca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c30:	4b68      	ldr	r3, [pc, #416]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d90c      	bls.n	8002c58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3e:	4b65      	ldr	r3, [pc, #404]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c46:	4b63      	ldr	r3, [pc, #396]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0b8      	b.n	8002dca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d020      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d005      	beq.n	8002c7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c70:	4b59      	ldr	r3, [pc, #356]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	4a58      	ldr	r2, [pc, #352]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0308 	and.w	r3, r3, #8
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d005      	beq.n	8002c94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c88:	4b53      	ldr	r3, [pc, #332]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	4a52      	ldr	r2, [pc, #328]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c94:	4b50      	ldr	r3, [pc, #320]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	494d      	ldr	r1, [pc, #308]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d044      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d107      	bne.n	8002cca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cba:	4b47      	ldr	r3, [pc, #284]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d119      	bne.n	8002cfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e07f      	b.n	8002dca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d003      	beq.n	8002cda <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cd6:	2b03      	cmp	r3, #3
 8002cd8:	d107      	bne.n	8002cea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cda:	4b3f      	ldr	r3, [pc, #252]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d109      	bne.n	8002cfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e06f      	b.n	8002dca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cea:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e067      	b.n	8002dca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cfa:	4b37      	ldr	r3, [pc, #220]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f023 0203 	bic.w	r2, r3, #3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	4934      	ldr	r1, [pc, #208]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d0c:	f7ff f8de 	bl	8001ecc <HAL_GetTick>
 8002d10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d12:	e00a      	b.n	8002d2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d14:	f7ff f8da 	bl	8001ecc <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e04f      	b.n	8002dca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 020c 	and.w	r2, r3, #12
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d1eb      	bne.n	8002d14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d3c:	4b25      	ldr	r3, [pc, #148]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d20c      	bcs.n	8002d64 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d4a:	4b22      	ldr	r3, [pc, #136]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	b2d2      	uxtb	r2, r2
 8002d50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d52:	4b20      	ldr	r3, [pc, #128]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	683a      	ldr	r2, [r7, #0]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d001      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e032      	b.n	8002dca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0304 	and.w	r3, r3, #4
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d008      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d70:	4b19      	ldr	r3, [pc, #100]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	4916      	ldr	r1, [pc, #88]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d009      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d8e:	4b12      	ldr	r3, [pc, #72]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	490e      	ldr	r1, [pc, #56]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002da2:	f000 f821 	bl	8002de8 <HAL_RCC_GetSysClockFreq>
 8002da6:	4602      	mov	r2, r0
 8002da8:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	091b      	lsrs	r3, r3, #4
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	490a      	ldr	r1, [pc, #40]	@ (8002ddc <HAL_RCC_ClockConfig+0x1c0>)
 8002db4:	5ccb      	ldrb	r3, [r1, r3]
 8002db6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dba:	4a09      	ldr	r2, [pc, #36]	@ (8002de0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002dbe:	4b09      	ldr	r3, [pc, #36]	@ (8002de4 <HAL_RCC_ClockConfig+0x1c8>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7ff f83e 	bl	8001e44 <HAL_InitTick>

  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40023c00 	.word	0x40023c00
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	0800394c 	.word	0x0800394c
 8002de0:	2000007c 	.word	0x2000007c
 8002de4:	20000080 	.word	0x20000080

08002de8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dec:	b094      	sub	sp, #80	@ 0x50
 8002dee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002df4:	2300      	movs	r3, #0
 8002df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e00:	4b79      	ldr	r3, [pc, #484]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f003 030c 	and.w	r3, r3, #12
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	d00d      	beq.n	8002e28 <HAL_RCC_GetSysClockFreq+0x40>
 8002e0c:	2b08      	cmp	r3, #8
 8002e0e:	f200 80e1 	bhi.w	8002fd4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d002      	beq.n	8002e1c <HAL_RCC_GetSysClockFreq+0x34>
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d003      	beq.n	8002e22 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e1a:	e0db      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e1c:	4b73      	ldr	r3, [pc, #460]	@ (8002fec <HAL_RCC_GetSysClockFreq+0x204>)
 8002e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e20:	e0db      	b.n	8002fda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e22:	4b73      	ldr	r3, [pc, #460]	@ (8002ff0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e26:	e0d8      	b.n	8002fda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e28:	4b6f      	ldr	r3, [pc, #444]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e30:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e32:	4b6d      	ldr	r3, [pc, #436]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d063      	beq.n	8002f06 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e3e:	4b6a      	ldr	r3, [pc, #424]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	099b      	lsrs	r3, r3, #6
 8002e44:	2200      	movs	r2, #0
 8002e46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e48:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e50:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e52:	2300      	movs	r3, #0
 8002e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e56:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e5a:	4622      	mov	r2, r4
 8002e5c:	462b      	mov	r3, r5
 8002e5e:	f04f 0000 	mov.w	r0, #0
 8002e62:	f04f 0100 	mov.w	r1, #0
 8002e66:	0159      	lsls	r1, r3, #5
 8002e68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e6c:	0150      	lsls	r0, r2, #5
 8002e6e:	4602      	mov	r2, r0
 8002e70:	460b      	mov	r3, r1
 8002e72:	4621      	mov	r1, r4
 8002e74:	1a51      	subs	r1, r2, r1
 8002e76:	6139      	str	r1, [r7, #16]
 8002e78:	4629      	mov	r1, r5
 8002e7a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e8c:	4659      	mov	r1, fp
 8002e8e:	018b      	lsls	r3, r1, #6
 8002e90:	4651      	mov	r1, sl
 8002e92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e96:	4651      	mov	r1, sl
 8002e98:	018a      	lsls	r2, r1, #6
 8002e9a:	4651      	mov	r1, sl
 8002e9c:	ebb2 0801 	subs.w	r8, r2, r1
 8002ea0:	4659      	mov	r1, fp
 8002ea2:	eb63 0901 	sbc.w	r9, r3, r1
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	f04f 0300 	mov.w	r3, #0
 8002eae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002eb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002eb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002eba:	4690      	mov	r8, r2
 8002ebc:	4699      	mov	r9, r3
 8002ebe:	4623      	mov	r3, r4
 8002ec0:	eb18 0303 	adds.w	r3, r8, r3
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	462b      	mov	r3, r5
 8002ec8:	eb49 0303 	adc.w	r3, r9, r3
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	f04f 0200 	mov.w	r2, #0
 8002ed2:	f04f 0300 	mov.w	r3, #0
 8002ed6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002eda:	4629      	mov	r1, r5
 8002edc:	024b      	lsls	r3, r1, #9
 8002ede:	4621      	mov	r1, r4
 8002ee0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ee4:	4621      	mov	r1, r4
 8002ee6:	024a      	lsls	r2, r1, #9
 8002ee8:	4610      	mov	r0, r2
 8002eea:	4619      	mov	r1, r3
 8002eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002eee:	2200      	movs	r2, #0
 8002ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ef2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ef4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ef8:	f7fd f96e 	bl	80001d8 <__aeabi_uldivmod>
 8002efc:	4602      	mov	r2, r0
 8002efe:	460b      	mov	r3, r1
 8002f00:	4613      	mov	r3, r2
 8002f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f04:	e058      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f06:	4b38      	ldr	r3, [pc, #224]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	099b      	lsrs	r3, r3, #6
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	4618      	mov	r0, r3
 8002f10:	4611      	mov	r1, r2
 8002f12:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f16:	623b      	str	r3, [r7, #32]
 8002f18:	2300      	movs	r3, #0
 8002f1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f1c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f20:	4642      	mov	r2, r8
 8002f22:	464b      	mov	r3, r9
 8002f24:	f04f 0000 	mov.w	r0, #0
 8002f28:	f04f 0100 	mov.w	r1, #0
 8002f2c:	0159      	lsls	r1, r3, #5
 8002f2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f32:	0150      	lsls	r0, r2, #5
 8002f34:	4602      	mov	r2, r0
 8002f36:	460b      	mov	r3, r1
 8002f38:	4641      	mov	r1, r8
 8002f3a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f3e:	4649      	mov	r1, r9
 8002f40:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f44:	f04f 0200 	mov.w	r2, #0
 8002f48:	f04f 0300 	mov.w	r3, #0
 8002f4c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f50:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f54:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f58:	ebb2 040a 	subs.w	r4, r2, sl
 8002f5c:	eb63 050b 	sbc.w	r5, r3, fp
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	00eb      	lsls	r3, r5, #3
 8002f6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f6e:	00e2      	lsls	r2, r4, #3
 8002f70:	4614      	mov	r4, r2
 8002f72:	461d      	mov	r5, r3
 8002f74:	4643      	mov	r3, r8
 8002f76:	18e3      	adds	r3, r4, r3
 8002f78:	603b      	str	r3, [r7, #0]
 8002f7a:	464b      	mov	r3, r9
 8002f7c:	eb45 0303 	adc.w	r3, r5, r3
 8002f80:	607b      	str	r3, [r7, #4]
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	f04f 0300 	mov.w	r3, #0
 8002f8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f8e:	4629      	mov	r1, r5
 8002f90:	028b      	lsls	r3, r1, #10
 8002f92:	4621      	mov	r1, r4
 8002f94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f98:	4621      	mov	r1, r4
 8002f9a:	028a      	lsls	r2, r1, #10
 8002f9c:	4610      	mov	r0, r2
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	61bb      	str	r3, [r7, #24]
 8002fa6:	61fa      	str	r2, [r7, #28]
 8002fa8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fac:	f7fd f914 	bl	80001d8 <__aeabi_uldivmod>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	0c1b      	lsrs	r3, r3, #16
 8002fbe:	f003 0303 	and.w	r3, r3, #3
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002fc8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fd2:	e002      	b.n	8002fda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fd4:	4b05      	ldr	r3, [pc, #20]	@ (8002fec <HAL_RCC_GetSysClockFreq+0x204>)
 8002fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3750      	adds	r7, #80	@ 0x50
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	00f42400 	.word	0x00f42400
 8002ff0:	007a1200 	.word	0x007a1200

08002ff4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ff8:	4b03      	ldr	r3, [pc, #12]	@ (8003008 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	2000007c 	.word	0x2000007c

0800300c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003010:	f7ff fff0 	bl	8002ff4 <HAL_RCC_GetHCLKFreq>
 8003014:	4602      	mov	r2, r0
 8003016:	4b05      	ldr	r3, [pc, #20]	@ (800302c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	0a9b      	lsrs	r3, r3, #10
 800301c:	f003 0307 	and.w	r3, r3, #7
 8003020:	4903      	ldr	r1, [pc, #12]	@ (8003030 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003022:	5ccb      	ldrb	r3, [r1, r3]
 8003024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003028:	4618      	mov	r0, r3
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40023800 	.word	0x40023800
 8003030:	0800395c 	.word	0x0800395c

08003034 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e041      	b.n	80030ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d106      	bne.n	8003060 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7fe fe4a 	bl	8001cf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3304      	adds	r3, #4
 8003070:	4619      	mov	r1, r3
 8003072:	4610      	mov	r0, r2
 8003074:	f000 f99a 	bl	80033ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
	...

080030d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d001      	beq.n	80030ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e03c      	b.n	8003166 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2202      	movs	r2, #2
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003174 <HAL_TIM_Base_Start+0xa0>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d018      	beq.n	8003130 <HAL_TIM_Base_Start+0x5c>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003106:	d013      	beq.n	8003130 <HAL_TIM_Base_Start+0x5c>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1a      	ldr	r2, [pc, #104]	@ (8003178 <HAL_TIM_Base_Start+0xa4>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d00e      	beq.n	8003130 <HAL_TIM_Base_Start+0x5c>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a19      	ldr	r2, [pc, #100]	@ (800317c <HAL_TIM_Base_Start+0xa8>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d009      	beq.n	8003130 <HAL_TIM_Base_Start+0x5c>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a17      	ldr	r2, [pc, #92]	@ (8003180 <HAL_TIM_Base_Start+0xac>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d004      	beq.n	8003130 <HAL_TIM_Base_Start+0x5c>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a16      	ldr	r2, [pc, #88]	@ (8003184 <HAL_TIM_Base_Start+0xb0>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d111      	bne.n	8003154 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2b06      	cmp	r3, #6
 8003140:	d010      	beq.n	8003164 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f042 0201 	orr.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003152:	e007      	b.n	8003164 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f042 0201 	orr.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3714      	adds	r7, #20
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	40010000 	.word	0x40010000
 8003178:	40000400 	.word	0x40000400
 800317c:	40000800 	.word	0x40000800
 8003180:	40000c00 	.word	0x40000c00
 8003184:	40014000 	.word	0x40014000

08003188 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e041      	b.n	800321e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fe fd7e 	bl	8001cb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3304      	adds	r3, #4
 80031c4:	4619      	mov	r1, r3
 80031c6:	4610      	mov	r0, r2
 80031c8:	f000 f8f0 	bl	80033ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003234:	2300      	movs	r3, #0
 8003236:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800323e:	2b01      	cmp	r3, #1
 8003240:	d101      	bne.n	8003246 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003242:	2302      	movs	r3, #2
 8003244:	e0ae      	b.n	80033a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b0c      	cmp	r3, #12
 8003252:	f200 809f 	bhi.w	8003394 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003256:	a201      	add	r2, pc, #4	@ (adr r2, 800325c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325c:	08003291 	.word	0x08003291
 8003260:	08003395 	.word	0x08003395
 8003264:	08003395 	.word	0x08003395
 8003268:	08003395 	.word	0x08003395
 800326c:	080032d1 	.word	0x080032d1
 8003270:	08003395 	.word	0x08003395
 8003274:	08003395 	.word	0x08003395
 8003278:	08003395 	.word	0x08003395
 800327c:	08003313 	.word	0x08003313
 8003280:	08003395 	.word	0x08003395
 8003284:	08003395 	.word	0x08003395
 8003288:	08003395 	.word	0x08003395
 800328c:	08003353 	.word	0x08003353
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68b9      	ldr	r1, [r7, #8]
 8003296:	4618      	mov	r0, r3
 8003298:	f000 f90e 	bl	80034b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	699a      	ldr	r2, [r3, #24]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 0208 	orr.w	r2, r2, #8
 80032aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	699a      	ldr	r2, [r3, #24]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f022 0204 	bic.w	r2, r2, #4
 80032ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6999      	ldr	r1, [r3, #24]
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	691a      	ldr	r2, [r3, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	619a      	str	r2, [r3, #24]
      break;
 80032ce:	e064      	b.n	800339a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68b9      	ldr	r1, [r7, #8]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 f954 	bl	8003584 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	699a      	ldr	r2, [r3, #24]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	699a      	ldr	r2, [r3, #24]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6999      	ldr	r1, [r3, #24]
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	021a      	lsls	r2, r3, #8
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	619a      	str	r2, [r3, #24]
      break;
 8003310:	e043      	b.n	800339a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68b9      	ldr	r1, [r7, #8]
 8003318:	4618      	mov	r0, r3
 800331a:	f000 f99f 	bl	800365c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	69da      	ldr	r2, [r3, #28]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0208 	orr.w	r2, r2, #8
 800332c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	69da      	ldr	r2, [r3, #28]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0204 	bic.w	r2, r2, #4
 800333c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69d9      	ldr	r1, [r3, #28]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	691a      	ldr	r2, [r3, #16]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	61da      	str	r2, [r3, #28]
      break;
 8003350:	e023      	b.n	800339a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68b9      	ldr	r1, [r7, #8]
 8003358:	4618      	mov	r0, r3
 800335a:	f000 f9e9 	bl	8003730 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	69da      	ldr	r2, [r3, #28]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800336c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	69da      	ldr	r2, [r3, #28]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800337c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	69d9      	ldr	r1, [r3, #28]
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	021a      	lsls	r2, r3, #8
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	61da      	str	r2, [r3, #28]
      break;
 8003392:	e002      	b.n	800339a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	75fb      	strb	r3, [r7, #23]
      break;
 8003398:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80033a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a37      	ldr	r2, [pc, #220]	@ (800349c <TIM_Base_SetConfig+0xf0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00f      	beq.n	80033e4 <TIM_Base_SetConfig+0x38>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ca:	d00b      	beq.n	80033e4 <TIM_Base_SetConfig+0x38>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a34      	ldr	r2, [pc, #208]	@ (80034a0 <TIM_Base_SetConfig+0xf4>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d007      	beq.n	80033e4 <TIM_Base_SetConfig+0x38>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a33      	ldr	r2, [pc, #204]	@ (80034a4 <TIM_Base_SetConfig+0xf8>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d003      	beq.n	80033e4 <TIM_Base_SetConfig+0x38>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a32      	ldr	r2, [pc, #200]	@ (80034a8 <TIM_Base_SetConfig+0xfc>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d108      	bne.n	80033f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a28      	ldr	r2, [pc, #160]	@ (800349c <TIM_Base_SetConfig+0xf0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d01b      	beq.n	8003436 <TIM_Base_SetConfig+0x8a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003404:	d017      	beq.n	8003436 <TIM_Base_SetConfig+0x8a>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a25      	ldr	r2, [pc, #148]	@ (80034a0 <TIM_Base_SetConfig+0xf4>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d013      	beq.n	8003436 <TIM_Base_SetConfig+0x8a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a24      	ldr	r2, [pc, #144]	@ (80034a4 <TIM_Base_SetConfig+0xf8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d00f      	beq.n	8003436 <TIM_Base_SetConfig+0x8a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a23      	ldr	r2, [pc, #140]	@ (80034a8 <TIM_Base_SetConfig+0xfc>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d00b      	beq.n	8003436 <TIM_Base_SetConfig+0x8a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a22      	ldr	r2, [pc, #136]	@ (80034ac <TIM_Base_SetConfig+0x100>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d007      	beq.n	8003436 <TIM_Base_SetConfig+0x8a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a21      	ldr	r2, [pc, #132]	@ (80034b0 <TIM_Base_SetConfig+0x104>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d003      	beq.n	8003436 <TIM_Base_SetConfig+0x8a>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a20      	ldr	r2, [pc, #128]	@ (80034b4 <TIM_Base_SetConfig+0x108>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d108      	bne.n	8003448 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800343c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4313      	orrs	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	4313      	orrs	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a0c      	ldr	r2, [pc, #48]	@ (800349c <TIM_Base_SetConfig+0xf0>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d103      	bne.n	8003476 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	691a      	ldr	r2, [r3, #16]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f043 0204 	orr.w	r2, r3, #4
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	601a      	str	r2, [r3, #0]
}
 800348e:	bf00      	nop
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40010000 	.word	0x40010000
 80034a0:	40000400 	.word	0x40000400
 80034a4:	40000800 	.word	0x40000800
 80034a8:	40000c00 	.word	0x40000c00
 80034ac:	40014000 	.word	0x40014000
 80034b0:	40014400 	.word	0x40014400
 80034b4:	40014800 	.word	0x40014800

080034b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	f023 0201 	bic.w	r2, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f023 0303 	bic.w	r3, r3, #3
 80034ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f023 0302 	bic.w	r3, r3, #2
 8003500:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	4313      	orrs	r3, r2
 800350a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a1c      	ldr	r2, [pc, #112]	@ (8003580 <TIM_OC1_SetConfig+0xc8>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d10c      	bne.n	800352e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f023 0308 	bic.w	r3, r3, #8
 800351a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	4313      	orrs	r3, r2
 8003524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f023 0304 	bic.w	r3, r3, #4
 800352c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a13      	ldr	r2, [pc, #76]	@ (8003580 <TIM_OC1_SetConfig+0xc8>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d111      	bne.n	800355a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800353c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003544:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	4313      	orrs	r3, r2
 800354e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	693a      	ldr	r2, [r7, #16]
 8003556:	4313      	orrs	r3, r2
 8003558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	621a      	str	r2, [r3, #32]
}
 8003574:	bf00      	nop
 8003576:	371c      	adds	r7, #28
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	40010000 	.word	0x40010000

08003584 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003584:	b480      	push	{r7}
 8003586:	b087      	sub	sp, #28
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f023 0210 	bic.w	r2, r3, #16
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f023 0320 	bic.w	r3, r3, #32
 80035ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	011b      	lsls	r3, r3, #4
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	4313      	orrs	r3, r2
 80035da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a1e      	ldr	r2, [pc, #120]	@ (8003658 <TIM_OC2_SetConfig+0xd4>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d10d      	bne.n	8003600 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a15      	ldr	r2, [pc, #84]	@ (8003658 <TIM_OC2_SetConfig+0xd4>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d113      	bne.n	8003630 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800360e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003616:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	621a      	str	r2, [r3, #32]
}
 800364a:	bf00      	nop
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40010000 	.word	0x40010000

0800365c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800368a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f023 0303 	bic.w	r3, r3, #3
 8003692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	4313      	orrs	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80036a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	021b      	lsls	r3, r3, #8
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a1d      	ldr	r2, [pc, #116]	@ (800372c <TIM_OC3_SetConfig+0xd0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d10d      	bne.n	80036d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80036c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	021b      	lsls	r3, r3, #8
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80036d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a14      	ldr	r2, [pc, #80]	@ (800372c <TIM_OC3_SetConfig+0xd0>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d113      	bne.n	8003706 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	4313      	orrs	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	621a      	str	r2, [r3, #32]
}
 8003720:	bf00      	nop
 8003722:	371c      	adds	r7, #28
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	40010000 	.word	0x40010000

08003730 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003730:	b480      	push	{r7}
 8003732:	b087      	sub	sp, #28
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	69db      	ldr	r3, [r3, #28]
 8003756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800375e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003766:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	021b      	lsls	r3, r3, #8
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	4313      	orrs	r3, r2
 8003772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800377a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	031b      	lsls	r3, r3, #12
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	4313      	orrs	r3, r2
 8003786:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a10      	ldr	r2, [pc, #64]	@ (80037cc <TIM_OC4_SetConfig+0x9c>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d109      	bne.n	80037a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003796:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	019b      	lsls	r3, r3, #6
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	621a      	str	r2, [r3, #32]
}
 80037be:	bf00      	nop
 80037c0:	371c      	adds	r7, #28
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	40010000 	.word	0x40010000

080037d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e050      	b.n	800388a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800380e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1c      	ldr	r2, [pc, #112]	@ (8003898 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d018      	beq.n	800385e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003834:	d013      	beq.n	800385e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a18      	ldr	r2, [pc, #96]	@ (800389c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d00e      	beq.n	800385e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a16      	ldr	r2, [pc, #88]	@ (80038a0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d009      	beq.n	800385e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a15      	ldr	r2, [pc, #84]	@ (80038a4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d004      	beq.n	800385e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a13      	ldr	r2, [pc, #76]	@ (80038a8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d10c      	bne.n	8003878 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003864:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	68ba      	ldr	r2, [r7, #8]
 800386c:	4313      	orrs	r3, r2
 800386e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40010000 	.word	0x40010000
 800389c:	40000400 	.word	0x40000400
 80038a0:	40000800 	.word	0x40000800
 80038a4:	40000c00 	.word	0x40000c00
 80038a8:	40014000 	.word	0x40014000

080038ac <memset>:
 80038ac:	4402      	add	r2, r0
 80038ae:	4603      	mov	r3, r0
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d100      	bne.n	80038b6 <memset+0xa>
 80038b4:	4770      	bx	lr
 80038b6:	f803 1b01 	strb.w	r1, [r3], #1
 80038ba:	e7f9      	b.n	80038b0 <memset+0x4>

080038bc <__libc_init_array>:
 80038bc:	b570      	push	{r4, r5, r6, lr}
 80038be:	4d0d      	ldr	r5, [pc, #52]	@ (80038f4 <__libc_init_array+0x38>)
 80038c0:	4c0d      	ldr	r4, [pc, #52]	@ (80038f8 <__libc_init_array+0x3c>)
 80038c2:	1b64      	subs	r4, r4, r5
 80038c4:	10a4      	asrs	r4, r4, #2
 80038c6:	2600      	movs	r6, #0
 80038c8:	42a6      	cmp	r6, r4
 80038ca:	d109      	bne.n	80038e0 <__libc_init_array+0x24>
 80038cc:	4d0b      	ldr	r5, [pc, #44]	@ (80038fc <__libc_init_array+0x40>)
 80038ce:	4c0c      	ldr	r4, [pc, #48]	@ (8003900 <__libc_init_array+0x44>)
 80038d0:	f000 f818 	bl	8003904 <_init>
 80038d4:	1b64      	subs	r4, r4, r5
 80038d6:	10a4      	asrs	r4, r4, #2
 80038d8:	2600      	movs	r6, #0
 80038da:	42a6      	cmp	r6, r4
 80038dc:	d105      	bne.n	80038ea <__libc_init_array+0x2e>
 80038de:	bd70      	pop	{r4, r5, r6, pc}
 80038e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80038e4:	4798      	blx	r3
 80038e6:	3601      	adds	r6, #1
 80038e8:	e7ee      	b.n	80038c8 <__libc_init_array+0xc>
 80038ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80038ee:	4798      	blx	r3
 80038f0:	3601      	adds	r6, #1
 80038f2:	e7f2      	b.n	80038da <__libc_init_array+0x1e>
 80038f4:	0800396c 	.word	0x0800396c
 80038f8:	0800396c 	.word	0x0800396c
 80038fc:	0800396c 	.word	0x0800396c
 8003900:	08003970 	.word	0x08003970

08003904 <_init>:
 8003904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003906:	bf00      	nop
 8003908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800390a:	bc08      	pop	{r3}
 800390c:	469e      	mov	lr, r3
 800390e:	4770      	bx	lr

08003910 <_fini>:
 8003910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003912:	bf00      	nop
 8003914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003916:	bc08      	pop	{r3}
 8003918:	469e      	mov	lr, r3
 800391a:	4770      	bx	lr
