Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Dec 11 12:58:14 2016
| Host         : AndrewPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
| Design       : ip_design_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    88 |
| Unused register locations in slices containing registers |   176 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             218 |           66 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |             165 |           56 |
| Yes          | No                    | No                     |             576 |          130 |
| Yes          | No                    | Yes                    |             606 |          198 |
| Yes          | Yes                   | No                     |             473 |          152 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                       |                1 |              1 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                           |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                      |                                                                                                                                           |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                2 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                    | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                3 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                            | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                           |                2 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/nco_AXI4LiteS_if_U/aw_hs                                                                                                                |                                                                                                                                           |                1 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                               |                3 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/write_reg_axi_enable_reg                            |                2 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/nco_0/inst/nco_AXI4LiteS_if_U/SR[0]                                                                                           |                2 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                             | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                2 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                1 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                               | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                          |                1 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | ip_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                                    | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                                    | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                                    | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                     | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                3 |              9 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                           |                3 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                           |                5 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                           |                3 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                           |                5 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                       |                4 |             13 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                           |                4 |             13 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                           |                2 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                           |                2 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/aw_transfer                                                              | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                               |                4 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/nco_AXI4LiteS_if_U/ar_hs                                                                                                                | ip_design_i/nco_0/inst/nco_AXI4LiteS_if_U/rdata[15]_i_1_n_0                                                                               |                3 |             15 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/cop_in_strobe                                                               | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/write_reg_axi_enable_reg                            |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/RDEN                                                                                            |                                                                                                                                           |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[7]                                                                                     | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |                5 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/E[0]                                                                     | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/write_reg_axi_enable_reg                            |                6 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/nco_AXI4LiteS_if_U/_step_size_V0                                                                                                        |                                                                                                                                           |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/w_transfer                                                               | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                               |                5 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/write_reg_d_k_reg[15][0]                                                 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/write_reg_axi_enable_reg                            |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                8 |             17 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                9 |             19 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                           |                5 |             20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                           |                6 |             20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                           |                5 |             20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                             | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                       |                9 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                             | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                       |                9 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                         | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                     |                7 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                         | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                     |                7 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                              | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                        |                9 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                                | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                        |                9 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                         | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                      |               13 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/top_rd_enb                                                               | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                               |                7 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               12 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                               | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |               12 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                           |                9 |             34 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                           |               12 |             34 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                           |               12 |             35 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                           |                8 |             47 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                           |                9 |             47 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                               |                                                                                                                                           |                9 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                           |               11 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                           |               11 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                           |                9 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                           |                8 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             58 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                           |               67 |            219 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/cop_dut_enable                                                                                                 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/write_reg_axi_enable_reg                            |              168 |            496 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                    11 |
| 5      |                     9 |
| 6      |                     1 |
| 8      |                    18 |
| 9      |                     1 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     4 |
| 15     |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


