{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512007382147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512007382153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:03:02 2017 " "Processing started: Wed Nov 29 18:03:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512007382153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007382153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007382153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512007382534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512007382536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qmult.v 2 2 " "Found 2 design units, including 2 entities, in source file qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "qmult.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmult.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394008 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_mult " "Found entity 2: Test_mult" {  } { { "qmult.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmult.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe8.v 2 2 " "Found 2 design units, including 2 entities, in source file pe8.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE8 " "Found entity 1: PE8" {  } { { "PE8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394011 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_PE8 " "Found entity 2: Test_PE8" {  } { { "PE8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE8.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe4.v 2 2 " "Found 2 design units, including 2 entities, in source file pe4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE4 " "Found entity 1: PE4" {  } { { "PE4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394013 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_PE4 " "Found entity 2: Test_PE4" {  } { { "PE4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE4.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qadd.v(20) " "Verilog HDL information at qadd.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "qadd.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qadd.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512007394015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qadd.v 2 2 " "Found 2 design units, including 2 entities, in source file qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "qadd.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qadd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394016 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_add " "Found entity 2: Test_add" {  } { { "qadd.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qadd.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Found entity 1: CNN" {  } { { "CNN.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/CNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394019 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "PE2.v(64) " "Verilog HDL Event Control warning at PE2.v(64): Event Control contains a complex event expression" {  } { { "PE2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE2.v" 64 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1512007394022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe2.v 2 2 " "Found 2 design units, including 2 entities, in source file pe2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE2 " "Found entity 1: PE2" {  } { { "PE2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394022 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_PE2 " "Found entity 2: Test_PE2" {  } { { "PE2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE2.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394022 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qmults.v(150) " "Verilog HDL information at qmults.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "qmults.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmults.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512007394024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qmults.v 2 2 " "Found 2 design units, including 2 entities, in source file qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "qmults.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmults.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394024 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestMultS " "Found entity 2: TestMultS" {  } { { "qmults.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmults.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crbar2.v 2 2 " "Found 2 design units, including 2 entities, in source file crbar2.v" { { "Info" "ISGN_ENTITY_NAME" "1 crbar2 " "Found entity 1: crbar2" {  } { { "crbar2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/crbar2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394027 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_crbar2 " "Found entity 2: Test_crbar2" {  } { { "crbar2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/crbar2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes16.v 1 1 " "Found 1 design units, including 1 entities, in source file benes16.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes16 " "Found entity 1: benes16" {  } { { "benes16.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes32.v 1 1 " "Found 1 design units, including 1 entities, in source file benes32.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes32 " "Found entity 1: benes32" {  } { { "benes32.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer1.v 2 2 " "Found 2 design units, including 2 entities, in source file layer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer1 " "Found entity 1: layer1" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394035 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer1 " "Found entity 2: Test_layer1" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_read.v 1 1 " "Found 1 design units, including 1 entities, in source file file_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_read " "Found entity 1: file_read" {  } { { "file_read.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/file_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer2.v 2 2 " "Found 2 design units, including 2 entities, in source file layer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer2 " "Found entity 1: layer2" {  } { { "layer2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394040 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer2 " "Found entity 2: Test_layer2" {  } { { "layer2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer2.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer3.v 2 2 " "Found 2 design units, including 2 entities, in source file layer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer3 " "Found entity 1: layer3" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394043 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer3 " "Found entity 2: Test_layer3" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394043 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "time_counter.v(4) " "Verilog HDL Event Control warning at time_counter.v(4): Event Control contains a complex event expression" {  } { { "time_counter.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/time_counter.v" 4 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1512007394045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file time_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/time_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394045 ""} { "Info" "ISGN_ENTITY_NAME" "2 time_counter_test " "Found entity 2: time_counter_test" {  } { { "time_counter.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/time_counter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEslab1 " "Found entity 1: PEslab1" {  } { { "Verilog4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/Verilog4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file pe_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE_cont " "Found entity 1: PE_cont" {  } { { "PE_cont.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes4.v 2 2 " "Found 2 design units, including 2 entities, in source file benes4.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes4 " "Found entity 1: benes4" {  } { { "benes4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394051 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_benes4 " "Found entity 2: Test_benes4" {  } { { "benes4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes4.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes8.v 2 2 " "Found 2 design units, including 2 entities, in source file benes8.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes8 " "Found entity 1: benes8" {  } { { "benes8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394054 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_benes8 " "Found entity 2: Test_benes8" {  } { { "benes8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes8.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_configure.v(199) " "Verilog HDL information at input_configure.v(199): always construct contains both blocking and non-blocking assignments" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512007394057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i input_configure.v(4) " "Verilog HDL Declaration information at input_configure.v(4): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512007394057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_configure.v 2 2 " "Found 2 design units, including 2 entities, in source file input_configure.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_configure " "Found entity 1: input_configure" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394058 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_input_configure " "Found entity 2: Test_input_configure" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394058 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/mux.v" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512007394060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer5.v 2 2 " "Found 2 design units, including 2 entities, in source file layer5.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer5 " "Found entity 1: layer5" {  } { { "layer5.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394063 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer5 " "Found entity 2: Test_layer5" {  } { { "layer5.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer5.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394063 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Test_benes32.v(156) " "Verilog HDL Event Control warning at Test_benes32.v(156): Event Control contains a complex event expression" {  } { { "Test_benes32.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/Test_benes32.v" 156 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1512007394065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benes32.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benes32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_benes32 " "Found entity 1: Test_benes32" {  } { { "Test_benes32.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/Test_benes32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes32_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file benes32_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes32_v1 " "Found entity 1: benes32_v1" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007394068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007394068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin5_sig layer1.v(46) " "Verilog HDL Implicit Net warning at layer1.v(46): created implicit net for \"yin5_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin6_sig layer1.v(47) " "Verilog HDL Implicit Net warning at layer1.v(47): created implicit net for \"yin6_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin7_sig layer1.v(48) " "Verilog HDL Implicit Net warning at layer1.v(48): created implicit net for \"yin7_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin8_sig layer1.v(49) " "Verilog HDL Implicit Net warning at layer1.v(49): created implicit net for \"yin8_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin9_sig layer1.v(50) " "Verilog HDL Implicit Net warning at layer1.v(50): created implicit net for \"yin9_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin10_sig layer1.v(51) " "Verilog HDL Implicit Net warning at layer1.v(51): created implicit net for \"yin10_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin11_sig layer1.v(52) " "Verilog HDL Implicit Net warning at layer1.v(52): created implicit net for \"yin11_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin12_sig layer1.v(53) " "Verilog HDL Implicit Net warning at layer1.v(53): created implicit net for \"yin12_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin13_sig layer1.v(54) " "Verilog HDL Implicit Net warning at layer1.v(54): created implicit net for \"yin13_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin14_sig layer1.v(55) " "Verilog HDL Implicit Net warning at layer1.v(55): created implicit net for \"yin14_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin15_sig layer1.v(56) " "Verilog HDL Implicit Net warning at layer1.v(56): created implicit net for \"yin15_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin16_sig layer1.v(57) " "Verilog HDL Implicit Net warning at layer1.v(57): created implicit net for \"yin16_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin17_sig layer1.v(58) " "Verilog HDL Implicit Net warning at layer1.v(58): created implicit net for \"yin17_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin18_sig layer1.v(59) " "Verilog HDL Implicit Net warning at layer1.v(59): created implicit net for \"yin18_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin19_sig layer1.v(60) " "Verilog HDL Implicit Net warning at layer1.v(60): created implicit net for \"yin19_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin20_sig layer1.v(61) " "Verilog HDL Implicit Net warning at layer1.v(61): created implicit net for \"yin20_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin21_sig layer1.v(62) " "Verilog HDL Implicit Net warning at layer1.v(62): created implicit net for \"yin21_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin22_sig layer1.v(63) " "Verilog HDL Implicit Net warning at layer1.v(63): created implicit net for \"yin22_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin23_sig layer1.v(64) " "Verilog HDL Implicit Net warning at layer1.v(64): created implicit net for \"yin23_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin24_sig layer1.v(65) " "Verilog HDL Implicit Net warning at layer1.v(65): created implicit net for \"yin24_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin25_sig layer1.v(66) " "Verilog HDL Implicit Net warning at layer1.v(66): created implicit net for \"yin25_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin26_sig layer1.v(67) " "Verilog HDL Implicit Net warning at layer1.v(67): created implicit net for \"yin26_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin27_sig layer1.v(68) " "Verilog HDL Implicit Net warning at layer1.v(68): created implicit net for \"yin27_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin28_sig layer1.v(69) " "Verilog HDL Implicit Net warning at layer1.v(69): created implicit net for \"yin28_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin29_sig layer1.v(70) " "Verilog HDL Implicit Net warning at layer1.v(70): created implicit net for \"yin29_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin30_sig layer1.v(71) " "Verilog HDL Implicit Net warning at layer1.v(71): created implicit net for \"yin30_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin31_sig layer1.v(72) " "Verilog HDL Implicit Net warning at layer1.v(72): created implicit net for \"yin31_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin32_sig layer1.v(73) " "Verilog HDL Implicit Net warning at layer1.v(73): created implicit net for \"yin32_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin5_sig layer1.v(78) " "Verilog HDL Implicit Net warning at layer1.v(78): created implicit net for \"xin5_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin6_sig layer1.v(79) " "Verilog HDL Implicit Net warning at layer1.v(79): created implicit net for \"xin6_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin7_sig layer1.v(80) " "Verilog HDL Implicit Net warning at layer1.v(80): created implicit net for \"xin7_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin8_sig layer1.v(81) " "Verilog HDL Implicit Net warning at layer1.v(81): created implicit net for \"xin8_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin9_sig layer1.v(82) " "Verilog HDL Implicit Net warning at layer1.v(82): created implicit net for \"xin9_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin10_sig layer1.v(83) " "Verilog HDL Implicit Net warning at layer1.v(83): created implicit net for \"xin10_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin11_sig layer1.v(84) " "Verilog HDL Implicit Net warning at layer1.v(84): created implicit net for \"xin11_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin12_sig layer1.v(85) " "Verilog HDL Implicit Net warning at layer1.v(85): created implicit net for \"xin12_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin13_sig layer1.v(86) " "Verilog HDL Implicit Net warning at layer1.v(86): created implicit net for \"xin13_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin14_sig layer1.v(87) " "Verilog HDL Implicit Net warning at layer1.v(87): created implicit net for \"xin14_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin15_sig layer1.v(88) " "Verilog HDL Implicit Net warning at layer1.v(88): created implicit net for \"xin15_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin16_sig layer1.v(89) " "Verilog HDL Implicit Net warning at layer1.v(89): created implicit net for \"xin16_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin17_sig layer1.v(90) " "Verilog HDL Implicit Net warning at layer1.v(90): created implicit net for \"xin17_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin18_sig layer1.v(91) " "Verilog HDL Implicit Net warning at layer1.v(91): created implicit net for \"xin18_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin19_sig layer1.v(92) " "Verilog HDL Implicit Net warning at layer1.v(92): created implicit net for \"xin19_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin20_sig layer1.v(93) " "Verilog HDL Implicit Net warning at layer1.v(93): created implicit net for \"xin20_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin21_sig layer1.v(94) " "Verilog HDL Implicit Net warning at layer1.v(94): created implicit net for \"xin21_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin22_sig layer1.v(95) " "Verilog HDL Implicit Net warning at layer1.v(95): created implicit net for \"xin22_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin23_sig layer1.v(96) " "Verilog HDL Implicit Net warning at layer1.v(96): created implicit net for \"xin23_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin24_sig layer1.v(97) " "Verilog HDL Implicit Net warning at layer1.v(97): created implicit net for \"xin24_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin25_sig layer1.v(98) " "Verilog HDL Implicit Net warning at layer1.v(98): created implicit net for \"xin25_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin26_sig layer1.v(99) " "Verilog HDL Implicit Net warning at layer1.v(99): created implicit net for \"xin26_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin27_sig layer1.v(100) " "Verilog HDL Implicit Net warning at layer1.v(100): created implicit net for \"xin27_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin28_sig layer1.v(101) " "Verilog HDL Implicit Net warning at layer1.v(101): created implicit net for \"xin28_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin29_sig layer1.v(102) " "Verilog HDL Implicit Net warning at layer1.v(102): created implicit net for \"xin29_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin30_sig layer1.v(103) " "Verilog HDL Implicit Net warning at layer1.v(103): created implicit net for \"xin30_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin31_sig layer1.v(104) " "Verilog HDL Implicit Net warning at layer1.v(104): created implicit net for \"xin31_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin32_sig layer1.v(105) " "Verilog HDL Implicit Net warning at layer1.v(105): created implicit net for \"xin32_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x7 layer3.v(43) " "Verilog HDL Implicit Net warning at layer3.v(43): created implicit net for \"x7\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x8 layer3.v(43) " "Verilog HDL Implicit Net warning at layer3.v(43): created implicit net for \"x8\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x9 layer3.v(43) " "Verilog HDL Implicit Net warning at layer3.v(43): created implicit net for \"x9\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x10 layer3.v(53) " "Verilog HDL Implicit Net warning at layer3.v(53): created implicit net for \"x10\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "benes32_v1 " "Elaborating entity \"benes32_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512007394175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crbar2 crbar2:c0 " "Elaborating entity \"crbar2\" for hierarchy \"crbar2:c0\"" {  } { { "benes32_v1.v" "c0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "benes16 benes16:b0 " "Elaborating entity \"benes16\" for hierarchy \"benes16:b0\"" {  } { { "benes32_v1.v" "b0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "benes8 benes16:b0\|benes8:b0 " "Elaborating entity \"benes8\" for hierarchy \"benes16:b0\|benes8:b0\"" {  } { { "benes16.v" "b0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes16.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "benes4 benes16:b0\|benes8:b0\|benes4:b0 " "Elaborating entity \"benes4\" for hierarchy \"benes16:b0\|benes8:b0\|benes4:b0\"" {  } { { "benes8.v" "b0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes8.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007394216 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512007395677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512007395865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaansari/Documents/Asilomar_2017/CNN/output_files/CNN.map.smsg " "Generated suppressed messages file C:/Users/aaansari/Documents/Asilomar_2017/CNN/output_files/CNN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007396268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512007396430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007396430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "790 " "Implemented 790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "138 " "Implemented 138 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512007396546 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512007396546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "524 " "Implemented 524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512007396546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512007396546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512007396572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:03:16 2017 " "Processing ended: Wed Nov 29 18:03:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512007396572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512007396572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512007396572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007396572 ""}
