
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.12.0.240.2

// ldbanno -n Verilog -o breathingLED_impl1_mapvo.vo -w -neg -gui -msgset D:/lscc/diamond/3.12/bin/nt64/lab22/promote.xml breathingLED_impl1_map.ncd 
// Netlist created on Sat Dec 17 23:52:03 2022
// Netlist written on Sat Dec 17 23:52:06 2022
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module PWM_LED_top ( clk, led, lumUP, lumDN, frqUP, frqDN, column, row );
  input  clk, lumUP, lumDN, frqUP, frqDN;
  input  [3:0] column;
  output [7:0] led;
  output [3:0] row;
  wire   n11743, lumcnt_9, n8440, count_flag_N_192, lumcnt_8, lumcnt_7, n8439, 
         lumdivision_6, lumcnt_6, lumcnt_5, n8438, lumdivision_4, lumcnt_4, 
         lumdivision_3, lumcnt_3, n8437, lumdivision_2, lumcnt_2, lumcnt_1, 
         n8436, lumdivision_0, lumcnt_0, frqnum_12, sawtooth_cnt_12, n8430, 
         n675, frqnum_11, sawtooth_cnt_11, frqnum_10, sawtooth_cnt_10, n8429, 
         frqnum_9, sawtooth_cnt_9, sawtooth_cnt_8, n8428, sawtooth_cnt_7, 
         frqnum_6, sawtooth_cnt_6, n8427, frqnum_5, sawtooth_cnt_5, frqnum_4, 
         sawtooth_cnt_4, n8426, frqnum_3, sawtooth_cnt_3, \instant1/n30 , 
         \instant1/n31 , \instant1/n32 , \instant1/n4316 , \instant1/n4317 , 
         \instant1/n8653 , \instant1/n4431 , \instant1/n4430 , 
         \instant1/n8654 , \instant1/n7901 , \instant1/lumcnt_9__N_123 , 
         \instant1/n7900 , \instant1/sawtooth_cnt_0 , 
         \instant1/sawtooth_cnt_1 , \instant1/sawtooth_cnt_2 , sawtooth_cnt_13, 
         \instant1/n7899 , \instant1/triangle_cnt_0 , \instant1/n8787 , 
         \instant1/n20_adj_361 , \instant1/n8410 , \instant1/n4318 , 
         \instant1/n4319 , \instant1/n8652 , \instant1/n4433 , 
         \instant1/n4432 , \instant1/n4320 , \instant1/n4321 , 
         \instant1/n8651 , \instant1/n4435 , \instant1/n4434 , 
         \instant1/n4322 , \instant1/n4323 , \instant1/n8650 , 
         \instant1/n4437 , \instant1/n4436 , \instant1/n4324 , 
         \instant1/n4325 , \instant1/n8649 , \instant1/n4439 , 
         \instant1/n4438 , \instant1/n4326 , \instant1/n4327 , 
         \instant1/n8648 , \instant1/n4441 , \instant1/n4440 , 
         \instant1/n4328 , \instant1/n4329 , \instant1/n8647 , 
         \instant1/n4443 , \instant1/n4442 , \instant1/n4290 , n2299, 
         \instant1/n4330 , \instant1/n4331 , \instant1/n8646 , 
         \instant1/n4445 , \instant1/n4444 , \instant1/n4332 , n1463, 
         \instant1/n4333 , \instant1/n8645 , \instant1/n4447 , 
         \instant1/n4446 , \instant1/n4334 , n1638, \instant1/n4335 , 
         \instant1/n8644 , \instant1/n4449 , \instant1/n4448 , n1108, 
         \instant1/n4336 , n926, \instant1/n4337 , \instant1/n8643 , 
         \instant1/n4451 , \instant1/n4450 , \instant1/n4338 , n56, 
         \instant1/n8642 , \instant1/n4453 , \instant1/n4452 , lumdivision_9, 
         \instant1/n28_adj_335 , \instant1/n32_adj_368 , \instant1/n29 , 
         \instant1/n30_adj_367 , \instant1/n4196 , \instant1/n4197 , 
         \instant1/n8637 , \instant1/n4314 , \instant1/n4313 , 
         \instant1/n4198 , \instant1/n4199 , \instant1/n8636 , 
         \instant1/n4315 , \instant1/n4200 , \instant1/n4201 , 
         \instant1/n8635 , \instant1/n4202 , \instant1/n4203 , 
         \instant1/n8634 , \instant1/n4204 , \instant1/n4205 , 
         \instant1/n8633 , \instant1/n4206 , \instant1/n4207 , 
         \instant1/n8632 , \instant1/triangle_cnt_15 , \instant1/count_flag , 
         \instant1/count_flag_N_159 , \instant1/n281 , 
         \instant1/clk_c_enable_17 , clk_c, \instant1/n8409 , \instant1/n4208 , 
         \instant1/n4209 , \instant1/n8631 , \instant1/n4210 , 
         \instant1/n4211 , \instant1/n8630 , \instant1/n4291 , 
         \instant1/n4212 , \instant1/n4213 , \instant1/n8629 , 
         \instant1/n4214 , \instant1/n4215 , \instant1/n8628 , 
         \instant1/n4216 , \instant1/n4217 , \instant1/n8627 , 
         \instant1/n4218 , \instant1/n4219 , \instant1/n8626 , 
         \instant1/n4220 , \instant1/n8625 , \instant1/n30_adj_372 , 
         \instant1/n34_adj_375 , \instant1/n27_adj_374 , 
         \instant1/n28_adj_373 , \instant1/n4076 , \instant1/n8621 , 
         \instant1/n4077 , \instant1/n4078 , \instant1/n8620 , 
         \instant1/n4079 , \instant1/n4080 , \instant1/n8619 , 
         \instant1/n4081 , \instant1/n4082 , \instant1/n8618 , 
         \instant1/n4083 , \instant1/n4084 , \instant1/n8617 , 
         \instant1/n4085 , \instant1/n4086 , \instant1/n8616 , 
         \instant1/n4087 , \instant1/n4088 , \instant1/n8615 , 
         \instant1/n4089 , \instant1/n4090 , \instant1/n8614 , 
         \instant1/n4292 , \instant1/n4091 , \instant1/n4092 , 
         \instant1/n8613 , \instant1/n4093 , \instant1/n4094 , 
         \instant1/n8612 , \instant1/n4095 , \instant1/n4096 , 
         \instant1/n8611 , \instant1/n4097 , \instant1/n4098 , 
         \instant1/n8610 , \instant1/triangle_cnt_14 , 
         \instant1/triangle_cnt_13 , \instant1/n282 , \instant1/n283 , 
         \instant1/n8408 , \instant1/n4099 , \instant1/n8609 , 
         \instant1/n32_adj_378 , \instant1/n36_adj_383 , 
         \instant1/n25_adj_382 , \instant1/n26_adj_381 , \instant1/n3953 , 
         \instant1/n3954 , \instant1/n8604 , \instant1/n3955 , 
         \instant1/n3956 , \instant1/n8603 , \instant1/n3957 , 
         \instant1/n3958 , \instant1/n8602 , \instant1/n3959 , 
         \instant1/n3960 , \instant1/n8601 , \instant1/n3961 , 
         \instant1/n3962 , \instant1/n8600 , \instant1/n3963 , 
         \instant1/n3964 , \instant1/n8599 , \instant1/n3965 , 
         \instant1/n3966 , \instant1/n8598 , \instant1/n4300 , 
         \instant1/n3967 , \instant1/n3968 , \instant1/n8597 , 
         \instant1/n3969 , \instant1/n3970 , \instant1/n8596 , 
         \instant1/n3971 , \instant1/n3972 , \instant1/n8595 , 
         \instant1/n3973 , \instant1/n3974 , \instant1/n8594 , 
         \instant1/n3975 , \instant1/n8593 , \instant1/n34_adj_384 , 
         \instant1/n38_adj_387 , \instant1/n23_adj_386 , 
         \instant1/n24_adj_385 , \instant1/n3827 , \instant1/n8589 , 
         \instant1/n3828 , \instant1/n3829 , \instant1/n8588 , 
         \instant1/n3830 , \instant1/n3831 , \instant1/n8587 , 
         \instant1/n3832 , \instant1/n3833 , \instant1/n8586 , 
         \instant1/triangle_cnt_12 , \instant1/triangle_cnt_11 , 
         \instant1/n284 , \instant1/n285 , \instant1/n8407 , \instant1/n3834 , 
         \instant1/n3835 , \instant1/n8585 , \instant1/n3836 , 
         \instant1/n3837 , \instant1/n8584 , \instant1/n3838 , 
         \instant1/n3839 , \instant1/n8583 , \instant1/n4268 , 
         \instant1/n3840 , \instant1/n3841 , \instant1/n8582 , 
         \instant1/n3842 , \instant1/n3843 , \instant1/n8581 , 
         \instant1/n3844 , \instant1/n3845 , \instant1/n8580 , 
         \instant1/n3846 , \instant1/n3847 , \instant1/n8579 , 
         \instant1/n3848 , \instant1/n8578 , \instant1/n36_adj_392 , 
         \instant1/n40_adj_395 , \instant1/n21_adj_394 , 
         \instant1/n22_adj_393 , \instant1/n3698 , \instant1/n3699 , 
         \instant1/n8573 , \instant1/n3700 , \instant1/n3701 , 
         \instant1/n8572 , \instant1/n3702 , \instant1/n3703 , 
         \instant1/n8571 , \instant1/n3704 , \instant1/n3705 , 
         \instant1/n8570 , \instant1/n3706 , \instant1/n3707 , 
         \instant1/n8569 , \instant1/n3708 , \instant1/n3709 , 
         \instant1/n8568 , \instant1/n4275 , \instant1/n3710 , 
         \instant1/n3711 , \instant1/n8567 , \instant1/n3712 , 
         \instant1/n3713 , \instant1/n8566 , \instant1/n3714 , 
         \instant1/n3715 , \instant1/n8565 , \instant1/n3716 , 
         \instant1/n3717 , \instant1/n8564 , \instant1/n3718 , 
         \instant1/n8563 , \instant1/n38_adj_396 , \instant1/triangle_cnt_10 , 
         \instant1/triangle_cnt_9 , \instant1/n286 , \instant1/n287 , 
         \instant1/n8406 , \instant1/n42_adj_398 , \instant1/n19 , 
         \instant1/n20_adj_397 , \instant1/n3566 , \instant1/n8559 , 
         \instant1/n3567 , \instant1/n3568 , \instant1/n8558 , 
         \instant1/n3569 , \instant1/n3570 , \instant1/n8557 , 
         \instant1/n3571 , \instant1/n3572 , \instant1/n8556 , 
         \instant1/n3573 , \instant1/n3574 , \instant1/n8555 , 
         \instant1/n3575 , \instant1/n3576 , \instant1/n8554 , 
         \instant1/n4276 , \instant1/n3577 , \instant1/n3578 , 
         \instant1/n8553 , \instant1/n3579 , \instant1/n3580 , 
         \instant1/n8552 , \instant1/n3581 , \instant1/n3582 , 
         \instant1/n8551 , \instant1/n3583 , \instant1/n3584 , 
         \instant1/n8550 , \instant1/n3585 , \instant1/n8549 , 
         \instant1/n40_adj_399 , \instant1/n44_adj_400 , \instant1/n17 , 
         \instant1/n11291 , \instant1/n3431 , \instant1/n3432 , 
         \instant1/n8544 , \instant1/n3433 , \instant1/n3434 , 
         \instant1/n8543 , \instant1/n3435 , \instant1/n3436 , 
         \instant1/n8542 , \instant1/n3437 , \instant1/n3438 , 
         \instant1/n8541 , \instant1/n3439 , \instant1/n3440 , 
         \instant1/n8540 , \instant1/n4277 , \instant1/n3441 , 
         \instant1/n3442 , \instant1/n8539 , \instant1/n3443 , 
         \instant1/n3444 , \instant1/n8538 , \instant1/n3445 , 
         \instant1/n11295 , \instant1/n8537 , \instant1/n3447 , 
         \instant1/n3448 , \instant1/n8536 , \instant1/triangle_cnt_8 , 
         \instant1/triangle_cnt_7 , \instant1/n288 , \instant1/n289 , 
         \instant1/n8405 , \instant1/n11294 , \instant1/n8535 , 
         \instant1/n42_adj_404 , \instant1/n3152 , \instant1/n1585 , 
         \instant1/n48_adj_316 , \instant1/n11302 , \instant1/n3153 , 
         \instant1/n1586 , \instant1/n8530 , \instant1/n1620 , 
         \instant1/n1619 , \instant1/n3154 , \instant1/n1587 , 
         \instant1/n3155 , \instant1/n1588 , \instant1/n8529 , 
         \instant1/n1622 , \instant1/n1621 , \instant1/n3156 , 
         \instant1/n1589 , \instant1/n3157 , \instant1/n1590 , 
         \instant1/n8528 , \instant1/n1624 , \instant1/n1623 , 
         \instant1/n3158 , \instant1/n1591 , \instant1/n3159 , 
         \instant1/n1592 , \instant1/n8527 , \instant1/n1626 , 
         \instant1/n1625 , \instant1/n3160 , \instant1/n1593 , 
         \instant1/n3161 , \instant1/n1594 , \instant1/n11301 , 
         \instant1/n8526 , \instant1/n1628 , \instant1/n1627 , 
         \instant1/n11306 , \instant1/n1595 , \instant1/n3163 , 
         \instant1/n1596 , \instant1/n8525 , \instant1/n1630 , 
         \instant1/n1629 , \instant1/n3164 , \instant1/n1597 , 
         \instant1/n11305 , \instant1/n1598 , \instant1/n8524 , 
         \instant1/n1632 , \instant1/n1631 , \instant1/n3166 , 
         \instant1/n1599 , \instant1/n3167 , \instant1/n1600 , 
         \instant1/n8523 , \instant1/n1634 , \instant1/n1633 , 
         \instant1/n3168 , \instant1/n1601 , \instant1/n11738 , 
         \instant1/n1602 , \instant1/n10259 , \instant1/n10178 , 
         \instant1/n8522 , \instant1/n1636 , \instant1/n1635 , 
         \instant1/n11745 , \instant1/n1637 , \instant1/n3008 , 
         \instant1/n1551 , \instant1/n50_adj_405 , \instant1/n11308 , 
         \instant1/n8521 , \instant1/n3009 , \instant1/n1552 , 
         \instant1/n3010 , \instant1/n1553 , \instant1/n8520 , 
         \instant1/n3011 , \instant1/n1554 , \instant1/n3012 , 
         \instant1/n1555 , \instant1/n8519 , \instant1/n3013 , 
         \instant1/n1556 , \instant1/n3014 , \instant1/n1557 , 
         \instant1/n8518 , \instant1/n3015 , \instant1/n1558 , 
         \instant1/n3016 , \instant1/n1559 , \instant1/n11307 , 
         \instant1/n8517 , \instant1/n11313 , \instant1/n1560 , 
         \instant1/n3018 , \instant1/n1561 , \instant1/n8516 , 
         \instant1/n3019 , \instant1/n1562 , \instant1/n11312 , 
         \instant1/n1563 , \instant1/n8515 , \instant1/n3021 , 
         \instant1/n1564 , \instant1/n11742 , \instant1/n3022 , 
         \instant1/n1565 , \instant1/n11740 , \instant1/n8514 , 
         \instant1/n3023 , \instant1/n1566 , \instant1/n1567 , 
         \instant1/n11309 , \instant1/n10192 , \instant1/n8513 , 
         \instant1/n2861 , \instant1/n1517 , \instant1/n52_adj_406 , 
         \instant1/n11315 , \instant1/n2862 , \instant1/n1518 , 
         \instant1/n8511 , \instant1/n2863 , \instant1/n1519 , 
         \instant1/n11320 , \instant1/n1520 , \instant1/n8510 , 
         \instant1/triangle_cnt_6 , \instant1/triangle_cnt_5 , \instant1/n290 , 
         \instant1/n291 , \instant1/n8404 , sawtooth_cnt_15, \instant1/n70 , 
         sawtooth_cnt_15__N_102, \instant1/n8738 , sawtooth_cnt_14, 
         \instant1/n71 , \instant1/n72 , \instant1/n8737 , \instant1/n73 , 
         \instant1/n74 , \instant1/n8736 , \instant1/n2865 , \instant1/n1521 , 
         \instant1/n2866 , \instant1/n1522 , \instant1/n8509 , 
         \instant1/n2867 , \instant1/n1523 , \instant1/n2868 , 
         \instant1/n1524 , \instant1/n11314 , \instant1/n8508 , 
         \instant1/n11319 , \instant1/n1525 , \instant1/n2870 , 
         \instant1/n1526 , \instant1/n8507 , \instant1/n2871 , 
         \instant1/n1527 , \instant1/n11318 , \instant1/n1528 , 
         \instant1/n8506 , \instant1/n2873 , \instant1/n1529 , 
         \instant1/n2874 , \instant1/n1530 , \instant1/n8505 , 
         \instant1/n2875 , \instant1/n1531 , \instant1/n1532 , 
         \instant1/n9_adj_408 , \instant1/n10180 , \instant1/n8504 , 
         \instant1/n2711 , \instant1/n1483 , \instant1/n54 , \instant1/n11322 , 
         \instant1/n8503 , \instant1/n2712 , \instant1/n1484 , 
         \instant1/n11327 , \instant1/n1485 , \instant1/n8502 , 
         \instant1/n2714 , \instant1/n1486 , \instant1/n2715 , 
         \instant1/n1487 , \instant1/n8501 , \instant1/n2716 , 
         \instant1/n1488 , \instant1/n2717 , \instant1/n1489 , 
         \instant1/n11321 , \instant1/n8500 , \instant1/n11326 , 
         \instant1/n1490 , \instant1/n2719 , \instant1/n1491 , 
         \instant1/n8499 , \instant1/n2720 , \instant1/n1492 , 
         \instant1/n11325 , \instant1/n1493 , \instant1/n8498 , 
         \instant1/n2722 , \instant1/n1494 , \instant1/n2723 , 
         \instant1/n1495 , \instant1/n8497 , \instant1/n2724 , 
         \instant1/n1496 , \instant1/n1497 , \instant1/n7 , \instant1/n10190 , 
         \instant1/n8496 , \instant1/n11334 , \instant1/n1449 , \instant1/n56 , 
         \instant1/n4283 , \instant1/n2559 , \instant1/n1450 , 
         \instant1/n8494 , \instant1/n11333 , \instant1/n1451 , 
         \instant1/n2561 , \instant1/n1452 , \instant1/n8493 , 
         \instant1/n2562 , \instant1/n1453 , \instant1/n2563 , 
         \instant1/n1454 , \instant1/n11328 , \instant1/n8492 , 
         \instant1/n11332 , \instant1/n1455 , \instant1/n2565 , 
         \instant1/n1456 , \instant1/n8491 , \instant1/n2566 , 
         \instant1/n1457 , \instant1/n11331 , \instant1/n1458 , 
         \instant1/n8490 , \instant1/n2568 , \instant1/n1459 , 
         \instant1/n2569 , \instant1/n1460 , \instant1/n8489 , 
         \instant1/n2570 , \instant1/n1461 , \instant1/n1462 , \instant1/n5 , 
         \instant1/n6_adj_310 , \instant1/n8488 , \instant1/n11341 , 
         \instant1/n1415 , \instant1/n58_adj_311 , \instant1/n11336 , 
         \instant1/n8487 , \instant1/n2403 , \instant1/n1416 , 
         \instant1/n4_adj_331 , \instant1/n2404 , \instant1/n1417 , 
         \instant1/n8486 , \instant1/n75 , \instant1/n76 , \instant1/n8735 , 
         \instant1/triangle_cnt_4 , \instant1/triangle_cnt_3 , \instant1/n292 , 
         \instant1/n293 , \instant1/n8403 , \instant1/n77 , \instant1/n78 , 
         \instant1/n8734 , \instant1/n79 , \instant1/n80 , \instant1/n8733 , 
         \instant1/n2405 , \instant1/n1418 , \instant1/n2406 , 
         \instant1/n1419 , \instant1/n11335 , \instant1/n8485 , 
         \instant1/n11340 , \instant1/n1420 , \instant1/n2408 , 
         \instant1/n1421 , \instant1/n8484 , \instant1/n2409 , 
         \instant1/n1422 , \instant1/n11339 , \instant1/n1423 , 
         \instant1/n8483 , \instant1/n2411 , \instant1/n1424 , 
         \instant1/n2412 , \instant1/n1425 , \instant1/n8482 , 
         \instant1/n2413 , \instant1/n1426 , \instant1/n1427 , 
         \instant1/n8481 , \instant1/n11348 , \instant1/n1381 , 
         \instant1/n60_adj_334 , \instant1/n2244 , \instant1/n1382 , 
         \instant1/n8479 , \instant1/n2245 , \instant1/n1383 , 
         \instant1/n11343 , \instant1/n2246 , \instant1/n1384 , 
         \instant1/n11342 , \instant1/n8478 , \instant1/n11347 , 
         \instant1/n1385 , \instant1/n2248 , \instant1/n1386 , 
         \instant1/n8477 , \instant1/n2249 , \instant1/n1387 , 
         \instant1/n11346 , \instant1/n1388 , \instant1/n8476 , 
         \instant1/n2251 , \instant1/n1389 , \instant1/n2252 , 
         \instant1/n1390 , \instant1/n8475 , \instant1/n2253 , 
         \instant1/n1391 , \instant1/n1392 , \instant1/n8474 , 
         \instant1/n11354 , \instant1/n1347 , \instant1/n62_adj_358 , 
         \instant1/n5461 , \instant1/n8473 , \instant1/n2082 , 
         \instant1/n1348 , \instant1/n2083 , \instant1/n1349 , 
         \instant1/n11349 , \instant1/n8472 , \instant1/n11353 , 
         \instant1/n1350 , \instant1/n2085 , \instant1/n1351 , 
         \instant1/n8471 , \instant1/n2086 , \instant1/n1352 , 
         \instant1/n11352 , \instant1/n1353 , \instant1/n8470 , 
         \instant1/n2088 , \instant1/n1354 , \instant1/n2089 , 
         \instant1/n1355 , \instant1/n8469 , \instant1/n2090 , 
         \instant1/n1356 , \instant1/n1357 , \instant1/n8468 , 
         \instant1/n11364 , \instant1/n1313 , \instant1/n62_adj_391 , 
         \instant1/n11363 , \instant1/n1314 , \instant1/n11358 , 
         \instant1/n8466 , \instant1/n8465 , \instant1/n1920 , 
         \instant1/n1317 , \instant1/n11362 , \instant1/n1318 , 
         \instant1/n8464 , \instant1/n1922 , \instant1/n1319 , 
         \instant1/n1923 , \instant1/n1320 , \instant1/n8463 , 
         \instant1/n11361 , \instant1/n1321 , \instant1/n1322 , 
         \instant1/n8462 , \instant1/n1748 , \instant1/n1279 , 
         \instant1/n11365 , \instant1/n8461 , \instant1/n81 , \instant1/n82 , 
         \instant1/n8732 , \instant1/triangle_cnt_2 , 
         \instant1/triangle_cnt_1 , \instant1/n294 , \instant1/n295 , 
         \instant1/n8402 , \instant1/n83 , \instant1/n84 , \instant1/n8731 , 
         \instant1/n1749 , \instant1/n1280 , \instant1/n64 , \instant1/n1750 , 
         \instant1/n1281 , \instant1/n8460 , \instant1/n1315 , 
         \instant1/n1751 , \instant1/n1282 , \instant1/n11368 , 
         \instant1/n1283 , \instant1/n8459 , \instant1/n1316 , 
         \instant1/n1753 , \instant1/n1284 , \instant1/n1754 , 
         \instant1/n1285 , \instant1/n8458 , \instant1/n1755 , 
         \instant1/n1286 , \instant1/n1287 , \instant1/n8457 , 
         \instant1/n11372 , \instant1/n1245 , \instant1/n62_adj_410 , 
         \instant1/n1578 , \instant1/n1246 , \instant1/n64_adj_409 , 
         \instant1/n8455 , \instant1/n1579 , \instant1/n11369 , 
         \instant1/n1247 , \instant1/n11373 , \instant1/n1248 , 
         \instant1/n8454 , \instant1/n1581 , \instant1/n1249 , 
         \instant1/n1582 , \instant1/n1250 , \instant1/n8453 , 
         \instant1/n1583 , \instant1/n1251 , \instant1/n1252 , 
         \instant1/n8452 , \instant1/n1403 , \instant1/n1211 , 
         \instant1/n64_adj_411 , \instant1/n8451 , \instant1/n1404 , 
         \instant1/n11374 , \instant1/n1212 , \instant1/n11376 , 
         \instant1/n1213 , \instant1/n8450 , \instant1/n1406 , 
         \instant1/n1214 , \instant1/n1407 , \instant1/n1215 , 
         \instant1/n8449 , \instant1/n1408 , \instant1/n1216 , 
         \instant1/n1217 , \instant1/n8448 , \instant1/count_flag_N_160_26 , 
         \instant1/n1177 , \instant1/n5582 , \instant1/n11378 , 
         \instant1/n1258 , \instant1/n1178 , \instant1/n8446 , 
         \instant1/n1228 , \instant1/n1179 , \instant1/n11377 , 
         \instant1/n1180 , \instant1/n8445 , \instant1/n11379 , 
         \instant1/n1181 , \instant1/n1182 , \instant1/n8444 , 
         \instant1/n8443 , \instant1/n1047 , \instant1/n11734 , 
         \instant1/n11382 , \instant1/n11384 , \instant1/n8442 , 
         \instant1/n11380 , \instant1/n8441 , \instant1/n296 , \instant1/n85 , 
         \instant1/n35 , \instant1/lumcnt_9_N_103_9 , lumUP_c, 
         \instant1/n8435 , \instant1/lumUP_1 , \instant1/lumcnt_9_N_103_8 , 
         \instant1/lumcnt_9_N_103_7 , \instant1/n8434 , 
         \instant1/lumcnt_9_N_103_6 , \instant1/lumcnt_9_N_103_5 , 
         \instant1/n8433 , \instant1/lumcnt_9_N_103_4 , 
         \instant1/lumcnt_9_N_103_3 , \instant1/n8432 , 
         \instant1/lumcnt_9_N_103_2 , \instant1/lumcnt_9_N_103_1 , 
         \instant1/n8431 , \instant1/lumcnt_9_N_103_0 , lumDN_c, 
         \instant1/lumDN_1 , \instant1/n4393 , \instant1/n8425 , 
         \instant1/n11391 , \instant1/n8424 , \instant1/n11396 , 
         \instant1/n11735 , \instant1/n62_adj_342 , \instant1/n8423 , 
         \instant1/n62 , \instant1/n60 , \instant1/n11375 , \instant1/n8422 , 
         \instant1/n60_adj_412 , \instant1/n8421 , \instant1/n11357 , 
         \instant1/n58_adj_390 , \instant1/n11356 , \instant1/n8420 , 
         \instant1/n8419 , \instant1/n8418 , \instant1/n8417 , 
         \instant1/n4278 , \instant1/n46_adj_413 , \instant1/n8416 , 
         \instant1/n8415 , \instant1/n8414 , \instant1/n8413 , 
         \instant1/n8412 , \instant1/n4289 , \instant1/n28_adj_415 , 
         \instant1/n4288 , \instant1/n26_adj_414 , \instant1/n8411 , 
         \instant1/n11270 , \instant1/n24 , \instant1/n4286 , 
         \instant1/n22_adj_343 , \instant1/n4646 , \instant1/n1993 , 
         \instant1/n4647 , \instant1/n1994 , \instant1/n8721 , 
         \instant1/n2028 , \instant1/n2027 , \instant1/n4648 , 
         \instant1/n1995 , \instant1/n4649 , \instant1/n1996 , 
         \instant1/n8720 , \instant1/n2030 , \instant1/n2029 , 
         \instant1/n4650 , \instant1/n1997 , \instant1/n4651 , 
         \instant1/n1998 , \instant1/n8719 , \instant1/n2032 , 
         \instant1/n2031 , \instant1/n4652 , \instant1/n1999 , 
         \instant1/n4653 , \instant1/n2000 , \instant1/n8718 , 
         \instant1/n2034 , \instant1/n2033 , \instant1/n4654 , 
         \instant1/n2001 , \instant1/n4655 , \instant1/n2002 , 
         \instant1/n8717 , \instant1/n2036 , \instant1/n2035 , 
         \instant1/n4656 , \instant1/n2003 , \instant1/n4657 , 
         \instant1/n2004 , \instant1/n8716 , \instant1/n2038 , 
         \instant1/n2037 , \instant1/n4658 , \instant1/n2005 , 
         \instant1/n4659 , \instant1/n2006 , \instant1/n8715 , 
         \instant1/n2040 , \instant1/n2039 , \instant1/n4660 , 
         \instant1/n2007 , \instant1/n4661 , \instant1/n2008 , 
         \instant1/n8714 , \instant1/n2042 , \instant1/n2041 , 
         \instant1/n4662 , \instant1/n2009 , \instant1/n4663 , 
         \instant1/n2010 , \instant1/n8713 , \instant1/n2044 , 
         \instant1/n2043 , \instant1/n4664 , \instant1/n2011 , 
         \instant1/n4665 , \instant1/n2012 , \instant1/n8712 , 
         \instant1/n2046 , \instant1/n2045 , \instant1/n4666 , 
         \instant1/n2013 , \instant1/n4667 , \instant1/n2014 , 
         \instant1/n11269 , \instant1/n8711 , \instant1/n2048 , 
         \instant1/n2047 , \instant1/n4668 , \instant1/n2015 , 
         \instant1/n4669 , \instant1/n2016 , \instant1/n8710 , 
         \instant1/n2050 , \instant1/n2049 , \instant1/n4670 , 
         \instant1/n2017 , \instant1/n4671 , \instant1/n2018 , 
         \instant1/n8709 , \instant1/n2052 , \instant1/n2051 , 
         \instant1/n4672 , \instant1/n2019 , \instant1/n4673 , 
         \instant1/n2020 , \instant1/n8708 , \instant1/n2054 , 
         \instant1/n2053 , \instant1/n4674 , \instant1/n2021 , 
         \instant1/n2022 , \instant1/n10188 , \instant1/n38_adj_338 , 
         \instant1/n8707 , \instant1/n2056 , \instant1/n2055 , 
         \instant1/n2057 , \instant1/n8706 , \instant1/n8705 , 
         \instant1/n8704 , \instant1/n8703 , \instant1/n8702 , 
         \instant1/n8701 , \instant1/n8700 , \instant1/n8699 , 
         \instant1/n8698 , \instant1/n8697 , \instant1/n8696 , 
         \instant1/n8695 , \instant1/n8694 , \instant1/n8693 , 
         \instant1/n8692 , \instant1/n35_adj_491 , \instant1/n36_adj_490 , 
         \instant1/n4538 , \instant1/n8691 , \instant1/n4539 , 
         \instant1/n4540 , \instant1/n8690 , \instant1/n4541 , 
         \instant1/n4542 , \instant1/n8689 , \instant1/n4543 , 
         \instant1/n4544 , \instant1/n8688 , \instant1/n4545 , 
         \instant1/n4546 , \instant1/n8687 , \instant1/n4547 , 
         \instant1/n4548 , \instant1/n8686 , \instant1/n4549 , 
         \instant1/n4550 , \instant1/n8685 , \instant1/n4551 , 
         \instant1/n4552 , \instant1/n8684 , \instant1/n4553 , 
         \instant1/n4554 , \instant1/n8683 , \instant1/n4555 , 
         \instant1/n4556 , \instant1/n8682 , \instant1/n4557 , 
         \instant1/n4558 , \instant1/n8681 , \instant1/n4559 , 
         \instant1/n4560 , \instant1/n8680 , \instant1/n4561 , 
         \instant1/n4562 , \instant1/n8679 , \instant1/n4563 , 
         \instant1/n4564 , \instant1/n8678 , \instant1/n4565 , 
         \instant1/n8677 , \instant1/n24_adj_496 , \instant1/n33_adj_497 , 
         \instant1/n34 , \instant1/n4427 , \instant1/n4428 , \instant1/n8672 , 
         \instant1/n4429 , \instant1/n8671 , \instant1/n8670 , 
         \instant1/n8669 , \instant1/n8668 , \instant1/n8667 , 
         \instant1/n8666 , \instant1/n8665 , \instant1/n8664 , 
         \instant1/n8663 , \instant1/n8662 , \instant1/n8661 , 
         \instant1/n8660 , \instant1/n8659 , \instant1/n26_adj_500 , 
         \instant1/n8655 , \instant2/clk1 , \instant2/n54 , \instant2/n4482 , 
         \instant2/n8730 , \instant2/n2 , \instant2/n3 , \instant2/n55 , 
         \instant2/n56 , \instant2/n8729 , \instant2/n4 , \instant2/n5 , 
         \instant2/n57 , \instant2/n58 , \instant2/n8728 , 
         \instant2/n6_adj_282 , \instant2/n7 , \instant2/n59 , \instant2/n60 , 
         \instant2/n8727 , \instant2/n8 , \instant2/n9 , \instant2/n61 , 
         \instant2/n62 , \instant2/n8726 , \instant2/n10 , \instant2/n11 , 
         \instant2/n63 , \instant2/n64 , \instant2/n8725 , \instant2/n12 , 
         \instant2/n13 , \instant2/n65 , \instant2/n66 , \instant2/n8724 , 
         \instant2/n14 , \instant2/n15 , \instant2/n67 , \instant2/n68 , 
         \instant2/n8723 , \instant2/n16 , \instant2/n69 , 
         \instant1/frqlevel_2 , \instant1/frqlevel_1 , \instant1/n5236 , 
         \instant1/frqlevel_0 , \instant1/frqnum_31_N_54_5 , 
         \instant1/n8_adj_507 , \instant1/frqnum_31_N_54_8 , 
         \instant1/n8_adj_506 , \instant1/frqnum_31_N_54_11 , \instant1/n5279 , 
         \instant1/n4_adj_504 , \instant1/n7_adj_420 , 
         \instant1/count_flag_N_155 , \instant1/clk_c_enable_1 , 
         \instant1/n17_adj_480 , \instant1/n788 , \instant1/n5506 , 
         \instant1/frqlevel_2_N_67_1 , \instant1/frqlevel_2_N_67_0 , 
         \instant1/n11381 , \instant1/frqlevel_2_N_67_2 , frqDN_c, 
         \instant1/frqDN_1 , \instant1/lumUP_2 , \instant1/n13_adj_512 , 
         \instant1/n17_adj_517 , \instant1/lumUP_3 , \instant1/n794 , 
         \instant1/lumlevel_1 , \instant1/n5545 , \instant1/lumlevel_0 , 
         \instant1/lumlevel_2_N_41_1 , \instant1/lumlevel_2_N_41_0 , 
         \instant1/lumlevel_2 , \instant1/n11383 , 
         \instant1/lumlevel_2_N_41_2 , \instant1/n60_adj_453 , 
         \instant1/n8_adj_340 , \instant1/n62_adj_355 , \instant1/n11405 , 
         \instant1/n15_adj_418 , \instant1/n6_adj_464 , \instant1/n11279 , 
         \instant1/lumdivision_31_N_44_0 , \instant1/n14 , 
         \instant2/key_state_1 , \instant2/key_state_0 , 
         \instant2/key_state_1_N_239_1 , \instant2/key_state_1_N_239_0 , 
         column_c_3, column_c_0, \instant2/n11389 , \instant2/n561 , 
         column_c_1, \instant2/n595 , \instant2/n582 , 
         \instant2/clk1_enable_5 , key_code_0, \instant2/n10675 , 
         \instant2/n10_adj_284 , \instant2/n594 , key_code_1, key_code_3, 
         \instant2/n3605 , \instant2/n11393 , row_c_0, row_c_2, 
         \instant2/n5533 , \instant2/n593 , key_code_2, \instant2/n11415 , 
         \instant2/n10247 , row_c_3, \instant2/n5_adj_287 , \instant2/n10249 , 
         key_code_4, \instant1/n11_adj_430 , \instant1/n9_adj_437 , 
         \instant1/n13_adj_379 , \instant1/n14_adj_423 , \instant1/n4763 , 
         \instant1/n8_adj_339 , \instant1/n39 , \instant1/n18_adj_363 , 
         \instant1/n5404 , \instant1/n4_adj_362 , \instant1/n10299 , 
         \instant1/n14_adj_325 , \instant1/n4 , \instant1/n10314 , row_c_1, 
         \instant1/n10318 , \instant1/n10320 , \instant1/n10565 , 
         \instant1/n4751 , \instant1/n4755 , \instant1/n11267 , 
         \instant1/n11265 , \instant1/n11261 , \instant1/n11223 , 
         \instant1/n11388 , \instant1/n10561 , \instant1/n4776 , 
         \instant1/n11268 , \instant1/n4190 , \instant1/n4_adj_467 , 
         \instant1/n26_adj_477 , \instant1/n10536 , \instant1/n11404 , 
         \instant1/n10_adj_495 , \instant1/n10532 , \instant1/n10588 , 
         \instant1/n30_adj_306 , \instant1/n24_adj_305 , 
         \instant1/led_7__N_140 , \instant1/n4758 , \instant1/n4767 , 
         \instant1/n4765 , \instant1/n4768 , \instant1/n11204 , 
         \instant1/n6_adj_476 , \instant1/n20_adj_475 , \instant1/n10514 , 
         \instant1/n11401 , \instant1/n8_adj_494 , \instant1/n10519 , 
         \instant1/n11418 , \instant1/btn_2 , \instant1/frqUP_1 , 
         \instant1/frqUP_3 , \instant1/frqUP_2 , \instant1/n11417 , 
         \instant1/n11015 , \instant1/n8_adj_300 , \instant1/n3 , 
         \instant1/n4882 , \instant1/n10423 , \instant1/n14_adj_302 , 
         \instant1/n10_adj_329 , \instant1/n4775 , \instant1/n4780 , 
         \instant1/n4779 , \instant1/n10430 , \instant1/n16_adj_332 , 
         \instant1/n12_adj_349 , \instant1/n10437 , \instant1/n14_adj_401 , 
         \instant1/n10444 , \instant1/n20_adj_509 , \instant1/n16_adj_450 , 
         \instant1/n10451 , \instant1/n22_adj_510 , \instant1/n18_adj_458 , 
         \instant1/n10458 , \instant1/n24_adj_337 , \instant1/n20_adj_465 , 
         \instant1/n10472 , \instant1/n26_adj_427 , \instant1/n22_adj_470 , 
         \instant1/n10237 , \instant1/n10543 , \instant1/n28_adj_432 , 
         \instant1/n24_adj_473 , \instant1/n10346 , \instant1/n30_adj_439 , 
         \instant1/n26_adj_478 , \instant1/n10353 , \instant1/n32_adj_443 , 
         \instant1/n28_adj_484 , \instant1/n10360 , \instant1/n34_adj_446 , 
         \instant1/n30_adj_492 , \instant1/n4_adj_291 , \instant1/n10367 , 
         \instant1/n36_adj_449 , \instant1/n32_adj_501 , \instant1/n10295 , 
         \instant1/n10374 , \instant1/n38_adj_508 , \instant1/n34_adj_522 , 
         \instant1/n3305 , \instant1/n3306 , \instant1/n3310 , 
         \instant1/n3309 , \instant1/n10381 , \instant1/n40_adj_312 , 
         \instant1/n36_adj_456 , \instant1/n10388 , \instant1/n42_adj_472 , 
         \instant1/n38_adj_498 , \instant1/n10395 , \instant1/n44_adj_503 , 
         \instant1/n40_adj_433 , \instant1/n10402 , \instant1/n46_adj_514 , 
         \instant1/n42_adj_359 , \instant1/n10409 , \instant1/n48_adj_364 , 
         \instant1/n44_adj_304 , \instant1/n10416 , \instant1/n50_adj_308 , 
         \instant1/n46_adj_322 , \instant1/n10465 , \instant1/n52_adj_327 , 
         \instant1/n48_adj_344 , \instant1/n10557 , \instant1/n54_adj_351 , 
         \instant1/n50_adj_376 , \instant1/n10572 , \instant1/n56_adj_388 , 
         \instant1/n52_adj_403 , \instant1/n1919 , \instant1/n10579 , 
         \instant1/n54_adj_416 , \instant1/n10586 , \instant1/n56_adj_425 , 
         \instant1/n10550 , n10165, \instant2/n6_adj_285 , \instant2/n11397 , 
         \instant2/n5539 , \instant2/n11251 , \instant1/n4772 , 
         \instant1/n4_adj_309 , \instant1/n4_adj_328 , \instant1/n4_adj_352 , 
         \instant1/n4_adj_333 , \instant1/n4773 , \instant1/n4875 , 
         \instant1/n4_adj_457 , \instant1/n3301 , \instant1/n4778 , 
         \instant1/n9 , \instant1/n4_adj_389 , \instant1/n11399 , 
         \instant1/n10994 , \instant1/n1918 , \instant1/n4_adj_469 , 
         \instant1/n5246 , \instant1/n11016 , \instant1/n11012 , 
         \instant1/n267 , \instant1/n3302 , \instant1/n4_adj_313 , 
         \instant1/n3303 , \instant1/n14_adj_455 , \instant1/n3297 , 
         \instant1/n15_adj_454 , \instant1/n4_adj_460 , \instant1/n4_adj_462 , 
         \instant1/n4_adj_365 , \instant2/n11260 , \instant2/n6 , 
         \instant2/n8755 , \instant2/n10653 , \instant2/n10996 , 
         \instant2/n11416 , \instant2/n6_adj_286 , n11394, n11413, led_c_7, 
         \instant1/n18 , \instant1/n11272 , \instant1/n11271 , 
         \instant1/n11274 , \instant1/n11273 , \instant1/n11276 , 
         \instant1/n11275 , \instant1/n11278 , \instant1/n11277 , 
         \instant1/n11280 , \instant1/n11282 , \instant1/n11281 , 
         \instant1/n11284 , \instant1/n11283 , \instant1/n11286 , 
         \instant1/n11285 , \instant1/n11288 , \instant1/n11287 , 
         \instant1/n11290 , \instant1/n11289 , \instant1/n11292 , 
         \instant1/n11293 , \instant1/n11264 , \instant1/n17_adj_505 , 
         \instant1/n3308 , \instant1/n11297 , \instant1/n11298 , 
         \instant1/n11303 , \instant1/n11304 , \instant1/n11310 , 
         \instant1/n11311 , \instant1/n11316 , \instant1/n11317 , 
         \instant1/n11323 , \instant1/n11324 , \instant1/n11329 , 
         \instant1/n11330 , \instant1/n11337 , \instant1/n11338 , 
         \instant1/n11344 , \instant1/n11345 , \instant1/n4_adj_303 , 
         \instant1/n11350 , \instant1/n11351 , \instant1/n15 , 
         \instant1/n11263 , \instant1/n11359 , \instant1/n11360 , 
         \instant1/n11366 , \instant1/n11367 , \instant1/n11370 , 
         \instant1/n11371 , \instant1/n11300 , \instant1/n11299 , 
         \instant1/n3293 , \instant1/n3294 , \instant1/n3298 , \instant1/n51 , 
         \instant1/n4759 , \instant1/n32_adj_321 , \instant1/n31_adj_320 , 
         \instant1/n42_adj_319 , \instant1/n37 , \instant1/n4766 , 
         \instant1/n24_adj_324 , \instant1/n23 , \instant1/n40_adj_323 , 
         \instant1/n33 , \instant1/n45 , \instant1/n4769 , \instant1/n3296 , 
         \instant1/n3300 , \instant1/n11 , \instant1/n13 , \instant1/n11262 , 
         \instant1/n4881 , \instant1/n3295 , \instant1/n43 , \instant1/n11266 , 
         frqUP_c, \instant1/n4754 , \instant1/n57 , \instant1/n26_adj_336 , 
         \instant1/n3299 , \instant1/n25 , \instant1/n4762 , \instant1/n4760 , 
         \instant1/n32_adj_354 , \instant1/n4771 , \instant1/n23_adj_341 , 
         \instant1/lumDN_2 , \instant1/lumDN_3 , \instant1/n28_adj_345 , 
         \instant1/n36_adj_348 , \instant1/n40_adj_347 , \instant1/n27 , 
         \instant1/n4764 , \instant1/n24_adj_357 , \instant1/n34_adj_356 , 
         \instant1/n38_adj_353 , \instant1/n4757 , \instant1/n4761 , 
         \instant1/n4770 , \instant1/n14_adj_371 , \instant1/n20_adj_370 , 
         \instant1/n13_adj_369 , \instant1/n21 , \instant1/n12_adj_380 , 
         \instant1/n12_adj_419 , \instant1/n12_adj_422 , 
         \instant1/n13_adj_421 , \instant1/n10_adj_424 , 
         \instant1/n11_adj_429 , \instant1/n13_adj_428 , 
         \instant1/n10_adj_431 , \instant1/n12_adj_436 , 
         \instant1/n13_adj_435 , \instant1/n7_adj_438 , \instant1/n11_adj_441 , 
         \instant1/n13_adj_440 , \instant1/n6_adj_442 , \instant1/frqDN_3 , 
         \instant1/frqDN_2 , \instant1/n10_adj_445 , \instant1/n14_adj_444 , 
         \instant1/n10_adj_448 , \instant1/n11_adj_447 , 
         \instant1/n10_adj_452 , \instant1/n10622 , \instant1/n10510 , 
         \instant1/n11402 , \instant1/n11403 , \instant1/n10495 , 
         \instant1/n11406 , \instant1/n11407 , \instant1/n10482 , 
         \instant1/n11408 , \instant1/n11409 , \instant1/n11410 , 
         \instant1/n5_adj_461 , \instant1/n11411 , \instant1/n11412 , 
         \instant1/n11414 , \instant1/n6_adj_468 , \instant1/n11395 , 
         \instant1/n11392 , \instant1/n18_adj_483 , \instant1/n26_adj_482 , 
         \instant1/n30_adj_481 , \instant1/n11390 , \instant1/n22_adj_487 , 
         \instant1/n28_adj_486 , \instant1/n18_adj_488 , \instant1/n10500 , 
         \instant1/n10624 , \instant1/n10487 , \instant1/n10677 , 
         \instant1/n14_adj_489 , \instant1/n11296 , \instant1/n11_adj_520 , 
         \instant1/n13_adj_519 , \instant1/n12_adj_513 , 
         \instant1/n16_adj_516 , \instant1/n20_adj_515 , 
         \instant1/n13_adj_518 , column_c_2, \instant2/n10251 , 
         \instant2/n10216 , \instant2/n10303 , \instant2/n11182 , 
         \instant2/n11183 , \instant2/n10308 , \instant2/n7_adj_283 , 
         \instant2/n18 , \instant2/n17 , \instant2/n19 , \instant2/n8740 , 
         \instant2/n11400 , \instant2/n10_adj_288 , \instant2/n8_adj_289 , 
         VCCI;

  SLICE_0 SLICE_0( .B0(n11743), .A0(lumcnt_9), .FCI(n8440), 
    .F1(count_flag_N_192));
  SLICE_1 SLICE_1( .A1(lumcnt_8), .A0(lumcnt_7), .FCI(n8439), .FCO(n8440));
  SLICE_2 SLICE_2( .B1(lumdivision_6), .A1(lumcnt_6), .B0(lumdivision_6), 
    .A0(lumcnt_5), .FCI(n8438), .FCO(n8439));
  SLICE_3 SLICE_3( .B1(lumdivision_4), .A1(lumcnt_4), .B0(lumdivision_3), 
    .A0(lumcnt_3), .FCI(n8437), .FCO(n8438));
  SLICE_4 SLICE_4( .B1(lumdivision_2), .A1(lumcnt_2), .A0(lumcnt_1), 
    .FCI(n8436), .FCO(n8437));
  SLICE_5 SLICE_5( .B1(lumdivision_0), .A1(lumcnt_0), .FCO(n8436));
  SLICE_6 SLICE_6( .B0(frqnum_12), .A0(sawtooth_cnt_12), .FCI(n8430), 
    .F1(n675));
  SLICE_7 SLICE_7( .B1(frqnum_11), .A1(sawtooth_cnt_11), .B0(frqnum_10), 
    .A0(sawtooth_cnt_10), .FCI(n8429), .FCO(n8430));
  SLICE_8 SLICE_8( .B1(frqnum_9), .A1(sawtooth_cnt_9), .B0(frqnum_9), 
    .A0(sawtooth_cnt_8), .FCI(n8428), .FCO(n8429));
  SLICE_9 SLICE_9( .B1(frqnum_9), .A1(sawtooth_cnt_7), .B0(frqnum_6), 
    .A0(sawtooth_cnt_6), .FCI(n8427), .FCO(n8428));
  SLICE_10 SLICE_10( .B1(frqnum_5), .A1(sawtooth_cnt_5), .B0(frqnum_4), 
    .A0(sawtooth_cnt_4), .FCI(n8426), .FCO(n8427));
  SLICE_11 SLICE_11( .B1(frqnum_3), .A1(sawtooth_cnt_3), .FCO(n8426));
  instant1_SLICE_12 \instant1/SLICE_12 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4316 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4317 ), .FCI(\instant1/n8653 ), .F0(\instant1/n4431 ), 
    .F1(\instant1/n4430 ), .FCO(\instant1/n8654 ));
  instant1_SLICE_13 \instant1/SLICE_13 ( .D0(sawtooth_cnt_7), 
    .C0(sawtooth_cnt_8), .B0(sawtooth_cnt_9), .A0(frqnum_9), 
    .FCI(\instant1/n7901 ), .F1(\instant1/lumcnt_9__N_123 ));
  instant1_SLICE_14 \instant1/SLICE_14 ( .D1(frqnum_3), .C1(sawtooth_cnt_3), 
    .B1(frqnum_4), .A1(sawtooth_cnt_4), .D0(frqnum_5), .C0(sawtooth_cnt_5), 
    .B0(frqnum_6), .A0(sawtooth_cnt_6), .FCI(\instant1/n7900 ), 
    .FCO(\instant1/n7901 ));
  instant1_SLICE_15 \instant1/SLICE_15 ( .D1(frqnum_10), .C1(sawtooth_cnt_10), 
    .B1(frqnum_11), .A1(sawtooth_cnt_11), .D0(\instant1/sawtooth_cnt_0 ), 
    .C0(\instant1/sawtooth_cnt_1 ), .B0(\instant1/sawtooth_cnt_2 ), 
    .A0(sawtooth_cnt_13), .FCI(\instant1/n7899 ), .FCO(\instant1/n7900 ));
  instant1_SLICE_16 \instant1/SLICE_16 ( .C1(\instant1/triangle_cnt_0 ), 
    .B1(\instant1/n8787 ), .A1(\instant1/n20_adj_361 ), .FCO(\instant1/n8410 ));
  instant1_SLICE_17 \instant1/SLICE_17 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4318 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4319 ), .FCI(\instant1/n8652 ), .F0(\instant1/n4433 ), 
    .F1(\instant1/n4432 ), .FCO(\instant1/n8653 ));
  instant1_SLICE_18 \instant1/SLICE_18 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4320 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4321 ), .FCI(\instant1/n8651 ), .F0(\instant1/n4435 ), 
    .F1(\instant1/n4434 ), .FCO(\instant1/n8652 ));
  instant1_SLICE_19 \instant1/SLICE_19 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4322 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4323 ), .FCI(\instant1/n8650 ), .F0(\instant1/n4437 ), 
    .F1(\instant1/n4436 ), .FCO(\instant1/n8651 ));
  instant1_SLICE_20 \instant1/SLICE_20 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4324 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4325 ), .FCI(\instant1/n8649 ), .F0(\instant1/n4439 ), 
    .F1(\instant1/n4438 ), .FCO(\instant1/n8650 ));
  instant1_SLICE_21 \instant1/SLICE_21 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4326 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4327 ), .FCI(\instant1/n8648 ), .F0(\instant1/n4441 ), 
    .F1(\instant1/n4440 ), .FCO(\instant1/n8649 ));
  instant1_SLICE_22 \instant1/SLICE_22 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4328 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4329 ), .FCI(\instant1/n8647 ), .F0(\instant1/n4443 ), 
    .F1(\instant1/n4442 ), .FCO(\instant1/n8648 ));
  instant1_SLICE_23 \instant1/SLICE_23 ( .D1(\instant1/n4290 ), .C1(n2299), 
    .B1(\instant1/n30 ), .A1(\instant1/n4330 ), .D0(\instant1/n30 ), 
    .C0(\instant1/n31 ), .B0(\instant1/n32 ), .A0(\instant1/n4331 ), 
    .FCI(\instant1/n8646 ), .F0(\instant1/n4445 ), .F1(\instant1/n4444 ), 
    .FCO(\instant1/n8647 ));
  instant1_SLICE_24 \instant1/SLICE_24 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4332 ), 
    .D0(\instant1/n4290 ), .C0(n1463), .B0(\instant1/n30 ), 
    .A0(\instant1/n4333 ), .FCI(\instant1/n8645 ), .F0(\instant1/n4447 ), 
    .F1(\instant1/n4446 ), .FCO(\instant1/n8646 ));
  instant1_SLICE_25 \instant1/SLICE_25 ( .D1(\instant1/n4290 ), .C1(n1463), 
    .B1(\instant1/n30 ), .A1(\instant1/n4334 ), .D0(\instant1/n4290 ), 
    .C0(n1638), .B0(\instant1/n30 ), .A0(\instant1/n4335 ), 
    .FCI(\instant1/n8644 ), .F0(\instant1/n4449 ), .F1(\instant1/n4448 ), 
    .FCO(\instant1/n8645 ));
  instant1_SLICE_26 \instant1/SLICE_26 ( .D1(\instant1/n4290 ), .C1(n1108), 
    .B1(\instant1/n30 ), .A1(\instant1/n4336 ), .D0(\instant1/n4290 ), 
    .C0(n926), .B0(\instant1/n30 ), .A0(\instant1/n4337 ), 
    .FCI(\instant1/n8643 ), .F0(\instant1/n4451 ), .F1(\instant1/n4450 ), 
    .FCO(\instant1/n8644 ));
  instant1_SLICE_27 \instant1/SLICE_27 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4338 ), 
    .D0(\instant1/n4290 ), .C0(n56), .B0(\instant1/n30 ), .A0(frqnum_5), 
    .FCI(\instant1/n8642 ), .F0(\instant1/n4453 ), .F1(\instant1/n4452 ), 
    .FCO(\instant1/n8643 ));
  instant1_SLICE_28 \instant1/SLICE_28 ( .D1(lumdivision_9), 
    .C1(\instant1/n4290 ), .B1(\instant1/n28_adj_335 ), .A1(\instant1/n4330 ), 
    .FCO(\instant1/n8642 ));
  instant1_SLICE_29 \instant1/SLICE_29 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4196 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4197 ), .FCI(\instant1/n8637 ), 
    .F0(\instant1/n4314 ), .F1(\instant1/n4313 ));
  instant1_SLICE_30 \instant1/SLICE_30 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4198 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4199 ), .FCI(\instant1/n8636 ), 
    .F0(\instant1/n4316 ), .F1(\instant1/n4315 ), .FCO(\instant1/n8637 ));
  instant1_SLICE_31 \instant1/SLICE_31 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4200 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4201 ), .FCI(\instant1/n8635 ), 
    .F0(\instant1/n4318 ), .F1(\instant1/n4317 ), .FCO(\instant1/n8636 ));
  instant1_SLICE_32 \instant1/SLICE_32 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4202 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4203 ), .FCI(\instant1/n8634 ), 
    .F0(\instant1/n4320 ), .F1(\instant1/n4319 ), .FCO(\instant1/n8635 ));
  instant1_SLICE_33 \instant1/SLICE_33 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4204 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4205 ), .FCI(\instant1/n8633 ), 
    .F0(\instant1/n4322 ), .F1(\instant1/n4321 ), .FCO(\instant1/n8634 ));
  instant1_SLICE_34 \instant1/SLICE_34 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4206 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4207 ), .FCI(\instant1/n8632 ), 
    .F0(\instant1/n4324 ), .F1(\instant1/n4323 ), .FCO(\instant1/n8633 ));
  instant1_SLICE_35 \instant1/SLICE_35 ( .C0(\instant1/triangle_cnt_15 ), 
    .B0(\instant1/count_flag ), .A0(\instant1/count_flag_N_159 ), 
    .DI0(\instant1/n281 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8409 ), .F0(\instant1/n281 ), 
    .Q0(\instant1/triangle_cnt_15 ));
  instant1_SLICE_36 \instant1/SLICE_36 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4208 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4209 ), .FCI(\instant1/n8631 ), 
    .F0(\instant1/n4326 ), .F1(\instant1/n4325 ), .FCO(\instant1/n8632 ));
  instant1_SLICE_37 \instant1/SLICE_37 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4210 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4211 ), .FCI(\instant1/n8630 ), 
    .F0(\instant1/n4328 ), .F1(\instant1/n4327 ), .FCO(\instant1/n8631 ));
  instant1_SLICE_38 \instant1/SLICE_38 ( .D1(\instant1/n4291 ), .C1(n2299), 
    .B1(\instant1/n32_adj_368 ), .A1(\instant1/n4212 ), 
    .D0(\instant1/n32_adj_368 ), .C0(\instant1/n29 ), 
    .B0(\instant1/n30_adj_367 ), .A0(\instant1/n4213 ), .FCI(\instant1/n8629 ), 
    .F0(\instant1/n4330 ), .F1(\instant1/n4329 ), .FCO(\instant1/n8630 ));
  instant1_SLICE_39 \instant1/SLICE_39 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4214 ), 
    .D0(\instant1/n4291 ), .C0(n1463), .B0(\instant1/n32_adj_368 ), 
    .A0(\instant1/n4215 ), .FCI(\instant1/n8628 ), .F0(\instant1/n4332 ), 
    .F1(\instant1/n4331 ), .FCO(\instant1/n8629 ));
  instant1_SLICE_40 \instant1/SLICE_40 ( .D1(\instant1/n4291 ), .C1(n1463), 
    .B1(\instant1/n32_adj_368 ), .A1(\instant1/n4216 ), .D0(\instant1/n4291 ), 
    .C0(n1638), .B0(\instant1/n32_adj_368 ), .A0(\instant1/n4217 ), 
    .FCI(\instant1/n8627 ), .F0(\instant1/n4334 ), .F1(\instant1/n4333 ), 
    .FCO(\instant1/n8628 ));
  instant1_SLICE_41 \instant1/SLICE_41 ( .D1(\instant1/n4291 ), .C1(n1108), 
    .B1(\instant1/n32_adj_368 ), .A1(\instant1/n4218 ), .D0(\instant1/n4291 ), 
    .C0(n926), .B0(\instant1/n32_adj_368 ), .A0(\instant1/n4219 ), 
    .FCI(\instant1/n8626 ), .F0(\instant1/n4336 ), .F1(\instant1/n4335 ), 
    .FCO(\instant1/n8627 ));
  instant1_SLICE_42 \instant1/SLICE_42 ( .D1(\instant1/n32_adj_368 ), 
    .C1(\instant1/n29 ), .B1(\instant1/n30_adj_367 ), .A1(\instant1/n4220 ), 
    .D0(\instant1/n4291 ), .C0(n56), .B0(\instant1/n32_adj_368 ), 
    .A0(frqnum_6), .FCI(\instant1/n8625 ), .F0(\instant1/n4338 ), 
    .F1(\instant1/n4337 ), .FCO(\instant1/n8626 ));
  instant1_SLICE_43 \instant1/SLICE_43 ( .D1(lumdivision_9), 
    .C1(\instant1/n4291 ), .B1(\instant1/n30_adj_372 ), .A1(\instant1/n4212 ), 
    .FCO(\instant1/n8625 ));
  instant1_SLICE_44 \instant1/SLICE_44 ( .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4076 ), .FCI(\instant1/n8621 ), .F0(\instant1/n4196 ));
  instant1_SLICE_45 \instant1/SLICE_45 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4077 ), .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4078 ), .FCI(\instant1/n8620 ), .F0(\instant1/n4198 ), 
    .F1(\instant1/n4197 ), .FCO(\instant1/n8621 ));
  instant1_SLICE_46 \instant1/SLICE_46 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4079 ), .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4080 ), .FCI(\instant1/n8619 ), .F0(\instant1/n4200 ), 
    .F1(\instant1/n4199 ), .FCO(\instant1/n8620 ));
  instant1_SLICE_47 \instant1/SLICE_47 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4081 ), .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4082 ), .FCI(\instant1/n8618 ), .F0(\instant1/n4202 ), 
    .F1(\instant1/n4201 ), .FCO(\instant1/n8619 ));
  instant1_SLICE_48 \instant1/SLICE_48 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4083 ), .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4084 ), .FCI(\instant1/n8617 ), .F0(\instant1/n4204 ), 
    .F1(\instant1/n4203 ), .FCO(\instant1/n8618 ));
  instant1_SLICE_49 \instant1/SLICE_49 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4085 ), .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4086 ), .FCI(\instant1/n8616 ), .F0(\instant1/n4206 ), 
    .F1(\instant1/n4205 ), .FCO(\instant1/n8617 ));
  instant1_SLICE_50 \instant1/SLICE_50 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4087 ), .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4088 ), .FCI(\instant1/n8615 ), .F0(\instant1/n4208 ), 
    .F1(\instant1/n4207 ), .FCO(\instant1/n8616 ));
  instant1_SLICE_51 \instant1/SLICE_51 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4089 ), .D0(\instant1/n34_adj_375 ), 
    .C0(\instant1/n27_adj_374 ), .B0(\instant1/n28_adj_373 ), 
    .A0(\instant1/n4090 ), .FCI(\instant1/n8614 ), .F0(\instant1/n4210 ), 
    .F1(\instant1/n4209 ), .FCO(\instant1/n8615 ));
  instant1_SLICE_52 \instant1/SLICE_52 ( .D1(\instant1/n4292 ), .C1(n2299), 
    .B1(\instant1/n34_adj_375 ), .A1(\instant1/n4091 ), 
    .D0(\instant1/n34_adj_375 ), .C0(\instant1/n27_adj_374 ), 
    .B0(\instant1/n28_adj_373 ), .A0(\instant1/n4092 ), .FCI(\instant1/n8613 ), 
    .F0(\instant1/n4212 ), .F1(\instant1/n4211 ), .FCO(\instant1/n8614 ));
  instant1_SLICE_53 \instant1/SLICE_53 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4093 ), .D0(\instant1/n4292 ), .C0(n1463), 
    .B0(\instant1/n34_adj_375 ), .A0(\instant1/n4094 ), .FCI(\instant1/n8612 ), 
    .F0(\instant1/n4214 ), .F1(\instant1/n4213 ), .FCO(\instant1/n8613 ));
  instant1_SLICE_54 \instant1/SLICE_54 ( .D1(\instant1/n4292 ), .C1(n1463), 
    .B1(\instant1/n34_adj_375 ), .A1(\instant1/n4095 ), .D0(\instant1/n4292 ), 
    .C0(n1638), .B0(\instant1/n34_adj_375 ), .A0(\instant1/n4096 ), 
    .FCI(\instant1/n8611 ), .F0(\instant1/n4216 ), .F1(\instant1/n4215 ), 
    .FCO(\instant1/n8612 ));
  instant1_SLICE_55 \instant1/SLICE_55 ( .D1(\instant1/n4292 ), .C1(n1108), 
    .B1(\instant1/n34_adj_375 ), .A1(\instant1/n4097 ), .D0(\instant1/n4292 ), 
    .C0(n926), .B0(\instant1/n34_adj_375 ), .A0(\instant1/n4098 ), 
    .FCI(\instant1/n8610 ), .F0(\instant1/n4218 ), .F1(\instant1/n4217 ), 
    .FCO(\instant1/n8611 ));
  instant1_SLICE_56 \instant1/SLICE_56 ( .C1(\instant1/triangle_cnt_14 ), 
    .B1(\instant1/count_flag ), .A1(\instant1/count_flag_N_159 ), 
    .C0(\instant1/triangle_cnt_13 ), .B0(\instant1/count_flag ), 
    .A0(\instant1/count_flag_N_159 ), .DI1(\instant1/n282 ), 
    .DI0(\instant1/n283 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8408 ), .F0(\instant1/n283 ), 
    .Q0(\instant1/triangle_cnt_13 ), .F1(\instant1/n282 ), 
    .Q1(\instant1/triangle_cnt_14 ), .FCO(\instant1/n8409 ));
  instant1_SLICE_57 \instant1/SLICE_57 ( .D1(\instant1/n34_adj_375 ), 
    .C1(\instant1/n27_adj_374 ), .B1(\instant1/n28_adj_373 ), 
    .A1(\instant1/n4099 ), .D0(\instant1/n4292 ), .C0(n56), 
    .B0(\instant1/n34_adj_375 ), .A0(frqnum_9), .FCI(\instant1/n8609 ), 
    .F0(\instant1/n4220 ), .F1(\instant1/n4219 ), .FCO(\instant1/n8610 ));
  instant1_SLICE_58 \instant1/SLICE_58 ( .D1(lumdivision_9), 
    .C1(\instant1/n4292 ), .B1(\instant1/n32_adj_378 ), .A1(\instant1/n4091 ), 
    .FCO(\instant1/n8609 ));
  instant1_SLICE_59 \instant1/SLICE_59 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3953 ), .D0(\instant1/n36_adj_383 ), 
    .C0(\instant1/n25_adj_382 ), .B0(\instant1/n26_adj_381 ), 
    .A0(\instant1/n3954 ), .FCI(\instant1/n8604 ), .F0(\instant1/n4077 ), 
    .F1(\instant1/n4076 ));
  instant1_SLICE_60 \instant1/SLICE_60 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3955 ), .D0(\instant1/n36_adj_383 ), 
    .C0(\instant1/n25_adj_382 ), .B0(\instant1/n26_adj_381 ), 
    .A0(\instant1/n3956 ), .FCI(\instant1/n8603 ), .F0(\instant1/n4079 ), 
    .F1(\instant1/n4078 ), .FCO(\instant1/n8604 ));
  instant1_SLICE_61 \instant1/SLICE_61 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3957 ), .D0(\instant1/n36_adj_383 ), 
    .C0(\instant1/n25_adj_382 ), .B0(\instant1/n26_adj_381 ), 
    .A0(\instant1/n3958 ), .FCI(\instant1/n8602 ), .F0(\instant1/n4081 ), 
    .F1(\instant1/n4080 ), .FCO(\instant1/n8603 ));
  instant1_SLICE_62 \instant1/SLICE_62 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3959 ), .D0(\instant1/n36_adj_383 ), 
    .C0(\instant1/n25_adj_382 ), .B0(\instant1/n26_adj_381 ), 
    .A0(\instant1/n3960 ), .FCI(\instant1/n8601 ), .F0(\instant1/n4083 ), 
    .F1(\instant1/n4082 ), .FCO(\instant1/n8602 ));
  instant1_SLICE_63 \instant1/SLICE_63 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3961 ), .D0(\instant1/n36_adj_383 ), 
    .C0(\instant1/n25_adj_382 ), .B0(\instant1/n26_adj_381 ), 
    .A0(\instant1/n3962 ), .FCI(\instant1/n8600 ), .F0(\instant1/n4085 ), 
    .F1(\instant1/n4084 ), .FCO(\instant1/n8601 ));
  instant1_SLICE_64 \instant1/SLICE_64 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3963 ), .D0(\instant1/n36_adj_383 ), 
    .C0(\instant1/n25_adj_382 ), .B0(\instant1/n26_adj_381 ), 
    .A0(\instant1/n3964 ), .FCI(\instant1/n8599 ), .F0(\instant1/n4087 ), 
    .F1(\instant1/n4086 ), .FCO(\instant1/n8600 ));
  instant1_SLICE_65 \instant1/SLICE_65 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3965 ), .D0(\instant1/n36_adj_383 ), 
    .C0(\instant1/n25_adj_382 ), .B0(\instant1/n26_adj_381 ), 
    .A0(\instant1/n3966 ), .FCI(\instant1/n8598 ), .F0(\instant1/n4089 ), 
    .F1(\instant1/n4088 ), .FCO(\instant1/n8599 ));
  instant1_SLICE_66 \instant1/SLICE_66 ( .D1(\instant1/n4300 ), .C1(n2299), 
    .B1(\instant1/n36_adj_383 ), .A1(\instant1/n3967 ), 
    .D0(\instant1/n36_adj_383 ), .C0(\instant1/n25_adj_382 ), 
    .B0(\instant1/n26_adj_381 ), .A0(\instant1/n3968 ), .FCI(\instant1/n8597 ), 
    .F0(\instant1/n4091 ), .F1(\instant1/n4090 ), .FCO(\instant1/n8598 ));
  instant1_SLICE_67 \instant1/SLICE_67 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3969 ), .D0(\instant1/n4300 ), .C0(n1463), 
    .B0(\instant1/n36_adj_383 ), .A0(\instant1/n3970 ), .FCI(\instant1/n8596 ), 
    .F0(\instant1/n4093 ), .F1(\instant1/n4092 ), .FCO(\instant1/n8597 ));
  instant1_SLICE_68 \instant1/SLICE_68 ( .D1(\instant1/n4300 ), .C1(n1463), 
    .B1(\instant1/n36_adj_383 ), .A1(\instant1/n3971 ), .D0(\instant1/n4300 ), 
    .C0(n1638), .B0(\instant1/n36_adj_383 ), .A0(\instant1/n3972 ), 
    .FCI(\instant1/n8595 ), .F0(\instant1/n4095 ), .F1(\instant1/n4094 ), 
    .FCO(\instant1/n8596 ));
  instant1_SLICE_69 \instant1/SLICE_69 ( .D1(\instant1/n4300 ), .C1(n1108), 
    .B1(\instant1/n36_adj_383 ), .A1(\instant1/n3973 ), .D0(\instant1/n4300 ), 
    .C0(n926), .B0(\instant1/n36_adj_383 ), .A0(\instant1/n3974 ), 
    .FCI(\instant1/n8594 ), .F0(\instant1/n4097 ), .F1(\instant1/n4096 ), 
    .FCO(\instant1/n8595 ));
  instant1_SLICE_70 \instant1/SLICE_70 ( .D1(\instant1/n36_adj_383 ), 
    .C1(\instant1/n25_adj_382 ), .B1(\instant1/n26_adj_381 ), 
    .A1(\instant1/n3975 ), .D0(\instant1/n4300 ), .C0(n56), 
    .B0(\instant1/n36_adj_383 ), .A0(frqnum_9), .FCI(\instant1/n8593 ), 
    .F0(\instant1/n4099 ), .F1(\instant1/n4098 ), .FCO(\instant1/n8594 ));
  instant1_SLICE_71 \instant1/SLICE_71 ( .D1(lumdivision_9), 
    .C1(\instant1/n4300 ), .B1(\instant1/n34_adj_384 ), .A1(\instant1/n3967 ), 
    .FCO(\instant1/n8593 ));
  instant1_SLICE_72 \instant1/SLICE_72 ( .D0(\instant1/n38_adj_387 ), 
    .C0(\instant1/n23_adj_386 ), .B0(\instant1/n24_adj_385 ), 
    .A0(\instant1/n3827 ), .FCI(\instant1/n8589 ), .F0(\instant1/n3953 ));
  instant1_SLICE_73 \instant1/SLICE_73 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3828 ), .D0(\instant1/n38_adj_387 ), 
    .C0(\instant1/n23_adj_386 ), .B0(\instant1/n24_adj_385 ), 
    .A0(\instant1/n3829 ), .FCI(\instant1/n8588 ), .F0(\instant1/n3955 ), 
    .F1(\instant1/n3954 ), .FCO(\instant1/n8589 ));
  instant1_SLICE_74 \instant1/SLICE_74 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3830 ), .D0(\instant1/n38_adj_387 ), 
    .C0(\instant1/n23_adj_386 ), .B0(\instant1/n24_adj_385 ), 
    .A0(\instant1/n3831 ), .FCI(\instant1/n8587 ), .F0(\instant1/n3957 ), 
    .F1(\instant1/n3956 ), .FCO(\instant1/n8588 ));
  instant1_SLICE_75 \instant1/SLICE_75 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3832 ), .D0(\instant1/n38_adj_387 ), 
    .C0(\instant1/n23_adj_386 ), .B0(\instant1/n24_adj_385 ), 
    .A0(\instant1/n3833 ), .FCI(\instant1/n8586 ), .F0(\instant1/n3959 ), 
    .F1(\instant1/n3958 ), .FCO(\instant1/n8587 ));
  instant1_SLICE_76 \instant1/SLICE_76 ( .C1(\instant1/triangle_cnt_12 ), 
    .B1(\instant1/count_flag ), .A1(\instant1/count_flag_N_159 ), 
    .C0(\instant1/triangle_cnt_11 ), .B0(\instant1/count_flag ), 
    .A0(\instant1/count_flag_N_159 ), .DI1(\instant1/n284 ), 
    .DI0(\instant1/n285 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8407 ), .F0(\instant1/n285 ), 
    .Q0(\instant1/triangle_cnt_11 ), .F1(\instant1/n284 ), 
    .Q1(\instant1/triangle_cnt_12 ), .FCO(\instant1/n8408 ));
  instant1_SLICE_77 \instant1/SLICE_77 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3834 ), .D0(\instant1/n38_adj_387 ), 
    .C0(\instant1/n23_adj_386 ), .B0(\instant1/n24_adj_385 ), 
    .A0(\instant1/n3835 ), .FCI(\instant1/n8585 ), .F0(\instant1/n3961 ), 
    .F1(\instant1/n3960 ), .FCO(\instant1/n8586 ));
  instant1_SLICE_78 \instant1/SLICE_78 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3836 ), .D0(\instant1/n38_adj_387 ), 
    .C0(\instant1/n23_adj_386 ), .B0(\instant1/n24_adj_385 ), 
    .A0(\instant1/n3837 ), .FCI(\instant1/n8584 ), .F0(\instant1/n3963 ), 
    .F1(\instant1/n3962 ), .FCO(\instant1/n8585 ));
  instant1_SLICE_79 \instant1/SLICE_79 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3838 ), .D0(\instant1/n38_adj_387 ), 
    .C0(\instant1/n23_adj_386 ), .B0(\instant1/n24_adj_385 ), 
    .A0(\instant1/n3839 ), .FCI(\instant1/n8583 ), .F0(\instant1/n3965 ), 
    .F1(\instant1/n3964 ), .FCO(\instant1/n8584 ));
  instant1_SLICE_80 \instant1/SLICE_80 ( .D1(\instant1/n4268 ), .C1(n2299), 
    .B1(\instant1/n38_adj_387 ), .A1(\instant1/n3840 ), 
    .D0(\instant1/n38_adj_387 ), .C0(\instant1/n23_adj_386 ), 
    .B0(\instant1/n24_adj_385 ), .A0(\instant1/n3841 ), .FCI(\instant1/n8582 ), 
    .F0(\instant1/n3967 ), .F1(\instant1/n3966 ), .FCO(\instant1/n8583 ));
  instant1_SLICE_81 \instant1/SLICE_81 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3842 ), .D0(\instant1/n4268 ), .C0(n1463), 
    .B0(\instant1/n38_adj_387 ), .A0(\instant1/n3843 ), .FCI(\instant1/n8581 ), 
    .F0(\instant1/n3969 ), .F1(\instant1/n3968 ), .FCO(\instant1/n8582 ));
  instant1_SLICE_82 \instant1/SLICE_82 ( .D1(\instant1/n4268 ), .C1(n1463), 
    .B1(\instant1/n38_adj_387 ), .A1(\instant1/n3844 ), .D0(\instant1/n4268 ), 
    .C0(n1638), .B0(\instant1/n38_adj_387 ), .A0(\instant1/n3845 ), 
    .FCI(\instant1/n8580 ), .F0(\instant1/n3971 ), .F1(\instant1/n3970 ), 
    .FCO(\instant1/n8581 ));
  instant1_SLICE_83 \instant1/SLICE_83 ( .D1(\instant1/n4268 ), .C1(n1108), 
    .B1(\instant1/n38_adj_387 ), .A1(\instant1/n3846 ), .D0(\instant1/n4268 ), 
    .C0(n926), .B0(\instant1/n38_adj_387 ), .A0(\instant1/n3847 ), 
    .FCI(\instant1/n8579 ), .F0(\instant1/n3973 ), .F1(\instant1/n3972 ), 
    .FCO(\instant1/n8580 ));
  instant1_SLICE_84 \instant1/SLICE_84 ( .D1(\instant1/n38_adj_387 ), 
    .C1(\instant1/n23_adj_386 ), .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n3848 ), .D0(\instant1/n4268 ), .C0(n56), 
    .B0(\instant1/n38_adj_387 ), .A0(frqnum_9), .FCI(\instant1/n8578 ), 
    .F0(\instant1/n3975 ), .F1(\instant1/n3974 ), .FCO(\instant1/n8579 ));
  instant1_SLICE_85 \instant1/SLICE_85 ( .D1(lumdivision_9), 
    .C1(\instant1/n4268 ), .B1(\instant1/n36_adj_392 ), .A1(\instant1/n3840 ), 
    .FCO(\instant1/n8578 ));
  instant1_SLICE_86 \instant1/SLICE_86 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3698 ), .D0(\instant1/n40_adj_395 ), 
    .C0(\instant1/n21_adj_394 ), .B0(\instant1/n22_adj_393 ), 
    .A0(\instant1/n3699 ), .FCI(\instant1/n8573 ), .F0(\instant1/n3828 ), 
    .F1(\instant1/n3827 ));
  instant1_SLICE_87 \instant1/SLICE_87 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3700 ), .D0(\instant1/n40_adj_395 ), 
    .C0(\instant1/n21_adj_394 ), .B0(\instant1/n22_adj_393 ), 
    .A0(\instant1/n3701 ), .FCI(\instant1/n8572 ), .F0(\instant1/n3830 ), 
    .F1(\instant1/n3829 ), .FCO(\instant1/n8573 ));
  instant1_SLICE_88 \instant1/SLICE_88 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3702 ), .D0(\instant1/n40_adj_395 ), 
    .C0(\instant1/n21_adj_394 ), .B0(\instant1/n22_adj_393 ), 
    .A0(\instant1/n3703 ), .FCI(\instant1/n8571 ), .F0(\instant1/n3832 ), 
    .F1(\instant1/n3831 ), .FCO(\instant1/n8572 ));
  instant1_SLICE_89 \instant1/SLICE_89 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3704 ), .D0(\instant1/n40_adj_395 ), 
    .C0(\instant1/n21_adj_394 ), .B0(\instant1/n22_adj_393 ), 
    .A0(\instant1/n3705 ), .FCI(\instant1/n8570 ), .F0(\instant1/n3834 ), 
    .F1(\instant1/n3833 ), .FCO(\instant1/n8571 ));
  instant1_SLICE_90 \instant1/SLICE_90 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3706 ), .D0(\instant1/n40_adj_395 ), 
    .C0(\instant1/n21_adj_394 ), .B0(\instant1/n22_adj_393 ), 
    .A0(\instant1/n3707 ), .FCI(\instant1/n8569 ), .F0(\instant1/n3836 ), 
    .F1(\instant1/n3835 ), .FCO(\instant1/n8570 ));
  instant1_SLICE_91 \instant1/SLICE_91 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3708 ), .D0(\instant1/n40_adj_395 ), 
    .C0(\instant1/n21_adj_394 ), .B0(\instant1/n22_adj_393 ), 
    .A0(\instant1/n3709 ), .FCI(\instant1/n8568 ), .F0(\instant1/n3838 ), 
    .F1(\instant1/n3837 ), .FCO(\instant1/n8569 ));
  instant1_SLICE_92 \instant1/SLICE_92 ( .D1(\instant1/n4275 ), .C1(n2299), 
    .B1(\instant1/n40_adj_395 ), .A1(\instant1/n3710 ), 
    .D0(\instant1/n40_adj_395 ), .C0(\instant1/n21_adj_394 ), 
    .B0(\instant1/n22_adj_393 ), .A0(\instant1/n3711 ), .FCI(\instant1/n8567 ), 
    .F0(\instant1/n3840 ), .F1(\instant1/n3839 ), .FCO(\instant1/n8568 ));
  instant1_SLICE_93 \instant1/SLICE_93 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3712 ), .D0(\instant1/n4275 ), .C0(n1463), 
    .B0(\instant1/n40_adj_395 ), .A0(\instant1/n3713 ), .FCI(\instant1/n8566 ), 
    .F0(\instant1/n3842 ), .F1(\instant1/n3841 ), .FCO(\instant1/n8567 ));
  instant1_SLICE_94 \instant1/SLICE_94 ( .D1(\instant1/n4275 ), .C1(n1463), 
    .B1(\instant1/n40_adj_395 ), .A1(\instant1/n3714 ), .D0(\instant1/n4275 ), 
    .C0(n1638), .B0(\instant1/n40_adj_395 ), .A0(\instant1/n3715 ), 
    .FCI(\instant1/n8565 ), .F0(\instant1/n3844 ), .F1(\instant1/n3843 ), 
    .FCO(\instant1/n8566 ));
  instant1_SLICE_95 \instant1/SLICE_95 ( .D1(\instant1/n4275 ), .C1(n1108), 
    .B1(\instant1/n40_adj_395 ), .A1(\instant1/n3716 ), .D0(\instant1/n4275 ), 
    .C0(n926), .B0(\instant1/n40_adj_395 ), .A0(\instant1/n3717 ), 
    .FCI(\instant1/n8564 ), .F0(\instant1/n3846 ), .F1(\instant1/n3845 ), 
    .FCO(\instant1/n8565 ));
  instant1_SLICE_96 \instant1/SLICE_96 ( .D1(\instant1/n40_adj_395 ), 
    .C1(\instant1/n21_adj_394 ), .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n3718 ), .D0(\instant1/n4275 ), .C0(n56), 
    .B0(\instant1/n40_adj_395 ), .A0(frqnum_10), .FCI(\instant1/n8563 ), 
    .F0(\instant1/n3848 ), .F1(\instant1/n3847 ), .FCO(\instant1/n8564 ));
  instant1_SLICE_97 \instant1/SLICE_97 ( .D1(lumdivision_9), 
    .C1(\instant1/n4275 ), .B1(\instant1/n38_adj_396 ), .A1(\instant1/n3710 ), 
    .FCO(\instant1/n8563 ));
  instant1_SLICE_98 \instant1/SLICE_98 ( .C1(\instant1/triangle_cnt_10 ), 
    .B1(\instant1/count_flag ), .A1(\instant1/count_flag_N_159 ), 
    .C0(\instant1/triangle_cnt_9 ), .B0(\instant1/count_flag ), 
    .A0(\instant1/count_flag_N_159 ), .DI1(\instant1/n286 ), 
    .DI0(\instant1/n287 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8406 ), .F0(\instant1/n287 ), 
    .Q0(\instant1/triangle_cnt_9 ), .F1(\instant1/n286 ), 
    .Q1(\instant1/triangle_cnt_10 ), .FCO(\instant1/n8407 ));
  instant1_SLICE_99 \instant1/SLICE_99 ( .D0(\instant1/n42_adj_398 ), 
    .C0(\instant1/n19 ), .B0(\instant1/n20_adj_397 ), .A0(\instant1/n3566 ), 
    .FCI(\instant1/n8559 ), .F0(\instant1/n3698 ));
  instant1_SLICE_100 \instant1/SLICE_100 ( .D1(\instant1/n42_adj_398 ), 
    .C1(\instant1/n19 ), .B1(\instant1/n20_adj_397 ), .A1(\instant1/n3567 ), 
    .D0(\instant1/n42_adj_398 ), .C0(\instant1/n19 ), 
    .B0(\instant1/n20_adj_397 ), .A0(\instant1/n3568 ), .FCI(\instant1/n8558 ), 
    .F0(\instant1/n3700 ), .F1(\instant1/n3699 ), .FCO(\instant1/n8559 ));
  instant1_SLICE_101 \instant1/SLICE_101 ( .D1(\instant1/n42_adj_398 ), 
    .C1(\instant1/n19 ), .B1(\instant1/n20_adj_397 ), .A1(\instant1/n3569 ), 
    .D0(\instant1/n42_adj_398 ), .C0(\instant1/n19 ), 
    .B0(\instant1/n20_adj_397 ), .A0(\instant1/n3570 ), .FCI(\instant1/n8557 ), 
    .F0(\instant1/n3702 ), .F1(\instant1/n3701 ), .FCO(\instant1/n8558 ));
  instant1_SLICE_102 \instant1/SLICE_102 ( .D1(\instant1/n42_adj_398 ), 
    .C1(\instant1/n19 ), .B1(\instant1/n20_adj_397 ), .A1(\instant1/n3571 ), 
    .D0(\instant1/n42_adj_398 ), .C0(\instant1/n19 ), 
    .B0(\instant1/n20_adj_397 ), .A0(\instant1/n3572 ), .FCI(\instant1/n8556 ), 
    .F0(\instant1/n3704 ), .F1(\instant1/n3703 ), .FCO(\instant1/n8557 ));
  instant1_SLICE_103 \instant1/SLICE_103 ( .D1(\instant1/n42_adj_398 ), 
    .C1(\instant1/n19 ), .B1(\instant1/n20_adj_397 ), .A1(\instant1/n3573 ), 
    .D0(\instant1/n42_adj_398 ), .C0(\instant1/n19 ), 
    .B0(\instant1/n20_adj_397 ), .A0(\instant1/n3574 ), .FCI(\instant1/n8555 ), 
    .F0(\instant1/n3706 ), .F1(\instant1/n3705 ), .FCO(\instant1/n8556 ));
  instant1_SLICE_104 \instant1/SLICE_104 ( .D1(\instant1/n42_adj_398 ), 
    .C1(\instant1/n19 ), .B1(\instant1/n20_adj_397 ), .A1(\instant1/n3575 ), 
    .D0(\instant1/n42_adj_398 ), .C0(\instant1/n19 ), 
    .B0(\instant1/n20_adj_397 ), .A0(\instant1/n3576 ), .FCI(\instant1/n8554 ), 
    .F0(\instant1/n3708 ), .F1(\instant1/n3707 ), .FCO(\instant1/n8555 ));
  instant1_SLICE_105 \instant1/SLICE_105 ( .D1(\instant1/n4276 ), .C1(n2299), 
    .B1(\instant1/n42_adj_398 ), .A1(\instant1/n3577 ), 
    .D0(\instant1/n42_adj_398 ), .C0(\instant1/n19 ), 
    .B0(\instant1/n20_adj_397 ), .A0(\instant1/n3578 ), .FCI(\instant1/n8553 ), 
    .F0(\instant1/n3710 ), .F1(\instant1/n3709 ), .FCO(\instant1/n8554 ));
  instant1_SLICE_106 \instant1/SLICE_106 ( .D1(\instant1/n42_adj_398 ), 
    .C1(\instant1/n19 ), .B1(\instant1/n20_adj_397 ), .A1(\instant1/n3579 ), 
    .D0(\instant1/n4276 ), .C0(n1463), .B0(\instant1/n42_adj_398 ), 
    .A0(\instant1/n3580 ), .FCI(\instant1/n8552 ), .F0(\instant1/n3712 ), 
    .F1(\instant1/n3711 ), .FCO(\instant1/n8553 ));
  instant1_SLICE_107 \instant1/SLICE_107 ( .D1(\instant1/n4276 ), .C1(n1463), 
    .B1(\instant1/n42_adj_398 ), .A1(\instant1/n3581 ), .D0(\instant1/n4276 ), 
    .C0(n1638), .B0(\instant1/n42_adj_398 ), .A0(\instant1/n3582 ), 
    .FCI(\instant1/n8551 ), .F0(\instant1/n3714 ), .F1(\instant1/n3713 ), 
    .FCO(\instant1/n8552 ));
  instant1_SLICE_108 \instant1/SLICE_108 ( .D1(\instant1/n4276 ), .C1(n1108), 
    .B1(\instant1/n42_adj_398 ), .A1(\instant1/n3583 ), .D0(\instant1/n4276 ), 
    .C0(n926), .B0(\instant1/n42_adj_398 ), .A0(\instant1/n3584 ), 
    .FCI(\instant1/n8550 ), .F0(\instant1/n3716 ), .F1(\instant1/n3715 ), 
    .FCO(\instant1/n8551 ));
  instant1_SLICE_109 \instant1/SLICE_109 ( .D1(\instant1/n42_adj_398 ), 
    .C1(\instant1/n19 ), .B1(\instant1/n20_adj_397 ), .A1(\instant1/n3585 ), 
    .D0(\instant1/n4276 ), .C0(n56), .B0(\instant1/n42_adj_398 ), 
    .A0(frqnum_11), .FCI(\instant1/n8549 ), .F0(\instant1/n3718 ), 
    .F1(\instant1/n3717 ), .FCO(\instant1/n8550 ));
  instant1_SLICE_110 \instant1/SLICE_110 ( .D1(lumdivision_9), 
    .C1(\instant1/n4276 ), .B1(\instant1/n40_adj_399 ), .A1(\instant1/n3577 ), 
    .FCO(\instant1/n8549 ));
  instant1_SLICE_111 \instant1/SLICE_111 ( .D1(\instant1/n44_adj_400 ), 
    .C1(\instant1/n17 ), .B1(\instant1/n11291 ), .A1(\instant1/n3431 ), 
    .D0(\instant1/n44_adj_400 ), .C0(\instant1/n17 ), .B0(\instant1/n11291 ), 
    .A0(\instant1/n3432 ), .FCI(\instant1/n8544 ), .F0(\instant1/n3567 ), 
    .F1(\instant1/n3566 ));
  instant1_SLICE_112 \instant1/SLICE_112 ( .D1(\instant1/n44_adj_400 ), 
    .C1(\instant1/n17 ), .B1(\instant1/n11291 ), .A1(\instant1/n3433 ), 
    .D0(\instant1/n44_adj_400 ), .C0(\instant1/n17 ), .B0(\instant1/n11291 ), 
    .A0(\instant1/n3434 ), .FCI(\instant1/n8543 ), .F0(\instant1/n3569 ), 
    .F1(\instant1/n3568 ), .FCO(\instant1/n8544 ));
  instant1_SLICE_113 \instant1/SLICE_113 ( .D1(\instant1/n44_adj_400 ), 
    .C1(\instant1/n17 ), .B1(\instant1/n11291 ), .A1(\instant1/n3435 ), 
    .D0(\instant1/n44_adj_400 ), .C0(\instant1/n17 ), .B0(\instant1/n11291 ), 
    .A0(\instant1/n3436 ), .FCI(\instant1/n8542 ), .F0(\instant1/n3571 ), 
    .F1(\instant1/n3570 ), .FCO(\instant1/n8543 ));
  instant1_SLICE_114 \instant1/SLICE_114 ( .D1(\instant1/n44_adj_400 ), 
    .C1(\instant1/n17 ), .B1(\instant1/n11291 ), .A1(\instant1/n3437 ), 
    .D0(\instant1/n44_adj_400 ), .C0(\instant1/n17 ), .B0(\instant1/n11291 ), 
    .A0(\instant1/n3438 ), .FCI(\instant1/n8541 ), .F0(\instant1/n3573 ), 
    .F1(\instant1/n3572 ), .FCO(\instant1/n8542 ));
  instant1_SLICE_115 \instant1/SLICE_115 ( .D1(\instant1/n44_adj_400 ), 
    .C1(\instant1/n17 ), .B1(\instant1/n11291 ), .A1(\instant1/n3439 ), 
    .D0(\instant1/n44_adj_400 ), .C0(\instant1/n17 ), .B0(\instant1/n11291 ), 
    .A0(\instant1/n3440 ), .FCI(\instant1/n8540 ), .F0(\instant1/n3575 ), 
    .F1(\instant1/n3574 ), .FCO(\instant1/n8541 ));
  instant1_SLICE_116 \instant1/SLICE_116 ( .D1(\instant1/n4277 ), .C1(n2299), 
    .B1(\instant1/n44_adj_400 ), .A1(\instant1/n3441 ), 
    .D0(\instant1/n44_adj_400 ), .C0(\instant1/n17 ), .B0(\instant1/n11291 ), 
    .A0(\instant1/n3442 ), .FCI(\instant1/n8539 ), .F0(\instant1/n3577 ), 
    .F1(\instant1/n3576 ), .FCO(\instant1/n8540 ));
  instant1_SLICE_117 \instant1/SLICE_117 ( .D1(\instant1/n44_adj_400 ), 
    .C1(\instant1/n17 ), .B1(\instant1/n11291 ), .A1(\instant1/n3443 ), 
    .D0(\instant1/n4277 ), .C0(n1463), .B0(\instant1/n44_adj_400 ), 
    .A0(\instant1/n3444 ), .FCI(\instant1/n8538 ), .F0(\instant1/n3579 ), 
    .F1(\instant1/n3578 ), .FCO(\instant1/n8539 ));
  instant1_SLICE_118 \instant1/SLICE_118 ( .D1(\instant1/n4277 ), .C1(n1463), 
    .B1(\instant1/n44_adj_400 ), .A1(\instant1/n3445 ), .D0(\instant1/n4277 ), 
    .C0(n1638), .B0(\instant1/n44_adj_400 ), .A0(\instant1/n11295 ), 
    .FCI(\instant1/n8537 ), .F0(\instant1/n3581 ), .F1(\instant1/n3580 ), 
    .FCO(\instant1/n8538 ));
  instant1_SLICE_119 \instant1/SLICE_119 ( .D1(\instant1/n4277 ), .C1(n1108), 
    .B1(\instant1/n44_adj_400 ), .A1(\instant1/n3447 ), .D0(\instant1/n4277 ), 
    .C0(n926), .B0(\instant1/n44_adj_400 ), .A0(\instant1/n3448 ), 
    .FCI(\instant1/n8536 ), .F0(\instant1/n3583 ), .F1(\instant1/n3582 ), 
    .FCO(\instant1/n8537 ));
  instant1_SLICE_120 \instant1/SLICE_120 ( .C1(\instant1/triangle_cnt_8 ), 
    .B1(\instant1/count_flag ), .A1(\instant1/count_flag_N_159 ), 
    .C0(\instant1/triangle_cnt_7 ), .B0(\instant1/count_flag ), 
    .A0(\instant1/count_flag_N_159 ), .DI1(\instant1/n288 ), 
    .DI0(\instant1/n289 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8405 ), .F0(\instant1/n289 ), 
    .Q0(\instant1/triangle_cnt_7 ), .F1(\instant1/n288 ), 
    .Q1(\instant1/triangle_cnt_8 ), .FCO(\instant1/n8406 ));
  instant1_SLICE_121 \instant1/SLICE_121 ( .D1(\instant1/n44_adj_400 ), 
    .C1(\instant1/n17 ), .B1(\instant1/n11291 ), .A1(\instant1/n11294 ), 
    .D0(\instant1/n4277 ), .C0(n56), .B0(\instant1/n44_adj_400 ), 
    .A0(frqnum_12), .FCI(\instant1/n8535 ), .F0(\instant1/n3585 ), 
    .F1(\instant1/n3584 ), .FCO(\instant1/n8536 ));
  instant1_SLICE_122 \instant1/SLICE_122 ( .D1(lumdivision_9), 
    .C1(\instant1/n4277 ), .B1(\instant1/n42_adj_404 ), .A1(\instant1/n3441 ), 
    .FCO(\instant1/n8535 ));
  instant1_SLICE_123 \instant1/SLICE_123 ( .D1(\instant1/n3152 ), 
    .C1(\instant1/n1585 ), .B1(\instant1/n48_adj_316 ), .A1(\instant1/n11302 ), 
    .D0(\instant1/n3153 ), .C0(\instant1/n1586 ), .B0(\instant1/n48_adj_316 ), 
    .A0(\instant1/n11302 ), .FCI(\instant1/n8530 ), .F0(\instant1/n1620 ), 
    .F1(\instant1/n1619 ));
  instant1_SLICE_124 \instant1/SLICE_124 ( .D1(\instant1/n3154 ), 
    .C1(\instant1/n1587 ), .B1(\instant1/n48_adj_316 ), .A1(\instant1/n11302 ), 
    .D0(\instant1/n3155 ), .C0(\instant1/n1588 ), .B0(\instant1/n48_adj_316 ), 
    .A0(\instant1/n11302 ), .FCI(\instant1/n8529 ), .F0(\instant1/n1622 ), 
    .F1(\instant1/n1621 ), .FCO(\instant1/n8530 ));
  instant1_SLICE_125 \instant1/SLICE_125 ( .D1(\instant1/n3156 ), 
    .C1(\instant1/n1589 ), .B1(\instant1/n48_adj_316 ), .A1(\instant1/n11302 ), 
    .D0(\instant1/n3157 ), .C0(\instant1/n1590 ), .B0(\instant1/n48_adj_316 ), 
    .A0(\instant1/n11302 ), .FCI(\instant1/n8528 ), .F0(\instant1/n1624 ), 
    .F1(\instant1/n1623 ), .FCO(\instant1/n8529 ));
  instant1_SLICE_126 \instant1/SLICE_126 ( .D1(\instant1/n3158 ), 
    .C1(\instant1/n1591 ), .B1(\instant1/n48_adj_316 ), .A1(\instant1/n11302 ), 
    .D0(\instant1/n3159 ), .C0(\instant1/n1592 ), .B0(\instant1/n48_adj_316 ), 
    .A0(\instant1/n11302 ), .FCI(\instant1/n8527 ), .F0(\instant1/n1626 ), 
    .F1(\instant1/n1625 ), .FCO(\instant1/n8528 ));
  instant1_SLICE_127 \instant1/SLICE_127 ( .D1(\instant1/n3160 ), 
    .C1(\instant1/n1593 ), .B1(\instant1/n48_adj_316 ), .A1(\instant1/n11302 ), 
    .D0(\instant1/n3161 ), .C0(\instant1/n1594 ), .B0(\instant1/n11301 ), 
    .A0(n11743), .FCI(\instant1/n8526 ), .F0(\instant1/n1628 ), 
    .F1(\instant1/n1627 ), .FCO(\instant1/n8527 ));
  instant1_SLICE_128 \instant1/SLICE_128 ( .D1(\instant1/n11306 ), 
    .C1(\instant1/n1595 ), .B1(\instant1/n48_adj_316 ), .A1(\instant1/n11302 ), 
    .D0(\instant1/n3163 ), .C0(\instant1/n1596 ), .B0(\instant1/n48_adj_316 ), 
    .A0(\instant1/n11302 ), .FCI(\instant1/n8525 ), .F0(\instant1/n1630 ), 
    .F1(\instant1/n1629 ), .FCO(\instant1/n8526 ));
  instant1_SLICE_129 \instant1/SLICE_129 ( .D1(\instant1/n3164 ), 
    .C1(\instant1/n1597 ), .B1(\instant1/n11301 ), .A1(lumdivision_6), 
    .D0(\instant1/n11305 ), .C0(\instant1/n1598 ), .B0(\instant1/n11301 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8524 ), .F0(\instant1/n1632 ), 
    .F1(\instant1/n1631 ), .FCO(\instant1/n8525 ));
  instant1_SLICE_130 \instant1/SLICE_130 ( .D1(\instant1/n3166 ), 
    .C1(\instant1/n1599 ), .B1(\instant1/n11301 ), .A1(lumdivision_4), 
    .D0(\instant1/n3167 ), .C0(\instant1/n1600 ), .B0(\instant1/n11301 ), 
    .A0(lumdivision_3), .FCI(\instant1/n8523 ), .F0(\instant1/n1634 ), 
    .F1(\instant1/n1633 ), .FCO(\instant1/n8524 ));
  instant1_SLICE_131 \instant1/SLICE_131 ( .D1(\instant1/n3168 ), 
    .C1(\instant1/n1601 ), .B1(\instant1/n11301 ), .A1(\instant1/n11738 ), 
    .D0(\instant1/n1602 ), .C0(\instant1/n10259 ), .B0(\instant1/n48_adj_316 ), 
    .A0(\instant1/n10178 ), .FCI(\instant1/n8522 ), .F0(\instant1/n1636 ), 
    .F1(\instant1/n1635 ), .FCO(\instant1/n8523 ));
  instant1_SLICE_132 \instant1/SLICE_132 ( .A1(\instant1/n11745 ), 
    .F1(\instant1/n1637 ), .FCO(\instant1/n8522 ));
  instant1_SLICE_133 \instant1/SLICE_133 ( .D0(\instant1/n3008 ), 
    .C0(\instant1/n1551 ), .B0(\instant1/n50_adj_405 ), .A0(\instant1/n11308 ), 
    .FCI(\instant1/n8521 ), .F0(\instant1/n1585 ));
  instant1_SLICE_134 \instant1/SLICE_134 ( .D1(\instant1/n3009 ), 
    .C1(\instant1/n1552 ), .B1(\instant1/n50_adj_405 ), .A1(\instant1/n11308 ), 
    .D0(\instant1/n3010 ), .C0(\instant1/n1553 ), .B0(\instant1/n50_adj_405 ), 
    .A0(\instant1/n11308 ), .FCI(\instant1/n8520 ), .F0(\instant1/n1587 ), 
    .F1(\instant1/n1586 ), .FCO(\instant1/n8521 ));
  instant1_SLICE_135 \instant1/SLICE_135 ( .D1(\instant1/n3011 ), 
    .C1(\instant1/n1554 ), .B1(\instant1/n50_adj_405 ), .A1(\instant1/n11308 ), 
    .D0(\instant1/n3012 ), .C0(\instant1/n1555 ), .B0(\instant1/n50_adj_405 ), 
    .A0(\instant1/n11308 ), .FCI(\instant1/n8519 ), .F0(\instant1/n1589 ), 
    .F1(\instant1/n1588 ), .FCO(\instant1/n8520 ));
  instant1_SLICE_136 \instant1/SLICE_136 ( .D1(\instant1/n3013 ), 
    .C1(\instant1/n1556 ), .B1(\instant1/n50_adj_405 ), .A1(\instant1/n11308 ), 
    .D0(\instant1/n3014 ), .C0(\instant1/n1557 ), .B0(\instant1/n50_adj_405 ), 
    .A0(\instant1/n11308 ), .FCI(\instant1/n8518 ), .F0(\instant1/n1591 ), 
    .F1(\instant1/n1590 ), .FCO(\instant1/n8519 ));
  instant1_SLICE_137 \instant1/SLICE_137 ( .D1(\instant1/n3015 ), 
    .C1(\instant1/n1558 ), .B1(\instant1/n50_adj_405 ), .A1(\instant1/n11308 ), 
    .D0(\instant1/n3016 ), .C0(\instant1/n1559 ), .B0(\instant1/n11307 ), 
    .A0(n11743), .FCI(\instant1/n8517 ), .F0(\instant1/n1593 ), 
    .F1(\instant1/n1592 ), .FCO(\instant1/n8518 ));
  instant1_SLICE_138 \instant1/SLICE_138 ( .D1(\instant1/n11313 ), 
    .C1(\instant1/n1560 ), .B1(\instant1/n50_adj_405 ), .A1(\instant1/n11308 ), 
    .D0(\instant1/n3018 ), .C0(\instant1/n1561 ), .B0(\instant1/n50_adj_405 ), 
    .A0(\instant1/n11308 ), .FCI(\instant1/n8516 ), .F0(\instant1/n1595 ), 
    .F1(\instant1/n1594 ), .FCO(\instant1/n8517 ));
  instant1_SLICE_139 \instant1/SLICE_139 ( .D1(\instant1/n3019 ), 
    .C1(\instant1/n1562 ), .B1(\instant1/n11307 ), .A1(lumdivision_6), 
    .D0(\instant1/n11312 ), .C0(\instant1/n1563 ), .B0(\instant1/n11307 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8515 ), .F0(\instant1/n1597 ), 
    .F1(\instant1/n1596 ), .FCO(\instant1/n8516 ));
  instant1_SLICE_140 \instant1/SLICE_140 ( .D1(\instant1/n3021 ), 
    .C1(\instant1/n1564 ), .B1(\instant1/n11307 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n3022 ), .C0(\instant1/n1565 ), .B0(\instant1/n11307 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8514 ), .F0(\instant1/n1599 ), 
    .F1(\instant1/n1598 ), .FCO(\instant1/n8515 ));
  instant1_SLICE_141 \instant1/SLICE_141 ( .D1(\instant1/n3023 ), 
    .C1(\instant1/n1566 ), .B1(\instant1/n11307 ), .A1(\instant1/n11738 ), 
    .D0(\instant1/n1567 ), .C0(\instant1/n11309 ), .B0(\instant1/n50_adj_405 ), 
    .A0(\instant1/n10192 ), .FCI(\instant1/n8513 ), .F0(\instant1/n1601 ), 
    .F1(\instant1/n1600 ), .FCO(\instant1/n8514 ));
  instant1_SLICE_142 \instant1/SLICE_142 ( .A1(\instant1/n11745 ), 
    .F1(\instant1/n1602 ), .FCO(\instant1/n8513 ));
  instant1_SLICE_143 \instant1/SLICE_143 ( .D1(\instant1/n2861 ), 
    .C1(\instant1/n1517 ), .B1(\instant1/n52_adj_406 ), .A1(\instant1/n11315 ), 
    .D0(\instant1/n2862 ), .C0(\instant1/n1518 ), .B0(\instant1/n52_adj_406 ), 
    .A0(\instant1/n11315 ), .FCI(\instant1/n8511 ), .F0(\instant1/n1552 ), 
    .F1(\instant1/n1551 ));
  instant1_SLICE_144 \instant1/SLICE_144 ( .D1(\instant1/n2863 ), 
    .C1(\instant1/n1519 ), .B1(\instant1/n52_adj_406 ), .A1(\instant1/n11315 ), 
    .D0(\instant1/n11320 ), .C0(\instant1/n1520 ), .B0(\instant1/n52_adj_406 ), 
    .A0(\instant1/n11315 ), .FCI(\instant1/n8510 ), .F0(\instant1/n1554 ), 
    .F1(\instant1/n1553 ), .FCO(\instant1/n8511 ));
  instant1_SLICE_145 \instant1/SLICE_145 ( .C1(\instant1/triangle_cnt_6 ), 
    .B1(\instant1/count_flag ), .A1(\instant1/count_flag_N_159 ), 
    .C0(\instant1/triangle_cnt_5 ), .B0(\instant1/count_flag ), 
    .A0(\instant1/count_flag_N_159 ), .DI1(\instant1/n290 ), 
    .DI0(\instant1/n291 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8404 ), .F0(\instant1/n291 ), 
    .Q0(\instant1/triangle_cnt_5 ), .F1(\instant1/n290 ), 
    .Q1(\instant1/triangle_cnt_6 ), .FCO(\instant1/n8405 ));
  instant1_SLICE_146 \instant1/SLICE_146 ( .A0(sawtooth_cnt_15), 
    .DI0(\instant1/n70 ), .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), 
    .FCI(\instant1/n8738 ), .F0(\instant1/n70 ), .Q0(sawtooth_cnt_15));
  instant1_SLICE_147 \instant1/SLICE_147 ( .A1(sawtooth_cnt_14), 
    .A0(sawtooth_cnt_13), .DI1(\instant1/n71 ), .DI0(\instant1/n72 ), 
    .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), .FCI(\instant1/n8737 ), 
    .F0(\instant1/n72 ), .Q0(sawtooth_cnt_13), .F1(\instant1/n71 ), 
    .Q1(sawtooth_cnt_14), .FCO(\instant1/n8738 ));
  instant1_SLICE_148 \instant1/SLICE_148 ( .A1(sawtooth_cnt_12), 
    .A0(sawtooth_cnt_11), .DI1(\instant1/n73 ), .DI0(\instant1/n74 ), 
    .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), .FCI(\instant1/n8736 ), 
    .F0(\instant1/n74 ), .Q0(sawtooth_cnt_11), .F1(\instant1/n73 ), 
    .Q1(sawtooth_cnt_12), .FCO(\instant1/n8737 ));
  instant1_SLICE_149 \instant1/SLICE_149 ( .D1(\instant1/n2865 ), 
    .C1(\instant1/n1521 ), .B1(\instant1/n52_adj_406 ), .A1(\instant1/n11315 ), 
    .D0(\instant1/n2866 ), .C0(\instant1/n1522 ), .B0(\instant1/n52_adj_406 ), 
    .A0(\instant1/n11315 ), .FCI(\instant1/n8509 ), .F0(\instant1/n1556 ), 
    .F1(\instant1/n1555 ), .FCO(\instant1/n8510 ));
  instant1_SLICE_150 \instant1/SLICE_150 ( .D1(\instant1/n2867 ), 
    .C1(\instant1/n1523 ), .B1(\instant1/n52_adj_406 ), .A1(\instant1/n11315 ), 
    .D0(\instant1/n2868 ), .C0(\instant1/n1524 ), .B0(\instant1/n11314 ), 
    .A0(n11743), .FCI(\instant1/n8508 ), .F0(\instant1/n1558 ), 
    .F1(\instant1/n1557 ), .FCO(\instant1/n8509 ));
  instant1_SLICE_151 \instant1/SLICE_151 ( .D1(\instant1/n11319 ), 
    .C1(\instant1/n1525 ), .B1(\instant1/n52_adj_406 ), .A1(\instant1/n11315 ), 
    .D0(\instant1/n2870 ), .C0(\instant1/n1526 ), .B0(\instant1/n52_adj_406 ), 
    .A0(\instant1/n11315 ), .FCI(\instant1/n8507 ), .F0(\instant1/n1560 ), 
    .F1(\instant1/n1559 ), .FCO(\instant1/n8508 ));
  instant1_SLICE_152 \instant1/SLICE_152 ( .D1(\instant1/n2871 ), 
    .C1(\instant1/n1527 ), .B1(\instant1/n11314 ), .A1(lumdivision_6), 
    .D0(\instant1/n11318 ), .C0(\instant1/n1528 ), .B0(\instant1/n11314 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8506 ), .F0(\instant1/n1562 ), 
    .F1(\instant1/n1561 ), .FCO(\instant1/n8507 ));
  instant1_SLICE_153 \instant1/SLICE_153 ( .D1(\instant1/n2873 ), 
    .C1(\instant1/n1529 ), .B1(\instant1/n11314 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n2874 ), .C0(\instant1/n1530 ), .B0(\instant1/n11314 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8505 ), .F0(\instant1/n1564 ), 
    .F1(\instant1/n1563 ), .FCO(\instant1/n8506 ));
  instant1_SLICE_154 \instant1/SLICE_154 ( .D1(\instant1/n2875 ), 
    .C1(\instant1/n1531 ), .B1(\instant1/n11314 ), .A1(lumdivision_2), 
    .D0(\instant1/n1532 ), .C0(\instant1/n9_adj_408 ), 
    .B0(\instant1/n52_adj_406 ), .A0(\instant1/n10180 ), 
    .FCI(\instant1/n8504 ), .F0(\instant1/n1566 ), .F1(\instant1/n1565 ), 
    .FCO(\instant1/n8505 ));
  instant1_SLICE_155 \instant1/SLICE_155 ( .A1(\instant1/n11745 ), 
    .F1(\instant1/n1567 ), .FCO(\instant1/n8504 ));
  instant1_SLICE_156 \instant1/SLICE_156 ( .D0(\instant1/n2711 ), 
    .C0(\instant1/n1483 ), .B0(\instant1/n54 ), .A0(\instant1/n11322 ), 
    .FCI(\instant1/n8503 ), .F0(\instant1/n1517 ));
  instant1_SLICE_157 \instant1/SLICE_157 ( .D1(\instant1/n2712 ), 
    .C1(\instant1/n1484 ), .B1(\instant1/n54 ), .A1(\instant1/n11322 ), 
    .D0(\instant1/n11327 ), .C0(\instant1/n1485 ), .B0(\instant1/n54 ), 
    .A0(\instant1/n11322 ), .FCI(\instant1/n8502 ), .F0(\instant1/n1519 ), 
    .F1(\instant1/n1518 ), .FCO(\instant1/n8503 ));
  instant1_SLICE_158 \instant1/SLICE_158 ( .D1(\instant1/n2714 ), 
    .C1(\instant1/n1486 ), .B1(\instant1/n54 ), .A1(\instant1/n11322 ), 
    .D0(\instant1/n2715 ), .C0(\instant1/n1487 ), .B0(\instant1/n54 ), 
    .A0(\instant1/n11322 ), .FCI(\instant1/n8501 ), .F0(\instant1/n1521 ), 
    .F1(\instant1/n1520 ), .FCO(\instant1/n8502 ));
  instant1_SLICE_159 \instant1/SLICE_159 ( .D1(\instant1/n2716 ), 
    .C1(\instant1/n1488 ), .B1(\instant1/n54 ), .A1(\instant1/n11322 ), 
    .D0(\instant1/n2717 ), .C0(\instant1/n1489 ), .B0(\instant1/n11321 ), 
    .A0(n11743), .FCI(\instant1/n8500 ), .F0(\instant1/n1523 ), 
    .F1(\instant1/n1522 ), .FCO(\instant1/n8501 ));
  instant1_SLICE_160 \instant1/SLICE_160 ( .D1(\instant1/n11326 ), 
    .C1(\instant1/n1490 ), .B1(\instant1/n54 ), .A1(\instant1/n11322 ), 
    .D0(\instant1/n2719 ), .C0(\instant1/n1491 ), .B0(\instant1/n54 ), 
    .A0(\instant1/n11322 ), .FCI(\instant1/n8499 ), .F0(\instant1/n1525 ), 
    .F1(\instant1/n1524 ), .FCO(\instant1/n8500 ));
  instant1_SLICE_161 \instant1/SLICE_161 ( .D1(\instant1/n2720 ), 
    .C1(\instant1/n1492 ), .B1(\instant1/n11321 ), .A1(lumdivision_6), 
    .D0(\instant1/n11325 ), .C0(\instant1/n1493 ), .B0(\instant1/n11321 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8498 ), .F0(\instant1/n1527 ), 
    .F1(\instant1/n1526 ), .FCO(\instant1/n8499 ));
  instant1_SLICE_162 \instant1/SLICE_162 ( .D1(\instant1/n2722 ), 
    .C1(\instant1/n1494 ), .B1(\instant1/n11321 ), .A1(lumdivision_4), 
    .D0(\instant1/n2723 ), .C0(\instant1/n1495 ), .B0(\instant1/n11321 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8497 ), .F0(\instant1/n1529 ), 
    .F1(\instant1/n1528 ), .FCO(\instant1/n8498 ));
  instant1_SLICE_163 \instant1/SLICE_163 ( .D1(\instant1/n2724 ), 
    .C1(\instant1/n1496 ), .B1(\instant1/n11321 ), .A1(\instant1/n11738 ), 
    .D0(\instant1/n1497 ), .C0(\instant1/n7 ), .B0(\instant1/n54 ), 
    .A0(\instant1/n10190 ), .FCI(\instant1/n8496 ), .F0(\instant1/n1531 ), 
    .F1(\instant1/n1530 ), .FCO(\instant1/n8497 ));
  instant1_SLICE_164 \instant1/SLICE_164 ( .A1(lumdivision_0), 
    .F1(\instant1/n1532 ), .FCO(\instant1/n8496 ));
  instant1_SLICE_165 \instant1/SLICE_165 ( .D1(\instant1/n11334 ), 
    .C1(\instant1/n1449 ), .B1(\instant1/n56 ), .A1(\instant1/n4283 ), 
    .D0(\instant1/n2559 ), .C0(\instant1/n1450 ), .B0(\instant1/n56 ), 
    .A0(\instant1/n4283 ), .FCI(\instant1/n8494 ), .F0(\instant1/n1484 ), 
    .F1(\instant1/n1483 ));
  instant1_SLICE_166 \instant1/SLICE_166 ( .D1(\instant1/n11333 ), 
    .C1(\instant1/n1451 ), .B1(\instant1/n56 ), .A1(\instant1/n4283 ), 
    .D0(\instant1/n2561 ), .C0(\instant1/n1452 ), .B0(\instant1/n56 ), 
    .A0(\instant1/n4283 ), .FCI(\instant1/n8493 ), .F0(\instant1/n1486 ), 
    .F1(\instant1/n1485 ), .FCO(\instant1/n8494 ));
  instant1_SLICE_167 \instant1/SLICE_167 ( .D1(\instant1/n2562 ), 
    .C1(\instant1/n1453 ), .B1(\instant1/n56 ), .A1(\instant1/n4283 ), 
    .D0(\instant1/n2563 ), .C0(\instant1/n1454 ), .B0(\instant1/n11328 ), 
    .A0(n11743), .FCI(\instant1/n8492 ), .F0(\instant1/n1488 ), 
    .F1(\instant1/n1487 ), .FCO(\instant1/n8493 ));
  instant1_SLICE_168 \instant1/SLICE_168 ( .D1(\instant1/n11332 ), 
    .C1(\instant1/n1455 ), .B1(\instant1/n56 ), .A1(\instant1/n4283 ), 
    .D0(\instant1/n2565 ), .C0(\instant1/n1456 ), .B0(\instant1/n56 ), 
    .A0(\instant1/n4283 ), .FCI(\instant1/n8491 ), .F0(\instant1/n1490 ), 
    .F1(\instant1/n1489 ), .FCO(\instant1/n8492 ));
  instant1_SLICE_169 \instant1/SLICE_169 ( .D1(\instant1/n2566 ), 
    .C1(\instant1/n1457 ), .B1(\instant1/n11328 ), .A1(lumdivision_6), 
    .D0(\instant1/n11331 ), .C0(\instant1/n1458 ), .B0(\instant1/n11328 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8490 ), .F0(\instant1/n1492 ), 
    .F1(\instant1/n1491 ), .FCO(\instant1/n8491 ));
  instant1_SLICE_170 \instant1/SLICE_170 ( .D1(\instant1/n2568 ), 
    .C1(\instant1/n1459 ), .B1(\instant1/n11328 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n2569 ), .C0(\instant1/n1460 ), .B0(\instant1/n11328 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8489 ), .F0(\instant1/n1494 ), 
    .F1(\instant1/n1493 ), .FCO(\instant1/n8490 ));
  instant1_SLICE_171 \instant1/SLICE_171 ( .D1(\instant1/n2570 ), 
    .C1(\instant1/n1461 ), .B1(\instant1/n11328 ), .A1(lumdivision_2), 
    .D0(\instant1/n1462 ), .C0(\instant1/n5 ), .B0(\instant1/n56 ), 
    .A0(\instant1/n6_adj_310 ), .FCI(\instant1/n8488 ), .F0(\instant1/n1496 ), 
    .F1(\instant1/n1495 ), .FCO(\instant1/n8489 ));
  instant1_SLICE_172 \instant1/SLICE_172 ( .A1(lumdivision_0), 
    .F1(\instant1/n1497 ), .FCO(\instant1/n8488 ));
  instant1_SLICE_173 \instant1/SLICE_173 ( .D0(\instant1/n11341 ), 
    .C0(\instant1/n1415 ), .B0(\instant1/n58_adj_311 ), .A0(\instant1/n11336 ), 
    .FCI(\instant1/n8487 ), .F0(\instant1/n1449 ));
  instant1_SLICE_174 \instant1/SLICE_174 ( .D1(\instant1/n2403 ), 
    .C1(\instant1/n1416 ), .B1(\instant1/n58_adj_311 ), 
    .A1(\instant1/n4_adj_331 ), .D0(\instant1/n2404 ), .C0(\instant1/n1417 ), 
    .B0(\instant1/n58_adj_311 ), .A0(\instant1/n11336 ), 
    .FCI(\instant1/n8486 ), .F0(\instant1/n1451 ), .F1(\instant1/n1450 ), 
    .FCO(\instant1/n8487 ));
  instant1_SLICE_175 \instant1/SLICE_175 ( .A1(sawtooth_cnt_10), 
    .A0(sawtooth_cnt_9), .DI1(\instant1/n75 ), .DI0(\instant1/n76 ), 
    .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), .FCI(\instant1/n8735 ), 
    .F0(\instant1/n76 ), .Q0(sawtooth_cnt_9), .F1(\instant1/n75 ), 
    .Q1(sawtooth_cnt_10), .FCO(\instant1/n8736 ));
  instant1_SLICE_176 \instant1/SLICE_176 ( .C1(\instant1/triangle_cnt_4 ), 
    .B1(\instant1/count_flag ), .A1(\instant1/count_flag_N_159 ), 
    .C0(\instant1/triangle_cnt_3 ), .B0(\instant1/count_flag ), 
    .A0(\instant1/count_flag_N_159 ), .DI1(\instant1/n292 ), 
    .DI0(\instant1/n293 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8403 ), .F0(\instant1/n293 ), 
    .Q0(\instant1/triangle_cnt_3 ), .F1(\instant1/n292 ), 
    .Q1(\instant1/triangle_cnt_4 ), .FCO(\instant1/n8404 ));
  instant1_SLICE_177 \instant1/SLICE_177 ( .A1(sawtooth_cnt_8), 
    .A0(sawtooth_cnt_7), .DI1(\instant1/n77 ), .DI0(\instant1/n78 ), 
    .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), .FCI(\instant1/n8734 ), 
    .F0(\instant1/n78 ), .Q0(sawtooth_cnt_7), .F1(\instant1/n77 ), 
    .Q1(sawtooth_cnt_8), .FCO(\instant1/n8735 ));
  instant1_SLICE_178 \instant1/SLICE_178 ( .A1(sawtooth_cnt_6), 
    .A0(sawtooth_cnt_5), .DI1(\instant1/n79 ), .DI0(\instant1/n80 ), 
    .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), .FCI(\instant1/n8733 ), 
    .F0(\instant1/n80 ), .Q0(sawtooth_cnt_5), .F1(\instant1/n79 ), 
    .Q1(sawtooth_cnt_6), .FCO(\instant1/n8734 ));
  instant1_SLICE_179 \instant1/SLICE_179 ( .D1(\instant1/n2405 ), 
    .C1(\instant1/n1418 ), .B1(\instant1/n58_adj_311 ), .A1(\instant1/n11336 ), 
    .D0(\instant1/n2406 ), .C0(\instant1/n1419 ), .B0(\instant1/n11335 ), 
    .A0(n11743), .FCI(\instant1/n8485 ), .F0(\instant1/n1453 ), 
    .F1(\instant1/n1452 ), .FCO(\instant1/n8486 ));
  instant1_SLICE_180 \instant1/SLICE_180 ( .D1(\instant1/n11340 ), 
    .C1(\instant1/n1420 ), .B1(\instant1/n58_adj_311 ), .A1(\instant1/n11336 ), 
    .D0(\instant1/n2408 ), .C0(\instant1/n1421 ), .B0(\instant1/n58_adj_311 ), 
    .A0(\instant1/n11336 ), .FCI(\instant1/n8484 ), .F0(\instant1/n1455 ), 
    .F1(\instant1/n1454 ), .FCO(\instant1/n8485 ));
  instant1_SLICE_181 \instant1/SLICE_181 ( .D1(\instant1/n2409 ), 
    .C1(\instant1/n1422 ), .B1(\instant1/n11335 ), .A1(lumdivision_6), 
    .D0(\instant1/n11339 ), .C0(\instant1/n1423 ), .B0(\instant1/n11335 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8483 ), .F0(\instant1/n1457 ), 
    .F1(\instant1/n1456 ), .FCO(\instant1/n8484 ));
  instant1_SLICE_182 \instant1/SLICE_182 ( .D1(\instant1/n2411 ), 
    .C1(\instant1/n1424 ), .B1(\instant1/n11335 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n2412 ), .C0(\instant1/n1425 ), .B0(\instant1/n11335 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8482 ), .F0(\instant1/n1459 ), 
    .F1(\instant1/n1458 ), .FCO(\instant1/n8483 ));
  instant1_SLICE_183 \instant1/SLICE_183 ( .D1(\instant1/n2413 ), 
    .C1(\instant1/n1426 ), .B1(\instant1/n11335 ), .A1(\instant1/n11738 ), 
    .D0(\instant1/n1427 ), .C0(\instant1/n2403 ), .B0(\instant1/n58_adj_311 ), 
    .A0(\instant1/n4_adj_331 ), .FCI(\instant1/n8481 ), .F0(\instant1/n1461 ), 
    .F1(\instant1/n1460 ), .FCO(\instant1/n8482 ));
  instant1_SLICE_184 \instant1/SLICE_184 ( .A1(lumdivision_0), 
    .F1(\instant1/n1462 ), .FCO(\instant1/n8481 ));
  instant1_SLICE_185 \instant1/SLICE_185 ( .D1(\instant1/n11348 ), 
    .C1(\instant1/n1381 ), .B1(\instant1/n60_adj_334 ), .A1(\instant1/n2244 ), 
    .D0(\instant1/n2244 ), .C0(\instant1/n1382 ), .B0(\instant1/n60_adj_334 ), 
    .A0(\instant1/n11348 ), .FCI(\instant1/n8479 ), .F0(\instant1/n1416 ), 
    .F1(\instant1/n1415 ));
  instant1_SLICE_186 \instant1/SLICE_186 ( .D1(\instant1/n2245 ), 
    .C1(\instant1/n1383 ), .B1(\instant1/n60_adj_334 ), .A1(\instant1/n11343 ), 
    .D0(\instant1/n2246 ), .C0(\instant1/n1384 ), .B0(\instant1/n11342 ), 
    .A0(n11743), .FCI(\instant1/n8478 ), .F0(\instant1/n1418 ), 
    .F1(\instant1/n1417 ), .FCO(\instant1/n8479 ));
  instant1_SLICE_187 \instant1/SLICE_187 ( .D1(\instant1/n11347 ), 
    .C1(\instant1/n1385 ), .B1(\instant1/n60_adj_334 ), .A1(\instant1/n11343 ), 
    .D0(\instant1/n2248 ), .C0(\instant1/n1386 ), .B0(\instant1/n60_adj_334 ), 
    .A0(\instant1/n11343 ), .FCI(\instant1/n8477 ), .F0(\instant1/n1420 ), 
    .F1(\instant1/n1419 ), .FCO(\instant1/n8478 ));
  instant1_SLICE_188 \instant1/SLICE_188 ( .D1(\instant1/n2249 ), 
    .C1(\instant1/n1387 ), .B1(\instant1/n11342 ), .A1(lumdivision_6), 
    .D0(\instant1/n11346 ), .C0(\instant1/n1388 ), .B0(\instant1/n11342 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8476 ), .F0(\instant1/n1422 ), 
    .F1(\instant1/n1421 ), .FCO(\instant1/n8477 ));
  instant1_SLICE_189 \instant1/SLICE_189 ( .D1(\instant1/n2251 ), 
    .C1(\instant1/n1389 ), .B1(\instant1/n11342 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n2252 ), .C0(\instant1/n1390 ), .B0(\instant1/n11342 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8475 ), .F0(\instant1/n1424 ), 
    .F1(\instant1/n1423 ), .FCO(\instant1/n8476 ));
  instant1_SLICE_190 \instant1/SLICE_190 ( .D1(\instant1/n2253 ), 
    .C1(\instant1/n1391 ), .B1(\instant1/n11342 ), .A1(\instant1/n11738 ), 
    .D0(\instant1/n1392 ), .C0(\instant1/n2244 ), .B0(\instant1/n60_adj_334 ), 
    .A0(\instant1/n11348 ), .FCI(\instant1/n8474 ), .F0(\instant1/n1426 ), 
    .F1(\instant1/n1425 ), .FCO(\instant1/n8475 ));
  instant1_SLICE_191 \instant1/SLICE_191 ( .A1(lumdivision_0), 
    .F1(\instant1/n1427 ), .FCO(\instant1/n8474 ));
  instant1_SLICE_192 \instant1/SLICE_192 ( .D0(\instant1/n11354 ), 
    .C0(\instant1/n1347 ), .B0(\instant1/n62_adj_358 ), .A0(\instant1/n5461 ), 
    .FCI(\instant1/n8473 ), .F0(\instant1/n1381 ));
  instant1_SLICE_193 \instant1/SLICE_193 ( .D1(\instant1/n2082 ), 
    .C1(\instant1/n1348 ), .B1(\instant1/n62_adj_358 ), .A1(\instant1/n11354 ), 
    .D0(\instant1/n2083 ), .C0(\instant1/n1349 ), .B0(\instant1/n11349 ), 
    .A0(n11743), .FCI(\instant1/n8472 ), .F0(\instant1/n1383 ), 
    .F1(\instant1/n1382 ), .FCO(\instant1/n8473 ));
  instant1_SLICE_194 \instant1/SLICE_194 ( .D1(\instant1/n11353 ), 
    .C1(\instant1/n1350 ), .B1(\instant1/n62_adj_358 ), .A1(\instant1/n11354 ), 
    .D0(\instant1/n2085 ), .C0(\instant1/n1351 ), .B0(\instant1/n62_adj_358 ), 
    .A0(\instant1/n11354 ), .FCI(\instant1/n8471 ), .F0(\instant1/n1385 ), 
    .F1(\instant1/n1384 ), .FCO(\instant1/n8472 ));
  instant1_SLICE_195 \instant1/SLICE_195 ( .D1(\instant1/n2086 ), 
    .C1(\instant1/n1352 ), .B1(\instant1/n11349 ), .A1(lumdivision_6), 
    .D0(\instant1/n11352 ), .C0(\instant1/n1353 ), .B0(\instant1/n11349 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8470 ), .F0(\instant1/n1387 ), 
    .F1(\instant1/n1386 ), .FCO(\instant1/n8471 ));
  instant1_SLICE_196 \instant1/SLICE_196 ( .D1(\instant1/n2088 ), 
    .C1(\instant1/n1354 ), .B1(\instant1/n11349 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n2089 ), .C0(\instant1/n1355 ), .B0(\instant1/n11349 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8469 ), .F0(\instant1/n1389 ), 
    .F1(\instant1/n1388 ), .FCO(\instant1/n8470 ));
  instant1_SLICE_197 \instant1/SLICE_197 ( .D1(\instant1/n2090 ), 
    .C1(\instant1/n1356 ), .B1(\instant1/n11349 ), .A1(\instant1/n11738 ), 
    .B0(\instant1/n11349 ), .A0(\instant1/n1357 ), .FCI(\instant1/n8468 ), 
    .F0(\instant1/n1391 ), .F1(\instant1/n1390 ), .FCO(\instant1/n8469 ));
  instant1_SLICE_198 \instant1/SLICE_198 ( .A1(\instant1/n11745 ), 
    .F1(\instant1/n1392 ), .FCO(\instant1/n8468 ));
  instant1_SLICE_199 \instant1/SLICE_199 ( .D1(\instant1/n11364 ), 
    .C1(\instant1/n1313 ), .B1(n11743), .A1(\instant1/n62_adj_391 ), 
    .D0(\instant1/n11363 ), .C0(\instant1/n1314 ), .B0(\instant1/n11358 ), 
    .A0(n11743), .FCI(\instant1/n8466 ), .F0(\instant1/n1348 ), 
    .F1(\instant1/n1347 ));
  instant1_SLICE_200 \instant1/SLICE_200 ( .A1(\instant1/n2083 ), 
    .A0(\instant1/n11353 ), .FCI(\instant1/n8465 ), .F0(\instant1/n1350 ), 
    .F1(\instant1/n1349 ), .FCO(\instant1/n8466 ));
  instant1_SLICE_201 \instant1/SLICE_201 ( .D1(\instant1/n1920 ), 
    .C1(\instant1/n1317 ), .B1(\instant1/n11358 ), .A1(lumdivision_6), 
    .D0(\instant1/n11362 ), .C0(\instant1/n1318 ), .B0(\instant1/n11358 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8464 ), .F0(\instant1/n1352 ), 
    .F1(\instant1/n1351 ), .FCO(\instant1/n8465 ));
  instant1_SLICE_202 \instant1/SLICE_202 ( .D1(\instant1/n1922 ), 
    .C1(\instant1/n1319 ), .B1(\instant1/n11358 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n1923 ), .C0(\instant1/n1320 ), .B0(\instant1/n11358 ), 
    .A0(lumdivision_3), .FCI(\instant1/n8463 ), .F0(\instant1/n1354 ), 
    .F1(\instant1/n1353 ), .FCO(\instant1/n8464 ));
  instant1_SLICE_203 \instant1/SLICE_203 ( .D1(\instant1/n11361 ), 
    .C1(\instant1/n1321 ), .B1(\instant1/n11358 ), .A1(lumdivision_2), 
    .B0(\instant1/n11358 ), .A0(\instant1/n1322 ), .FCI(\instant1/n8462 ), 
    .F0(\instant1/n1356 ), .F1(\instant1/n1355 ), .FCO(\instant1/n8463 ));
  instant1_SLICE_204 \instant1/SLICE_204 ( .A1(lumdivision_0), 
    .F1(\instant1/n1357 ), .FCO(\instant1/n8462 ));
  instant1_SLICE_205 \instant1/SLICE_205 ( .D0(\instant1/n1748 ), 
    .C0(\instant1/n1279 ), .B0(\instant1/n11365 ), .A0(n11743), 
    .FCI(\instant1/n8461 ), .F0(\instant1/n1313 ));
  instant1_SLICE_206 \instant1/SLICE_206 ( .A1(sawtooth_cnt_4), 
    .A0(sawtooth_cnt_3), .DI1(\instant1/n81 ), .DI0(\instant1/n82 ), 
    .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), .FCI(\instant1/n8732 ), 
    .F0(\instant1/n82 ), .Q0(sawtooth_cnt_3), .F1(\instant1/n81 ), 
    .Q1(sawtooth_cnt_4), .FCO(\instant1/n8733 ));
  instant1_SLICE_207 \instant1/SLICE_207 ( .C1(\instant1/triangle_cnt_2 ), 
    .B1(\instant1/count_flag ), .A1(\instant1/count_flag_N_159 ), 
    .C0(\instant1/triangle_cnt_1 ), .B0(\instant1/count_flag ), 
    .A0(\instant1/count_flag_N_159 ), .DI1(\instant1/n294 ), 
    .DI0(\instant1/n295 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .FCI(\instant1/n8402 ), .F0(\instant1/n295 ), 
    .Q0(\instant1/triangle_cnt_1 ), .F1(\instant1/n294 ), 
    .Q1(\instant1/triangle_cnt_2 ), .FCO(\instant1/n8403 ));
  instant1_SLICE_208 \instant1/SLICE_208 ( .A1(\instant1/sawtooth_cnt_2 ), 
    .A0(\instant1/sawtooth_cnt_1 ), .DI1(\instant1/n83 ), .DI0(\instant1/n84 ), 
    .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), .FCI(\instant1/n8731 ), 
    .F0(\instant1/n84 ), .Q0(\instant1/sawtooth_cnt_1 ), .F1(\instant1/n83 ), 
    .Q1(\instant1/sawtooth_cnt_2 ), .FCO(\instant1/n8732 ));
  instant1_SLICE_209 \instant1/SLICE_209 ( .D1(\instant1/n1749 ), 
    .C1(\instant1/n1280 ), .B1(\instant1/n64 ), .A1(n11743), 
    .D0(\instant1/n1750 ), .C0(\instant1/n1281 ), .B0(\instant1/n64 ), 
    .A0(n11743), .FCI(\instant1/n8460 ), .F0(\instant1/n1315 ), 
    .F1(\instant1/n1314 ), .FCO(\instant1/n8461 ));
  instant1_SLICE_210 \instant1/SLICE_210 ( .D1(\instant1/n1751 ), 
    .C1(\instant1/n1282 ), .B1(\instant1/n11365 ), .A1(lumdivision_6), 
    .D0(\instant1/n11368 ), .C0(\instant1/n1283 ), .B0(\instant1/n11365 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8459 ), .F0(\instant1/n1317 ), 
    .F1(\instant1/n1316 ), .FCO(\instant1/n8460 ));
  instant1_SLICE_211 \instant1/SLICE_211 ( .D1(\instant1/n1753 ), 
    .C1(\instant1/n1284 ), .B1(\instant1/n11365 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n1754 ), .C0(\instant1/n1285 ), .B0(\instant1/n11365 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8458 ), .F0(\instant1/n1319 ), 
    .F1(\instant1/n1318 ), .FCO(\instant1/n8459 ));
  instant1_SLICE_212 \instant1/SLICE_212 ( .D1(\instant1/n1755 ), 
    .C1(\instant1/n1286 ), .B1(\instant1/n11365 ), .A1(lumdivision_2), 
    .B0(\instant1/n11365 ), .A0(\instant1/n1287 ), .FCI(\instant1/n8457 ), 
    .F0(\instant1/n1321 ), .F1(\instant1/n1320 ), .FCO(\instant1/n8458 ));
  instant1_SLICE_213 \instant1/SLICE_213 ( .A1(lumdivision_0), 
    .F1(\instant1/n1322 ), .FCO(\instant1/n8457 ));
  instant1_SLICE_214 \instant1/SLICE_214 ( .D1(\instant1/n11372 ), 
    .C1(\instant1/n1245 ), .B1(n11743), .A1(\instant1/n62_adj_410 ), 
    .D0(\instant1/n1578 ), .C0(\instant1/n1246 ), .B0(\instant1/n64_adj_409 ), 
    .A0(n11743), .FCI(\instant1/n8455 ), .F0(\instant1/n1280 ), 
    .F1(\instant1/n1279 ));
  instant1_SLICE_215 \instant1/SLICE_215 ( .D1(\instant1/n1579 ), 
    .C1(\instant1/n11369 ), .B1(\instant1/n1247 ), .A1(lumdivision_6), 
    .D0(\instant1/n11373 ), .C0(\instant1/n11369 ), .B0(\instant1/n1248 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8454 ), .F0(\instant1/n1282 ), 
    .F1(\instant1/n1281 ), .FCO(\instant1/n8455 ));
  instant1_SLICE_216 \instant1/SLICE_216 ( .D1(\instant1/n1581 ), 
    .C1(\instant1/n1249 ), .B1(\instant1/n11369 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n1582 ), .C0(\instant1/n1250 ), .B0(\instant1/n11369 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8453 ), .F0(\instant1/n1284 ), 
    .F1(\instant1/n1283 ), .FCO(\instant1/n8454 ));
  instant1_SLICE_217 \instant1/SLICE_217 ( .D1(\instant1/n1583 ), 
    .C1(\instant1/n1251 ), .B1(\instant1/n11369 ), .A1(\instant1/n11738 ), 
    .B0(\instant1/n11369 ), .A0(\instant1/n1252 ), .FCI(\instant1/n8452 ), 
    .F0(\instant1/n1286 ), .F1(\instant1/n1285 ), .FCO(\instant1/n8453 ));
  instant1_SLICE_218 \instant1/SLICE_218 ( .A1(lumdivision_0), 
    .F1(\instant1/n1287 ), .FCO(\instant1/n8452 ));
  instant1_SLICE_219 \instant1/SLICE_219 ( .D0(\instant1/n1403 ), 
    .C0(\instant1/n1211 ), .B0(\instant1/n64_adj_411 ), .A0(lumdivision_9), 
    .FCI(\instant1/n8451 ), .F0(\instant1/n1245 ));
  instant1_SLICE_220 \instant1/SLICE_220 ( .D1(\instant1/n1404 ), 
    .C1(\instant1/n11374 ), .B1(\instant1/n1212 ), .A1(lumdivision_6), 
    .D0(\instant1/n11376 ), .C0(\instant1/n11374 ), .B0(\instant1/n1213 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8450 ), .F0(\instant1/n1247 ), 
    .F1(\instant1/n1246 ), .FCO(\instant1/n8451 ));
  instant1_SLICE_221 \instant1/SLICE_221 ( .D1(\instant1/n1406 ), 
    .C1(\instant1/n11374 ), .B1(\instant1/n1214 ), .A1(lumdivision_4), 
    .D0(\instant1/n1407 ), .C0(\instant1/n11374 ), .B0(\instant1/n1215 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8449 ), .F0(\instant1/n1249 ), 
    .F1(\instant1/n1248 ), .FCO(\instant1/n8450 ));
  instant1_SLICE_222 \instant1/SLICE_222 ( .D1(\instant1/n1408 ), 
    .C1(\instant1/n11374 ), .B1(\instant1/n1216 ), .A1(\instant1/n11738 ), 
    .B0(\instant1/n11374 ), .A0(\instant1/n1217 ), .FCI(\instant1/n8448 ), 
    .F0(\instant1/n1251 ), .F1(\instant1/n1250 ), .FCO(\instant1/n8449 ));
  instant1_SLICE_223 \instant1/SLICE_223 ( .A1(lumdivision_0), 
    .F1(\instant1/n1252 ), .FCO(\instant1/n8448 ));
  instant1_SLICE_224 \instant1/SLICE_224 ( .D1(\instant1/count_flag_N_160_26 ), 
    .C1(\instant1/n1177 ), .B1(\instant1/n5582 ), .A1(lumdivision_6), 
    .D0(\instant1/n11378 ), .C0(\instant1/n1258 ), .B0(\instant1/n1178 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8446 ), .F0(\instant1/n1212 ), 
    .F1(\instant1/n1211 ));
  instant1_SLICE_225 \instant1/SLICE_225 ( .D1(\instant1/n1228 ), 
    .C1(\instant1/n1258 ), .B1(\instant1/n1179 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n11377 ), .C0(\instant1/n1258 ), .B0(\instant1/n1180 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8445 ), .F0(\instant1/n1214 ), 
    .F1(\instant1/n1213 ), .FCO(\instant1/n8446 ));
  instant1_SLICE_226 \instant1/SLICE_226 ( .D1(\instant1/n11379 ), 
    .C1(\instant1/n1258 ), .B1(\instant1/n1181 ), .A1(lumdivision_2), 
    .B0(\instant1/n1258 ), .A0(\instant1/n1182 ), .FCI(\instant1/n8444 ), 
    .F0(\instant1/n1216 ), .F1(\instant1/n1215 ), .FCO(\instant1/n8445 ));
  instant1_SLICE_227 \instant1/SLICE_227 ( .A1(lumdivision_0), 
    .F1(\instant1/n1217 ), .FCO(\instant1/n8444 ));
  instant1_SLICE_228 \instant1/SLICE_228 ( .B0(lumdivision_6), 
    .A0(\instant1/n5582 ), .FCI(\instant1/n8443 ), .F0(\instant1/n1177 ));
  instant1_SLICE_229 \instant1/SLICE_229 ( .D1(\instant1/n1047 ), 
    .C1(\instant1/n11734 ), .B1(\instant1/n11382 ), .A1(lumdivision_4), 
    .C0(\instant1/n11734 ), .B0(\instant1/n11384 ), .A0(lumdivision_3), 
    .FCI(\instant1/n8442 ), .F0(\instant1/n1179 ), .F1(\instant1/n1178 ), 
    .FCO(\instant1/n8443 ));
  instant1_SLICE_230 \instant1/SLICE_230 ( .C1(\instant1/n11738 ), 
    .B1(\instant1/n11380 ), .A1(lumdivision_0), .B0(\instant1/n11734 ), 
    .A0(lumdivision_0), .FCI(\instant1/n8441 ), .F0(\instant1/n1181 ), 
    .F1(\instant1/n1180 ), .FCO(\instant1/n8442 ));
  instant1_SLICE_231 \instant1/SLICE_231 ( .A1(lumdivision_0), 
    .F1(\instant1/n1182 ), .FCO(\instant1/n8441 ));
  instant1_SLICE_232 \instant1/SLICE_232 ( .A1(\instant1/triangle_cnt_0 ), 
    .DI1(\instant1/n296 ), .CE(\instant1/clk_c_enable_17 ), .CLK(clk_c), 
    .F1(\instant1/n296 ), .Q1(\instant1/triangle_cnt_0 ), 
    .FCO(\instant1/n8402 ));
  instant1_SLICE_233 \instant1/SLICE_233 ( .A1(\instant1/sawtooth_cnt_0 ), 
    .DI1(\instant1/n85 ), .LSR(sawtooth_cnt_15__N_102), .CLK(clk_c), 
    .F1(\instant1/n85 ), .Q1(\instant1/sawtooth_cnt_0 ), 
    .FCO(\instant1/n8731 ));
  instant1_SLICE_234 \instant1/SLICE_234 ( .B0(\instant1/n35 ), .A0(lumcnt_9), 
    .DI0(\instant1/lumcnt_9_N_103_9 ), .M1(lumUP_c), .CLK(clk_c), 
    .FCI(\instant1/n8435 ), .F0(\instant1/lumcnt_9_N_103_9 ), .Q0(lumcnt_9), 
    .Q1(\instant1/lumUP_1 ));
  instant1_SLICE_235 \instant1/SLICE_235 ( .B1(\instant1/n35 ), .A1(lumcnt_8), 
    .B0(\instant1/n35 ), .A0(lumcnt_7), .DI1(\instant1/lumcnt_9_N_103_8 ), 
    .DI0(\instant1/lumcnt_9_N_103_7 ), .CLK(clk_c), .FCI(\instant1/n8434 ), 
    .F0(\instant1/lumcnt_9_N_103_7 ), .Q0(lumcnt_7), 
    .F1(\instant1/lumcnt_9_N_103_8 ), .Q1(lumcnt_8), .FCO(\instant1/n8435 ));
  instant1_SLICE_236 \instant1/SLICE_236 ( .B1(\instant1/n35 ), .A1(lumcnt_6), 
    .B0(\instant1/n35 ), .A0(lumcnt_5), .DI1(\instant1/lumcnt_9_N_103_6 ), 
    .DI0(\instant1/lumcnt_9_N_103_5 ), .CLK(clk_c), .FCI(\instant1/n8433 ), 
    .F0(\instant1/lumcnt_9_N_103_5 ), .Q0(lumcnt_5), 
    .F1(\instant1/lumcnt_9_N_103_6 ), .Q1(lumcnt_6), .FCO(\instant1/n8434 ));
  instant1_SLICE_237 \instant1/SLICE_237 ( .B1(\instant1/n35 ), .A1(lumcnt_4), 
    .B0(\instant1/n35 ), .A0(lumcnt_3), .DI1(\instant1/lumcnt_9_N_103_4 ), 
    .DI0(\instant1/lumcnt_9_N_103_3 ), .CLK(clk_c), .FCI(\instant1/n8432 ), 
    .F0(\instant1/lumcnt_9_N_103_3 ), .Q0(lumcnt_3), 
    .F1(\instant1/lumcnt_9_N_103_4 ), .Q1(lumcnt_4), .FCO(\instant1/n8433 ));
  instant1_SLICE_238 \instant1/SLICE_238 ( .B1(\instant1/n35 ), .A1(lumcnt_2), 
    .B0(\instant1/n35 ), .A0(lumcnt_1), .DI1(\instant1/lumcnt_9_N_103_2 ), 
    .DI0(\instant1/lumcnt_9_N_103_1 ), .CLK(clk_c), .FCI(\instant1/n8431 ), 
    .F0(\instant1/lumcnt_9_N_103_1 ), .Q0(lumcnt_1), 
    .F1(\instant1/lumcnt_9_N_103_2 ), .Q1(lumcnt_2), .FCO(\instant1/n8432 ));
  instant1_SLICE_239 \instant1/SLICE_239 ( .C1(\instant1/lumcnt_9__N_123 ), 
    .B1(\instant1/n35 ), .A1(lumcnt_0), .DI1(\instant1/lumcnt_9_N_103_0 ), 
    .M0(lumDN_c), .CLK(clk_c), .Q0(\instant1/lumDN_1 ), 
    .F1(\instant1/lumcnt_9_N_103_0 ), .Q1(lumcnt_0), .FCO(\instant1/n8431 ));
  instant1_SLICE_240 \instant1/SLICE_240 ( .B0(\instant1/n4393 ), 
    .A0(\instant1/n11745 ), .FCI(\instant1/n8425 ), 
    .F1(\instant1/count_flag_N_159 ));
  instant1_SLICE_241 \instant1/SLICE_241 ( .D1(lumdivision_0), 
    .C1(lumdivision_2), .B1(lumdivision_3), .A1(\instant1/n11391 ), 
    .D0(lumdivision_0), .C0(lumdivision_2), .B0(lumdivision_3), 
    .A0(\instant1/n11391 ), .FCI(\instant1/n8424 ), .FCO(\instant1/n8425 ));
  instant1_SLICE_242 \instant1/SLICE_242 ( .D1(\instant1/n11391 ), 
    .C1(lumdivision_3), .B1(\instant1/n11396 ), .D0(\instant1/n11735 ), 
    .C0(lumdivision_4), .B0(\instant1/n62_adj_342 ), .FCI(\instant1/n8423 ), 
    .FCO(\instant1/n8424 ));
  instant1_SLICE_243 \instant1/SLICE_243 ( .D1(lumdivision_6), 
    .C1(\instant1/n62 ), .B1(lumdivision_9), .A1(\instant1/n5582 ), 
    .D0(lumdivision_9), .C0(\instant1/n60 ), .B0(lumdivision_6), 
    .A0(\instant1/n11375 ), .FCI(\instant1/n8422 ), .FCO(\instant1/n8423 ));
  instant1_SLICE_244 \instant1/SLICE_244 ( .B1(lumdivision_9), 
    .A1(\instant1/n64_adj_409 ), .D0(lumdivision_9), 
    .C0(\instant1/n60_adj_412 ), .B0(\instant1/n1749 ), .A0(\instant1/n1748 ), 
    .FCI(\instant1/n8421 ), .FCO(\instant1/n8422 ));
  instant1_SLICE_245 \instant1/SLICE_245 ( .D1(lumdivision_9), 
    .C1(\instant1/n11357 ), .B1(\instant1/n58_adj_390 ), 
    .A1(\instant1/n11356 ), .B0(\instant1/n11354 ), 
    .A0(\instant1/n62_adj_358 ), .FCI(\instant1/n8420 ), 
    .FCO(\instant1/n8421 ));
  instant1_SLICE_246 \instant1/SLICE_246 ( .B1(\instant1/n11343 ), 
    .A1(\instant1/n60_adj_334 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .FCI(\instant1/n8419 ), 
    .FCO(\instant1/n8420 ));
  instant1_SLICE_247 \instant1/SLICE_247 ( .B1(\instant1/n4283 ), 
    .A1(\instant1/n56 ), .B0(\instant1/n11322 ), .A0(\instant1/n54 ), 
    .FCI(\instant1/n8418 ), .FCO(\instant1/n8419 ));
  instant1_SLICE_248 \instant1/SLICE_248 ( .B1(\instant1/n11315 ), 
    .A1(\instant1/n52_adj_406 ), .C0(\instant1/triangle_cnt_15 ), 
    .B0(\instant1/n11308 ), .A0(\instant1/n50_adj_405 ), 
    .FCI(\instant1/n8417 ), .FCO(\instant1/n8418 ));
  instant1_SLICE_249 \instant1/SLICE_249 ( .C1(\instant1/triangle_cnt_14 ), 
    .B1(\instant1/n11302 ), .A1(\instant1/n48_adj_316 ), 
    .C0(\instant1/triangle_cnt_13 ), .B0(\instant1/n4278 ), 
    .A0(\instant1/n46_adj_413 ), .FCI(\instant1/n8416 ), 
    .FCO(\instant1/n8417 ));
  instant1_SLICE_250 \instant1/SLICE_250 ( .C1(\instant1/triangle_cnt_12 ), 
    .B1(\instant1/n4277 ), .A1(\instant1/n44_adj_400 ), 
    .C0(\instant1/triangle_cnt_11 ), .B0(\instant1/n4276 ), 
    .A0(\instant1/n42_adj_398 ), .FCI(\instant1/n8415 ), 
    .FCO(\instant1/n8416 ));
  instant1_SLICE_251 \instant1/SLICE_251 ( .C1(\instant1/triangle_cnt_10 ), 
    .B1(\instant1/n4275 ), .A1(\instant1/n40_adj_395 ), 
    .C0(\instant1/triangle_cnt_9 ), .B0(\instant1/n4268 ), 
    .A0(\instant1/n38_adj_387 ), .FCI(\instant1/n8414 ), 
    .FCO(\instant1/n8415 ));
  instant1_SLICE_252 \instant1/SLICE_252 ( .C1(\instant1/triangle_cnt_8 ), 
    .B1(\instant1/n4300 ), .A1(\instant1/n36_adj_383 ), 
    .C0(\instant1/triangle_cnt_7 ), .B0(\instant1/n4292 ), 
    .A0(\instant1/n34_adj_375 ), .FCI(\instant1/n8413 ), 
    .FCO(\instant1/n8414 ));
  instant1_SLICE_253 \instant1/SLICE_253 ( .C1(\instant1/triangle_cnt_6 ), 
    .B1(\instant1/n4291 ), .A1(\instant1/n32_adj_368 ), 
    .C0(\instant1/triangle_cnt_5 ), .B0(\instant1/n4290 ), .A0(\instant1/n30 ), 
    .FCI(\instant1/n8412 ), .FCO(\instant1/n8413 ));
  instant1_SLICE_254 \instant1/SLICE_254 ( .C1(\instant1/triangle_cnt_4 ), 
    .B1(\instant1/n4289 ), .A1(\instant1/n28_adj_415 ), 
    .C0(\instant1/triangle_cnt_3 ), .B0(\instant1/n4288 ), 
    .A0(\instant1/n26_adj_414 ), .FCI(\instant1/n8411 ), 
    .FCO(\instant1/n8412 ));
  instant1_SLICE_255 \instant1/SLICE_255 ( .C1(\instant1/triangle_cnt_2 ), 
    .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .C0(\instant1/triangle_cnt_1 ), .B0(\instant1/n4286 ), 
    .A0(\instant1/n22_adj_343 ), .FCI(\instant1/n8410 ), 
    .FCO(\instant1/n8411 ));
  instant1_SLICE_256 \instant1/SLICE_256 ( .D1(\instant1/n4646 ), 
    .C1(\instant1/n1993 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4647 ), .C0(\instant1/n1994 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8721 ), .F0(\instant1/n2028 ), 
    .F1(\instant1/n2027 ));
  instant1_SLICE_257 \instant1/SLICE_257 ( .D1(\instant1/n4648 ), 
    .C1(\instant1/n1995 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4649 ), .C0(\instant1/n1996 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8720 ), .F0(\instant1/n2030 ), 
    .F1(\instant1/n2029 ), .FCO(\instant1/n8721 ));
  instant1_SLICE_258 \instant1/SLICE_258 ( .D1(\instant1/n4650 ), 
    .C1(\instant1/n1997 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4651 ), .C0(\instant1/n1998 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8719 ), .F0(\instant1/n2032 ), 
    .F1(\instant1/n2031 ), .FCO(\instant1/n8720 ));
  instant1_SLICE_259 \instant1/SLICE_259 ( .D1(\instant1/n4652 ), 
    .C1(\instant1/n1999 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4653 ), .C0(\instant1/n2000 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8718 ), .F0(\instant1/n2034 ), 
    .F1(\instant1/n2033 ), .FCO(\instant1/n8719 ));
  instant1_SLICE_260 \instant1/SLICE_260 ( .D1(\instant1/n4654 ), 
    .C1(\instant1/n2001 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4655 ), .C0(\instant1/n2002 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8717 ), .F0(\instant1/n2036 ), 
    .F1(\instant1/n2035 ), .FCO(\instant1/n8718 ));
  instant1_SLICE_261 \instant1/SLICE_261 ( .D1(\instant1/n4656 ), 
    .C1(\instant1/n2003 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4657 ), .C0(\instant1/n2004 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8716 ), .F0(\instant1/n2038 ), 
    .F1(\instant1/n2037 ), .FCO(\instant1/n8717 ));
  instant1_SLICE_262 \instant1/SLICE_262 ( .D1(\instant1/n4658 ), 
    .C1(\instant1/n2005 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4659 ), .C0(\instant1/n2006 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8715 ), .F0(\instant1/n2040 ), 
    .F1(\instant1/n2039 ), .FCO(\instant1/n8716 ));
  instant1_SLICE_263 \instant1/SLICE_263 ( .D1(\instant1/n4660 ), 
    .C1(\instant1/n2007 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4661 ), .C0(\instant1/n2008 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8714 ), .F0(\instant1/n2042 ), 
    .F1(\instant1/n2041 ), .FCO(\instant1/n8715 ));
  instant1_SLICE_264 \instant1/SLICE_264 ( .D1(\instant1/n4662 ), 
    .C1(\instant1/n2009 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4663 ), .C0(\instant1/n2010 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8713 ), .F0(\instant1/n2044 ), 
    .F1(\instant1/n2043 ), .FCO(\instant1/n8714 ));
  instant1_SLICE_265 \instant1/SLICE_265 ( .D1(\instant1/n4664 ), 
    .C1(\instant1/n2011 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4665 ), .C0(\instant1/n2012 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8712 ), .F0(\instant1/n2046 ), 
    .F1(\instant1/n2045 ), .FCO(\instant1/n8713 ));
  instant1_SLICE_266 \instant1/SLICE_266 ( .D1(\instant1/n4666 ), 
    .C1(\instant1/n2013 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4667 ), .C0(\instant1/n2014 ), .B0(\instant1/n11269 ), 
    .A0(n11743), .FCI(\instant1/n8711 ), .F0(\instant1/n2048 ), 
    .F1(\instant1/n2047 ), .FCO(\instant1/n8712 ));
  instant1_SLICE_267 \instant1/SLICE_267 ( .D1(\instant1/n4668 ), 
    .C1(\instant1/n2015 ), .B1(\instant1/n24 ), .A1(\instant1/n11270 ), 
    .D0(\instant1/n4669 ), .C0(\instant1/n2016 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n11270 ), .FCI(\instant1/n8710 ), .F0(\instant1/n2050 ), 
    .F1(\instant1/n2049 ), .FCO(\instant1/n8711 ));
  instant1_SLICE_268 \instant1/SLICE_268 ( .D1(\instant1/n4670 ), 
    .C1(\instant1/n2017 ), .B1(\instant1/n11269 ), .A1(lumdivision_6), 
    .D0(\instant1/n4671 ), .C0(\instant1/n2018 ), .B0(\instant1/n11269 ), 
    .A0(lumdivision_6), .FCI(\instant1/n8709 ), .F0(\instant1/n2052 ), 
    .F1(\instant1/n2051 ), .FCO(\instant1/n8710 ));
  instant1_SLICE_269 \instant1/SLICE_269 ( .D1(\instant1/n4672 ), 
    .C1(\instant1/n2019 ), .B1(\instant1/n11269 ), .A1(\instant1/n11742 ), 
    .D0(\instant1/n4673 ), .C0(\instant1/n2020 ), .B0(\instant1/n11269 ), 
    .A0(\instant1/n11740 ), .FCI(\instant1/n8708 ), .F0(\instant1/n2054 ), 
    .F1(\instant1/n2053 ), .FCO(\instant1/n8709 ));
  instant1_SLICE_270 \instant1/SLICE_270 ( .D1(\instant1/n4674 ), 
    .C1(\instant1/n2021 ), .B1(\instant1/n11269 ), .A1(\instant1/n11738 ), 
    .D0(\instant1/n2022 ), .C0(\instant1/n10188 ), .B0(\instant1/n24 ), 
    .A0(\instant1/n38_adj_338 ), .FCI(\instant1/n8707 ), .F0(\instant1/n2056 ), 
    .F1(\instant1/n2055 ), .FCO(\instant1/n8708 ));
  instant1_SLICE_271 \instant1/SLICE_271 ( .A1(\instant1/n11745 ), 
    .F1(\instant1/n2057 ), .FCO(\instant1/n8707 ));
  instant1_SLICE_272 \instant1/SLICE_272 ( .A0(\instant1/n4646 ), 
    .FCI(\instant1/n8706 ), .F0(\instant1/n1993 ));
  instant1_SLICE_273 \instant1/SLICE_273 ( .A1(\instant1/n4647 ), 
    .A0(\instant1/n4648 ), .FCI(\instant1/n8705 ), .F0(\instant1/n1995 ), 
    .F1(\instant1/n1994 ), .FCO(\instant1/n8706 ));
  instant1_SLICE_274 \instant1/SLICE_274 ( .A1(\instant1/n4649 ), 
    .A0(\instant1/n4650 ), .FCI(\instant1/n8704 ), .F0(\instant1/n1997 ), 
    .F1(\instant1/n1996 ), .FCO(\instant1/n8705 ));
  instant1_SLICE_275 \instant1/SLICE_275 ( .A1(\instant1/n4651 ), 
    .A0(\instant1/n4652 ), .FCI(\instant1/n8703 ), .F0(\instant1/n1999 ), 
    .F1(\instant1/n1998 ), .FCO(\instant1/n8704 ));
  instant1_SLICE_276 \instant1/SLICE_276 ( .A1(\instant1/n4653 ), 
    .A0(\instant1/n4654 ), .FCI(\instant1/n8702 ), .F0(\instant1/n2001 ), 
    .F1(\instant1/n2000 ), .FCO(\instant1/n8703 ));
  instant1_SLICE_277 \instant1/SLICE_277 ( .A1(\instant1/n4655 ), 
    .A0(\instant1/n4656 ), .FCI(\instant1/n8701 ), .F0(\instant1/n2003 ), 
    .F1(\instant1/n2002 ), .FCO(\instant1/n8702 ));
  instant1_SLICE_278 \instant1/SLICE_278 ( .A1(\instant1/n4657 ), 
    .A0(\instant1/n4658 ), .FCI(\instant1/n8700 ), .F0(\instant1/n2005 ), 
    .F1(\instant1/n2004 ), .FCO(\instant1/n8701 ));
  instant1_SLICE_279 \instant1/SLICE_279 ( .A1(\instant1/n4659 ), 
    .A0(\instant1/n4660 ), .FCI(\instant1/n8699 ), .F0(\instant1/n2007 ), 
    .F1(\instant1/n2006 ), .FCO(\instant1/n8700 ));
  instant1_SLICE_280 \instant1/SLICE_280 ( .A1(\instant1/n4661 ), 
    .A0(\instant1/n4662 ), .FCI(\instant1/n8698 ), .F0(\instant1/n2009 ), 
    .F1(\instant1/n2008 ), .FCO(\instant1/n8699 ));
  instant1_SLICE_281 \instant1/SLICE_281 ( .A1(\instant1/n4663 ), 
    .A0(\instant1/n4664 ), .FCI(\instant1/n8697 ), .F0(\instant1/n2011 ), 
    .F1(\instant1/n2010 ), .FCO(\instant1/n8698 ));
  instant1_SLICE_282 \instant1/SLICE_282 ( .A1(\instant1/n4665 ), .B0(n11743), 
    .A0(\instant1/n4666 ), .FCI(\instant1/n8696 ), .F0(\instant1/n2013 ), 
    .F1(\instant1/n2012 ), .FCO(\instant1/n8697 ));
  instant1_SLICE_283 \instant1/SLICE_283 ( .A1(\instant1/n4667 ), 
    .A0(\instant1/n4668 ), .FCI(\instant1/n8695 ), .F0(\instant1/n2015 ), 
    .F1(\instant1/n2014 ), .FCO(\instant1/n8696 ));
  instant1_SLICE_284 \instant1/SLICE_284 ( .B1(lumdivision_6), 
    .A1(\instant1/n4669 ), .B0(lumdivision_6), .A0(\instant1/n4670 ), 
    .FCI(\instant1/n8694 ), .F0(\instant1/n2017 ), .F1(\instant1/n2016 ), 
    .FCO(\instant1/n8695 ));
  instant1_SLICE_285 \instant1/SLICE_285 ( .B1(\instant1/n11742 ), 
    .A1(\instant1/n4671 ), .B0(\instant1/n11740 ), .A0(\instant1/n4672 ), 
    .FCI(\instant1/n8693 ), .F0(\instant1/n2019 ), .F1(\instant1/n2018 ), 
    .FCO(\instant1/n8694 ));
  instant1_SLICE_286 \instant1/SLICE_286 ( .B1(\instant1/n11738 ), 
    .A1(\instant1/n4673 ), .A0(\instant1/n4674 ), .FCI(\instant1/n8692 ), 
    .F0(\instant1/n2021 ), .F1(\instant1/n2020 ), .FCO(\instant1/n8693 ));
  instant1_SLICE_287 \instant1/SLICE_287 ( .A1(lumdivision_0), 
    .F1(\instant1/n2022 ), .FCO(\instant1/n8692 ));
  instant1_SLICE_288 \instant1/SLICE_288 ( .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4538 ), .FCI(\instant1/n8691 ), .F0(\instant1/n4646 ));
  instant1_SLICE_289 \instant1/SLICE_289 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4539 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4540 ), .FCI(\instant1/n8690 ), .F0(\instant1/n4648 ), 
    .F1(\instant1/n4647 ), .FCO(\instant1/n8691 ));
  instant1_SLICE_290 \instant1/SLICE_290 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4541 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4542 ), .FCI(\instant1/n8689 ), .F0(\instant1/n4650 ), 
    .F1(\instant1/n4649 ), .FCO(\instant1/n8690 ));
  instant1_SLICE_291 \instant1/SLICE_291 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4543 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4544 ), .FCI(\instant1/n8688 ), .F0(\instant1/n4652 ), 
    .F1(\instant1/n4651 ), .FCO(\instant1/n8689 ));
  instant1_SLICE_292 \instant1/SLICE_292 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4545 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4546 ), .FCI(\instant1/n8687 ), .F0(\instant1/n4654 ), 
    .F1(\instant1/n4653 ), .FCO(\instant1/n8688 ));
  instant1_SLICE_293 \instant1/SLICE_293 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4547 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4548 ), .FCI(\instant1/n8686 ), .F0(\instant1/n4656 ), 
    .F1(\instant1/n4655 ), .FCO(\instant1/n8687 ));
  instant1_SLICE_294 \instant1/SLICE_294 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4549 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4550 ), .FCI(\instant1/n8685 ), .F0(\instant1/n4658 ), 
    .F1(\instant1/n4657 ), .FCO(\instant1/n8686 ));
  instant1_SLICE_295 \instant1/SLICE_295 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4551 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4552 ), .FCI(\instant1/n8684 ), .F0(\instant1/n4660 ), 
    .F1(\instant1/n4659 ), .FCO(\instant1/n8685 ));
  instant1_SLICE_296 \instant1/SLICE_296 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4553 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4554 ), .FCI(\instant1/n8683 ), .F0(\instant1/n4662 ), 
    .F1(\instant1/n4661 ), .FCO(\instant1/n8684 ));
  instant1_SLICE_297 \instant1/SLICE_297 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4555 ), .D0(\instant1/n26_adj_414 ), 
    .C0(\instant1/n35_adj_491 ), .B0(\instant1/n36_adj_490 ), 
    .A0(\instant1/n4556 ), .FCI(\instant1/n8682 ), .F0(\instant1/n4664 ), 
    .F1(\instant1/n4663 ), .FCO(\instant1/n8683 ));
  instant1_SLICE_298 \instant1/SLICE_298 ( .D1(\instant1/n4288 ), .C1(n2299), 
    .B1(\instant1/n26_adj_414 ), .A1(\instant1/n4557 ), 
    .D0(\instant1/n26_adj_414 ), .C0(\instant1/n35_adj_491 ), 
    .B0(\instant1/n36_adj_490 ), .A0(\instant1/n4558 ), .FCI(\instant1/n8681 ), 
    .F0(\instant1/n4666 ), .F1(\instant1/n4665 ), .FCO(\instant1/n8682 ));
  instant1_SLICE_299 \instant1/SLICE_299 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4559 ), .D0(\instant1/n4288 ), .C0(n1463), 
    .B0(\instant1/n26_adj_414 ), .A0(\instant1/n4560 ), .FCI(\instant1/n8680 ), 
    .F0(\instant1/n4668 ), .F1(\instant1/n4667 ), .FCO(\instant1/n8681 ));
  instant1_SLICE_300 \instant1/SLICE_300 ( .D1(\instant1/n4288 ), .C1(n1463), 
    .B1(\instant1/n26_adj_414 ), .A1(\instant1/n4561 ), .D0(\instant1/n4288 ), 
    .C0(n1638), .B0(\instant1/n26_adj_414 ), .A0(\instant1/n4562 ), 
    .FCI(\instant1/n8679 ), .F0(\instant1/n4670 ), .F1(\instant1/n4669 ), 
    .FCO(\instant1/n8680 ));
  instant1_SLICE_301 \instant1/SLICE_301 ( .D1(\instant1/n4288 ), .C1(n1108), 
    .B1(\instant1/n26_adj_414 ), .A1(\instant1/n4563 ), .D0(\instant1/n4288 ), 
    .C0(n926), .B0(\instant1/n26_adj_414 ), .A0(\instant1/n4564 ), 
    .FCI(\instant1/n8678 ), .F0(\instant1/n4672 ), .F1(\instant1/n4671 ), 
    .FCO(\instant1/n8679 ));
  instant1_SLICE_302 \instant1/SLICE_302 ( .D1(\instant1/n26_adj_414 ), 
    .C1(\instant1/n35_adj_491 ), .B1(\instant1/n36_adj_490 ), 
    .A1(\instant1/n4565 ), .D0(\instant1/n4288 ), .C0(n56), 
    .B0(\instant1/n26_adj_414 ), .A0(frqnum_3), .FCI(\instant1/n8677 ), 
    .F0(\instant1/n4674 ), .F1(\instant1/n4673 ), .FCO(\instant1/n8678 ));
  instant1_SLICE_303 \instant1/SLICE_303 ( .D1(lumdivision_9), 
    .C1(\instant1/n4288 ), .B1(\instant1/n24_adj_496 ), .A1(\instant1/n4557 ), 
    .FCO(\instant1/n8677 ));
  instant1_SLICE_304 \instant1/SLICE_304 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4427 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4428 ), .FCI(\instant1/n8672 ), 
    .F0(\instant1/n4539 ), .F1(\instant1/n4538 ));
  instant1_SLICE_305 \instant1/SLICE_305 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4429 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4430 ), .FCI(\instant1/n8671 ), 
    .F0(\instant1/n4541 ), .F1(\instant1/n4540 ), .FCO(\instant1/n8672 ));
  instant1_SLICE_306 \instant1/SLICE_306 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4431 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4432 ), .FCI(\instant1/n8670 ), 
    .F0(\instant1/n4543 ), .F1(\instant1/n4542 ), .FCO(\instant1/n8671 ));
  instant1_SLICE_307 \instant1/SLICE_307 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4433 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4434 ), .FCI(\instant1/n8669 ), 
    .F0(\instant1/n4545 ), .F1(\instant1/n4544 ), .FCO(\instant1/n8670 ));
  instant1_SLICE_308 \instant1/SLICE_308 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4435 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4436 ), .FCI(\instant1/n8668 ), 
    .F0(\instant1/n4547 ), .F1(\instant1/n4546 ), .FCO(\instant1/n8669 ));
  instant1_SLICE_309 \instant1/SLICE_309 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4437 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4438 ), .FCI(\instant1/n8667 ), 
    .F0(\instant1/n4549 ), .F1(\instant1/n4548 ), .FCO(\instant1/n8668 ));
  instant1_SLICE_310 \instant1/SLICE_310 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4439 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4440 ), .FCI(\instant1/n8666 ), 
    .F0(\instant1/n4551 ), .F1(\instant1/n4550 ), .FCO(\instant1/n8667 ));
  instant1_SLICE_311 \instant1/SLICE_311 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4441 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4442 ), .FCI(\instant1/n8665 ), 
    .F0(\instant1/n4553 ), .F1(\instant1/n4552 ), .FCO(\instant1/n8666 ));
  instant1_SLICE_312 \instant1/SLICE_312 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4443 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4444 ), .FCI(\instant1/n8664 ), 
    .F0(\instant1/n4555 ), .F1(\instant1/n4554 ), .FCO(\instant1/n8665 ));
  instant1_SLICE_313 \instant1/SLICE_313 ( .D1(\instant1/n4289 ), .C1(n2299), 
    .B1(\instant1/n28_adj_415 ), .A1(\instant1/n4445 ), 
    .D0(\instant1/n28_adj_415 ), .C0(\instant1/n33_adj_497 ), 
    .B0(\instant1/n34 ), .A0(\instant1/n4446 ), .FCI(\instant1/n8663 ), 
    .F0(\instant1/n4557 ), .F1(\instant1/n4556 ), .FCO(\instant1/n8664 ));
  instant1_SLICE_314 \instant1/SLICE_314 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4447 ), 
    .D0(\instant1/n4289 ), .C0(n1463), .B0(\instant1/n28_adj_415 ), 
    .A0(\instant1/n4448 ), .FCI(\instant1/n8662 ), .F0(\instant1/n4559 ), 
    .F1(\instant1/n4558 ), .FCO(\instant1/n8663 ));
  instant1_SLICE_315 \instant1/SLICE_315 ( .D1(\instant1/n4289 ), .C1(n1463), 
    .B1(\instant1/n28_adj_415 ), .A1(\instant1/n4449 ), .D0(\instant1/n4289 ), 
    .C0(n1638), .B0(\instant1/n28_adj_415 ), .A0(\instant1/n4450 ), 
    .FCI(\instant1/n8661 ), .F0(\instant1/n4561 ), .F1(\instant1/n4560 ), 
    .FCO(\instant1/n8662 ));
  instant1_SLICE_316 \instant1/SLICE_316 ( .D1(\instant1/n4289 ), .C1(n1108), 
    .B1(\instant1/n28_adj_415 ), .A1(\instant1/n4451 ), .D0(\instant1/n4289 ), 
    .C0(n926), .B0(\instant1/n28_adj_415 ), .A0(\instant1/n4452 ), 
    .FCI(\instant1/n8660 ), .F0(\instant1/n4563 ), .F1(\instant1/n4562 ), 
    .FCO(\instant1/n8661 ));
  instant1_SLICE_317 \instant1/SLICE_317 ( .D1(\instant1/n28_adj_415 ), 
    .C1(\instant1/n33_adj_497 ), .B1(\instant1/n34 ), .A1(\instant1/n4453 ), 
    .D0(\instant1/n4289 ), .C0(n56), .B0(\instant1/n28_adj_415 ), 
    .A0(frqnum_4), .FCI(\instant1/n8659 ), .F0(\instant1/n4565 ), 
    .F1(\instant1/n4564 ), .FCO(\instant1/n8660 ));
  instant1_SLICE_318 \instant1/SLICE_318 ( .D1(lumdivision_9), 
    .C1(\instant1/n4289 ), .B1(\instant1/n26_adj_500 ), .A1(\instant1/n4445 ), 
    .FCO(\instant1/n8659 ));
  instant1_SLICE_319 \instant1/SLICE_319 ( .B1(sawtooth_cnt_14), 
    .A1(sawtooth_cnt_15), .B0(frqnum_12), .A0(sawtooth_cnt_12), 
    .FCO(\instant1/n7899 ));
  instant1_SLICE_320 \instant1/SLICE_320 ( .D0(\instant1/n30 ), 
    .C0(\instant1/n31 ), .B0(\instant1/n32 ), .A0(\instant1/n4313 ), 
    .FCI(\instant1/n8655 ), .F0(\instant1/n4427 ));
  instant1_SLICE_321 \instant1/SLICE_321 ( .D1(\instant1/n30 ), 
    .C1(\instant1/n31 ), .B1(\instant1/n32 ), .A1(\instant1/n4314 ), 
    .D0(\instant1/n30 ), .C0(\instant1/n31 ), .B0(\instant1/n32 ), 
    .A0(\instant1/n4315 ), .FCI(\instant1/n8654 ), .F0(\instant1/n4429 ), 
    .F1(\instant1/n4428 ), .FCO(\instant1/n8655 ));
  instant2_SLICE_322 \instant2/SLICE_322 ( .A0(\instant2/clk1 ), 
    .DI0(\instant2/n54 ), .LSR(\instant2/n4482 ), .CLK(clk_c), 
    .FCI(\instant2/n8730 ), .F0(\instant2/n54 ), .Q0(\instant2/clk1 ));
  instant2_SLICE_323 \instant2/SLICE_323 ( .A1(\instant2/n2 ), 
    .A0(\instant2/n3 ), .DI1(\instant2/n55 ), .DI0(\instant2/n56 ), 
    .LSR(\instant2/n4482 ), .CLK(clk_c), .FCI(\instant2/n8729 ), 
    .F0(\instant2/n56 ), .Q0(\instant2/n3 ), .F1(\instant2/n55 ), 
    .Q1(\instant2/n2 ), .FCO(\instant2/n8730 ));
  instant2_SLICE_324 \instant2/SLICE_324 ( .A1(\instant2/n4 ), 
    .A0(\instant2/n5 ), .DI1(\instant2/n57 ), .DI0(\instant2/n58 ), 
    .LSR(\instant2/n4482 ), .CLK(clk_c), .FCI(\instant2/n8728 ), 
    .F0(\instant2/n58 ), .Q0(\instant2/n5 ), .F1(\instant2/n57 ), 
    .Q1(\instant2/n4 ), .FCO(\instant2/n8729 ));
  instant2_SLICE_325 \instant2/SLICE_325 ( .A1(\instant2/n6_adj_282 ), 
    .A0(\instant2/n7 ), .DI1(\instant2/n59 ), .DI0(\instant2/n60 ), 
    .LSR(\instant2/n4482 ), .CLK(clk_c), .FCI(\instant2/n8727 ), 
    .F0(\instant2/n60 ), .Q0(\instant2/n7 ), .F1(\instant2/n59 ), 
    .Q1(\instant2/n6_adj_282 ), .FCO(\instant2/n8728 ));
  instant2_SLICE_326 \instant2/SLICE_326 ( .A1(\instant2/n8 ), 
    .A0(\instant2/n9 ), .DI1(\instant2/n61 ), .DI0(\instant2/n62 ), 
    .LSR(\instant2/n4482 ), .CLK(clk_c), .FCI(\instant2/n8726 ), 
    .F0(\instant2/n62 ), .Q0(\instant2/n9 ), .F1(\instant2/n61 ), 
    .Q1(\instant2/n8 ), .FCO(\instant2/n8727 ));
  instant2_SLICE_327 \instant2/SLICE_327 ( .A1(\instant2/n10 ), 
    .A0(\instant2/n11 ), .DI1(\instant2/n63 ), .DI0(\instant2/n64 ), 
    .LSR(\instant2/n4482 ), .CLK(clk_c), .FCI(\instant2/n8725 ), 
    .F0(\instant2/n64 ), .Q0(\instant2/n11 ), .F1(\instant2/n63 ), 
    .Q1(\instant2/n10 ), .FCO(\instant2/n8726 ));
  instant2_SLICE_328 \instant2/SLICE_328 ( .A1(\instant2/n12 ), 
    .A0(\instant2/n13 ), .DI1(\instant2/n65 ), .DI0(\instant2/n66 ), 
    .LSR(\instant2/n4482 ), .CLK(clk_c), .FCI(\instant2/n8724 ), 
    .F0(\instant2/n66 ), .Q0(\instant2/n13 ), .F1(\instant2/n65 ), 
    .Q1(\instant2/n12 ), .FCO(\instant2/n8725 ));
  instant2_SLICE_329 \instant2/SLICE_329 ( .A1(\instant2/n14 ), 
    .A0(\instant2/n15 ), .DI1(\instant2/n67 ), .DI0(\instant2/n68 ), 
    .LSR(\instant2/n4482 ), .CLK(clk_c), .FCI(\instant2/n8723 ), 
    .F0(\instant2/n68 ), .Q0(\instant2/n15 ), .F1(\instant2/n67 ), 
    .Q1(\instant2/n14 ), .FCO(\instant2/n8724 ));
  instant2_SLICE_330 \instant2/SLICE_330 ( .A1(\instant2/n16 ), 
    .DI1(\instant2/n69 ), .LSR(\instant2/n4482 ), .CLK(clk_c), 
    .F1(\instant2/n69 ), .Q1(\instant2/n16 ), .FCO(\instant2/n8723 ));
  instant1_SLICE_331 \instant1/SLICE_331 ( .B0(\instant1/frqlevel_2 ), 
    .A0(\instant1/frqlevel_1 ), .DI0(\instant1/n5236 ), 
    .LSR(\instant1/frqlevel_0 ), .CLK(clk_c), .F0(\instant1/n5236 ), 
    .Q0(frqnum_3));
  instant1_SLICE_333 \instant1/SLICE_333 ( .C0(\instant1/frqlevel_0 ), 
    .B0(\instant1/frqlevel_2 ), .A0(\instant1/frqlevel_1 ), 
    .DI0(\instant1/frqnum_31_N_54_5 ), .CLK(clk_c), 
    .F0(\instant1/frqnum_31_N_54_5 ), .Q0(frqnum_5));
  instant1_SLICE_334 \instant1/SLICE_334 ( .B0(\instant1/frqlevel_0 ), 
    .A0(\instant1/frqlevel_1 ), .DI0(\instant1/n8_adj_507 ), 
    .M1(\instant1/frqlevel_1 ), .LSR(\instant1/frqlevel_2 ), .CLK(clk_c), 
    .F0(\instant1/n8_adj_507 ), .Q0(frqnum_6), .Q1(frqnum_4));
  instant1_SLICE_335 \instant1/SLICE_335 ( .C0(\instant1/frqlevel_2 ), 
    .B0(\instant1/frqlevel_1 ), .A0(\instant1/frqlevel_0 ), 
    .DI0(\instant1/frqnum_31_N_54_8 ), .CLK(clk_c), 
    .F0(\instant1/frqnum_31_N_54_8 ), .Q0(frqnum_9));
  instant1_SLICE_336 \instant1/SLICE_336 ( .B0(\instant1/frqlevel_1 ), 
    .A0(\instant1/frqlevel_2 ), .DI0(\instant1/n8_adj_506 ), 
    .LSR(\instant1/frqlevel_0 ), .CLK(clk_c), .F0(\instant1/n8_adj_506 ), 
    .Q0(frqnum_10));
  instant1_SLICE_337 \instant1/SLICE_337 ( .B1(\instant1/frqlevel_1 ), 
    .A1(\instant1/frqlevel_0 ), .C0(\instant1/frqlevel_0 ), 
    .B0(\instant1/frqlevel_2 ), .A0(\instant1/frqlevel_1 ), 
    .DI0(\instant1/frqnum_31_N_54_11 ), .CLK(clk_c), 
    .F0(\instant1/frqnum_31_N_54_11 ), .Q0(frqnum_11), .F1(\instant1/n5279 ));
  instant1_SLICE_338 \instant1/SLICE_338 ( .B0(\instant1/frqlevel_0 ), 
    .A0(\instant1/frqlevel_2 ), .DI0(\instant1/n4_adj_504 ), 
    .LSR(\instant1/frqlevel_1 ), .CLK(clk_c), .F0(\instant1/n4_adj_504 ), 
    .Q0(frqnum_12));
  instant1_SLICE_339 \instant1/SLICE_339 ( .B1(\instant1/triangle_cnt_13 ), 
    .A1(\instant1/triangle_cnt_10 ), .B0(\instant1/n7_adj_420 ), 
    .A0(\instant1/count_flag ), .DI0(\instant1/count_flag_N_155 ), 
    .CE(\instant1/clk_c_enable_1 ), .CLK(clk_c), 
    .F0(\instant1/count_flag_N_155 ), .Q0(\instant1/count_flag ), 
    .F1(\instant1/n17_adj_480 ));
  instant1_SLICE_344 \instant1/SLICE_344 ( .D1(\instant1/n788 ), 
    .C1(\instant1/frqlevel_1 ), .B1(\instant1/n5506 ), 
    .A1(\instant1/frqlevel_0 ), .B0(\instant1/n5506 ), 
    .A0(\instant1/frqlevel_0 ), .DI1(\instant1/frqlevel_2_N_67_1 ), 
    .DI0(\instant1/frqlevel_2_N_67_0 ), .CLK(clk_c), 
    .F0(\instant1/frqlevel_2_N_67_0 ), .Q0(\instant1/frqlevel_0 ), 
    .F1(\instant1/frqlevel_2_N_67_1 ), .Q1(\instant1/frqlevel_1 ));
  instant1_SLICE_345 \instant1/SLICE_345 ( .B1(\instant1/n5506 ), 
    .A1(\instant1/frqlevel_0 ), .D0(\instant1/frqlevel_2 ), 
    .C0(\instant1/n11381 ), .B0(\instant1/n788 ), .A0(\instant1/frqlevel_1 ), 
    .DI0(\instant1/frqlevel_2_N_67_2 ), .M1(frqDN_c), .CLK(clk_c), 
    .F0(\instant1/frqlevel_2_N_67_2 ), .Q0(\instant1/frqlevel_2 ), 
    .F1(\instant1/n11381 ), .Q1(\instant1/frqDN_1 ));
  instant1_SLICE_349 \instant1/SLICE_349 ( .C1(\instant1/n4555 ), 
    .B1(\instant1/n4551 ), .A1(\instant1/n4542 ), .D0(\instant1/n4431 ), 
    .C0(\instant1/n4434 ), .B0(\instant1/n4432 ), .A0(\instant1/n4430 ), 
    .M1(\instant1/lumUP_2 ), .M0(\instant1/lumUP_1 ), .LSR(lumUP_c), 
    .CLK(clk_c), .F0(\instant1/n13_adj_512 ), .Q0(\instant1/lumUP_2 ), 
    .F1(\instant1/n17_adj_517 ), .Q1(\instant1/lumUP_3 ));
  instant1_SLICE_350 \instant1/SLICE_350 ( .D1(\instant1/n794 ), 
    .C1(\instant1/lumlevel_1 ), .B1(\instant1/n5545 ), 
    .A1(\instant1/lumlevel_0 ), .B0(\instant1/n5545 ), 
    .A0(\instant1/lumlevel_0 ), .DI1(\instant1/lumlevel_2_N_41_1 ), 
    .DI0(\instant1/lumlevel_2_N_41_0 ), .CLK(clk_c), 
    .F0(\instant1/lumlevel_2_N_41_0 ), .Q0(\instant1/lumlevel_0 ), 
    .F1(\instant1/lumlevel_2_N_41_1 ), .Q1(\instant1/lumlevel_1 ));
  instant1_SLICE_351 \instant1/SLICE_351 ( .B1(\instant1/n5545 ), 
    .A1(\instant1/lumlevel_0 ), .D0(\instant1/lumlevel_2 ), 
    .C0(\instant1/n11383 ), .B0(\instant1/n794 ), .A0(\instant1/lumlevel_1 ), 
    .DI0(\instant1/lumlevel_2_N_41_2 ), .CLK(clk_c), 
    .F0(\instant1/lumlevel_2_N_41_2 ), .Q0(\instant1/lumlevel_2 ), 
    .F1(\instant1/n11383 ));
  instant1_SLICE_352 \instant1/SLICE_352 ( .C1(\instant1/n60_adj_453 ), 
    .B1(\instant1/n11740 ), .A1(\instant1/n1047 ), .B0(\instant1/lumlevel_1 ), 
    .A0(\instant1/lumlevel_2 ), .DI0(\instant1/n8_adj_340 ), 
    .LSR(\instant1/lumlevel_0 ), .CLK(clk_c), .F0(\instant1/n8_adj_340 ), 
    .Q0(\instant1/n11738 ), .F1(\instant1/n62_adj_355 ));
  instant1_SLICE_353 \instant1/SLICE_353 ( .B1(\instant1/n4429 ), 
    .A1(\instant1/n4427 ), .B0(\instant1/triangle_cnt_9 ), .A0(sawtooth_cnt_9), 
    .M0(\instant1/lumlevel_1 ), .LSR(\instant1/lumlevel_2 ), .CLK(clk_c), 
    .F0(\instant1/n11405 ), .Q0(\instant1/n11740 ), 
    .F1(\instant1/n15_adj_418 ));
  instant1_SLICE_354 \instant1/SLICE_354 ( .C1(lumdivision_6), 
    .B1(\instant1/n4215 ), .A1(\instant1/n4216 ), .B0(\instant1/lumlevel_1 ), 
    .A0(\instant1/lumlevel_0 ), .DI0(\instant1/n6_adj_464 ), 
    .LSR(\instant1/lumlevel_2 ), .CLK(clk_c), .F0(\instant1/n6_adj_464 ), 
    .Q0(\instant1/n11742 ), .F1(\instant1/n11279 ));
  instant1_SLICE_355 \instant1/SLICE_355 ( .B1(\instant1/n4428 ), 
    .A1(\instant1/n4441 ), .C0(\instant1/lumlevel_2 ), 
    .B0(\instant1/lumlevel_1 ), .A0(\instant1/lumlevel_0 ), 
    .DI0(\instant1/lumdivision_31_N_44_0 ), .CLK(clk_c), 
    .F0(\instant1/lumdivision_31_N_44_0 ), .Q0(\instant1/n11745 ), 
    .F1(\instant1/n14 ));
  instant2_SLICE_356 \instant2/SLICE_356 ( .B1(\instant2/key_state_1 ), 
    .A1(\instant2/key_state_0 ), .A0(\instant2/key_state_0 ), 
    .DI1(\instant2/key_state_1_N_239_1 ), .DI0(\instant2/key_state_1_N_239_0 ), 
    .CLK(\instant2/clk1 ), .F0(\instant2/key_state_1_N_239_0 ), 
    .Q0(\instant2/key_state_0 ), .F1(\instant2/key_state_1_N_239_1 ), 
    .Q1(\instant2/key_state_1 ));
  instant2_SLICE_357 \instant2/SLICE_357 ( .B1(column_c_3), .A1(column_c_0), 
    .D0(\instant2/n11389 ), .C0(\instant2/n561 ), .B0(column_c_1), 
    .A0(column_c_0), .DI0(\instant2/n595 ), .M0(\instant2/n582 ), 
    .CE(\instant2/clk1_enable_5 ), .CLK(\instant2/clk1 ), 
    .OFX0(\instant2/n595 ), .Q0(key_code_0));
  instant2_SLICE_358 \instant2/SLICE_358 ( .C1(\instant2/n582 ), 
    .B1(\instant2/n10675 ), .A1(\instant2/n561 ), .C0(\instant2/n561 ), 
    .B0(\instant2/n582 ), .A0(\instant2/n11389 ), .DI1(\instant2/n10_adj_284 ), 
    .DI0(\instant2/n594 ), .CE(\instant2/clk1_enable_5 ), 
    .CLK(\instant2/clk1 ), .F0(\instant2/n594 ), .Q0(key_code_1), 
    .F1(\instant2/n10_adj_284 ), .Q1(key_code_3));
  instant2_SLICE_359 \instant2/SLICE_359 ( .D1(\instant2/n3605 ), 
    .C1(\instant2/n11393 ), .B1(column_c_3), .A1(row_c_0), .D0(row_c_0), 
    .C0(\instant2/n561 ), .B0(row_c_2), .A0(\instant2/n5533 ), 
    .DI0(\instant2/n593 ), .M0(\instant2/n582 ), .CE(\instant2/clk1_enable_5 ), 
    .CLK(\instant2/clk1 ), .OFX0(\instant2/n593 ), .Q0(key_code_2));
  instant2_SLICE_360 \instant2/SLICE_360 ( .B1(column_c_3), .A1(column_c_0), 
    .D0(\instant2/n11415 ), .C0(\instant2/n10247 ), .B0(row_c_3), 
    .A0(\instant2/n5_adj_287 ), .DI0(\instant2/n10249 ), 
    .CE(\instant2/clk1_enable_5 ), .CLK(\instant2/clk1 ), 
    .F0(\instant2/n10249 ), .Q0(key_code_4), .F1(\instant2/n10247 ));
  instant1_SLICE_361 \instant1/SLICE_361 ( .D1(\instant1/n3574 ), 
    .C1(\instant1/n3571 ), .B1(\instant1/n3572 ), .A1(\instant1/n3573 ), 
    .D0(\instant1/n3708 ), .C0(\instant1/n3707 ), .B0(\instant1/n3706 ), 
    .A0(\instant1/n3705 ), .M0(\instant1/lumdivision_31_N_44_0 ), .CLK(clk_c), 
    .F0(\instant1/n21_adj_394 ), .Q0(lumdivision_0), .F1(\instant1/n19 ));
  instant1_SLICE_362 \instant1/SLICE_362 ( .B1(\instant1/n3955 ), 
    .A1(\instant1/n3953 ), .C0(\instant1/n4089 ), .B0(\instant1/n4079 ), 
    .A0(\instant1/n4080 ), .M0(\instant1/n8_adj_340 ), 
    .LSR(\instant1/lumlevel_0 ), .CLK(clk_c), .F0(\instant1/n11_adj_430 ), 
    .Q0(lumdivision_2), .F1(\instant1/n9_adj_437 ));
  instant1_SLICE_363 \instant1/SLICE_363 ( .D1(\instant1/n4202 ), 
    .C1(\instant1/n4200 ), .B1(\instant1/n4198 ), .A1(\instant1/n4201 ), 
    .D0(\instant1/n4654 ), .C0(\instant1/n4657 ), .B0(\instant1/n4655 ), 
    .A0(\instant1/n4653 ), .M1(\instant1/n6_adj_464 ), 
    .M0(\instant1/lumlevel_1 ), .LSR(\instant1/lumlevel_2 ), .CLK(clk_c), 
    .F0(\instant1/n13_adj_379 ), .Q0(lumdivision_3), 
    .F1(\instant1/n14_adj_423 ), .Q1(lumdivision_4));
  instant1_SLICE_364 \instant1/SLICE_364 ( .D1(\instant1/n4763 ), 
    .C1(\instant1/n2039 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .B0(\instant1/lumlevel_0 ), .A0(\instant1/lumlevel_1 ), 
    .DI0(\instant1/n8_adj_339 ), .LSR(\instant1/lumlevel_2 ), .CLK(clk_c), 
    .F0(\instant1/n8_adj_339 ), .Q0(lumdivision_6), .F1(\instant1/n39 ));
  instant1_SLICE_365 \instant1/SLICE_365 ( .B1(\instant1/n4668 ), 
    .A1(\instant1/n18_adj_363 ), .B0(\instant1/lumlevel_1 ), 
    .A0(\instant1/lumlevel_2 ), .DI0(\instant1/n5404 ), 
    .LSR(\instant1/lumlevel_0 ), .CLK(clk_c), .F0(\instant1/n5404 ), 
    .Q0(lumdivision_9), .F1(\instant1/n4_adj_362 ));
  instant1_SLICE_366 \instant1/SLICE_366 ( .C1(\instant1/n4326 ), 
    .B1(\instant1/n4322 ), .A1(\instant1/n4313 ), .B0(\instant1/n3718 ), 
    .A0(frqnum_10), .M0(\instant1/n5404 ), .LSR(\instant1/lumlevel_0 ), 
    .CLK(clk_c), .F0(\instant1/n10299 ), .Q0(n11743), 
    .F1(\instant1/n14_adj_325 ));
  SLICE_367 SLICE_367( .B1(\instant1/n4220 ), .A1(frqnum_6), .B0(frqnum_5), 
    .A0(lumdivision_0), .M1(\instant2/key_state_1_N_239_0 ), 
    .M0(\instant2/key_state_0 ), .LSR(\instant2/key_state_1 ), 
    .CLK(\instant2/clk1 ), .F0(\instant1/n4 ), .Q0(row_c_0), 
    .F1(\instant1/n10314 ), .Q1(row_c_1));
  SLICE_368 SLICE_368( .B1(\instant1/n4453 ), .A1(frqnum_4), 
    .B0(\instant1/n4565 ), .A0(frqnum_3), .M1(\instant2/key_state_1_N_239_0 ), 
    .M0(\instant2/key_state_0 ), .LSR(\instant2/key_state_1 ), 
    .CLK(\instant2/clk1 ), .F0(\instant1/n10318 ), .Q0(row_c_2), 
    .F1(\instant1/n10320 ), .Q1(row_c_3));
  instant1_div_63_LessThan_881_i60_SLICE_369 
    \instant1/div_63_LessThan_881_i60/SLICE_369 ( .C1(lumdivision_3), 
    .B1(lumdivision_4), .A1(\instant1/n11376 ), .D0(\instant1/n1408 ), 
    .C0(\instant1/n1407 ), .B0(lumdivision_2), .A0(lumdivision_0), 
    .M0(\instant1/n10565 ), .OFX0(\instant1/n60 ));
  instant1_i8983_SLICE_370 \instant1/i8983/SLICE_370 ( .D1(\instant1/n4751 ), 
    .C1(\instant1/n4755 ), .B1(\instant1/n11267 ), .A1(\instant1/n11265 ), 
    .D0(\instant1/n2028 ), .C0(\instant1/n2031 ), .B0(\instant1/n2027 ), 
    .A0(\instant1/n2032 ), .M0(\instant1/n11261 ), .OFX0(\instant1/n11223 ));
  instant1_div_63_LessThan_762_i62_SLICE_371 
    \instant1/div_63_LessThan_762_i62/SLICE_371 ( .C1(lumdivision_3), 
    .B1(lumdivision_4), .A1(\instant1/n11378 ), .D0(\instant1/n11734 ), 
    .C0(lumdivision_2), .B0(lumdivision_0), .A0(\instant1/n11388 ), 
    .M0(\instant1/n10561 ), .OFX0(\instant1/n62 ));
  instant1_i9002_SLICE_372 \instant1/i9002/SLICE_372 ( .C1(\instant1/n4776 ), 
    .B1(\instant1/n11268 ), .A1(lumdivision_6), .C0(\instant1/n2053 ), 
    .B0(lumdivision_6), .A0(\instant1/n2052 ), .M0(\instant1/n11261 ), 
    .OFX0(\instant1/n4190 ));
  instant1_sawtooth_cnt_15__I_0_i30_SLICE_373 
    \instant1/sawtooth_cnt_15__I_0_i30/SLICE_373 ( .D1(\instant1/n4_adj_467 ), 
    .C1(\instant1/n26_adj_477 ), .B1(\instant1/n10536 ), 
    .A1(\instant1/n11404 ), .C0(\instant1/n10_adj_495 ), 
    .B0(\instant1/triangle_cnt_7 ), .A0(sawtooth_cnt_7), 
    .M1(\instant1/n10532 ), .M0(\instant1/n10588 ), 
    .FXB(\instant1/n30_adj_306 ), .FXA(\instant1/n24_adj_305 ), 
    .OFX0(\instant1/n30_adj_306 ), .OFX1(\instant1/led_7__N_140 ));
  instant1_i8975_SLICE_374 \instant1/i8975/SLICE_374 ( .D1(\instant1/n4758 ), 
    .C1(\instant1/n4767 ), .B1(\instant1/n4765 ), .A1(\instant1/n4768 ), 
    .D0(\instant1/n2043 ), .C0(\instant1/n2034 ), .B0(\instant1/n2041 ), 
    .A0(\instant1/n2044 ), .M0(\instant1/n11261 ), .OFX0(\instant1/n11204 ));
  instant1_sawtooth_cnt_15__I_0_i24_SLICE_375 
    \instant1/sawtooth_cnt_15__I_0_i24/SLICE_375 ( .D1(\instant1/n6_adj_476 ), 
    .C1(\instant1/n20_adj_475 ), .B1(\instant1/n10514 ), 
    .A1(\instant1/n11401 ), .C0(\instant1/n8_adj_494 ), 
    .B0(\instant1/triangle_cnt_9 ), .A0(sawtooth_cnt_9), 
    .M0(\instant1/n10519 ), .OFX0(\instant1/n24_adj_305 ));
  instant1_i8898_SLICE_376 \instant1/i8898/SLICE_376 ( .D1(\instant1/n11418 ), 
    .C1(\instant1/frqlevel_1 ), .B1(\instant1/frqlevel_2 ), 
    .A1(\instant1/btn_2 ), .D0(\instant1/btn_2 ), .C0(\instant1/frqUP_1 ), 
    .B0(\instant1/frqUP_3 ), .A0(\instant1/frqUP_2 ), .M0(\instant1/n11417 ), 
    .OFX0(\instant1/n11015 ));
  instant1_i2689_SLICE_377 \instant1/i2689/SLICE_377 ( .C1(\instant1/n4190 ), 
    .B1(lumdivision_6), .A1(\instant1/n8_adj_300 ), .D0(\instant1/n3 ), 
    .C0(\instant1/n4882 ), .B0(lumdivision_2), .A0(lumdivision_0), 
    .M0(\instant1/n10423 ), .OFX0(\instant1/n14_adj_302 ));
  instant1_i2645_SLICE_378 \instant1/i2645/SLICE_378 ( 
    .D1(\instant1/n10_adj_329 ), .C1(lumdivision_6), .B1(\instant1/n4775 ), 
    .A1(\instant1/n4776 ), .D0(\instant1/n4780 ), .C0(\instant1/n4779 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10430 ), 
    .OFX0(\instant1/n16_adj_332 ));
  instant1_i2603_SLICE_379 \instant1/i2603/SLICE_379 ( 
    .D1(\instant1/n12_adj_349 ), .C1(lumdivision_6), .B1(\instant1/n4669 ), 
    .A1(\instant1/n4670 ), .D0(\instant1/n4674 ), .C0(\instant1/n4673 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10437 ), 
    .OFX0(\instant1/n18_adj_363 ));
  instant1_i2563_SLICE_380 \instant1/i2563/SLICE_380 ( 
    .D1(\instant1/n14_adj_401 ), .C1(lumdivision_6), .B1(\instant1/n4560 ), 
    .A1(\instant1/n4561 ), .D0(\instant1/n10318 ), .C0(\instant1/n4564 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10444 ), 
    .OFX0(\instant1/n20_adj_509 ));
  instant1_i2522_SLICE_381 \instant1/i2522/SLICE_381 ( 
    .D1(\instant1/n16_adj_450 ), .C1(lumdivision_6), .B1(\instant1/n4448 ), 
    .A1(\instant1/n4449 ), .D0(\instant1/n10320 ), .C0(\instant1/n4452 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10451 ), 
    .OFX0(\instant1/n22_adj_510 ));
  instant1_i2483_SLICE_382 \instant1/i2483/SLICE_382 ( 
    .D1(\instant1/n18_adj_458 ), .C1(lumdivision_6), .B1(\instant1/n4333 ), 
    .A1(\instant1/n4334 ), .D0(\instant1/n4 ), .C0(\instant1/n4337 ), 
    .B0(lumdivision_2), .A0(\instant1/n4338 ), .M0(\instant1/n10458 ), 
    .OFX0(\instant1/n24_adj_337 ));
  instant1_i2446_SLICE_383 \instant1/i2446/SLICE_383 ( 
    .D1(\instant1/n20_adj_465 ), .C1(lumdivision_6), .B1(\instant1/n4215 ), 
    .A1(\instant1/n4216 ), .D0(\instant1/n10314 ), .C0(\instant1/n4219 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10472 ), 
    .OFX0(\instant1/n26_adj_427 ));
  instant1_i2411_SLICE_384 \instant1/i2411/SLICE_384 ( 
    .D1(\instant1/n22_adj_470 ), .C1(lumdivision_6), .B1(\instant1/n4094 ), 
    .A1(\instant1/n4095 ), .D0(\instant1/n10237 ), .C0(\instant1/n4098 ), 
    .B0(lumdivision_2), .A0(\instant1/n4099 ), .M0(\instant1/n10543 ), 
    .OFX0(\instant1/n28_adj_432 ));
  instant1_i2378_SLICE_385 \instant1/i2378/SLICE_385 ( 
    .D1(\instant1/n24_adj_473 ), .C1(lumdivision_6), .B1(\instant1/n3970 ), 
    .A1(\instant1/n3971 ), .D0(\instant1/n10237 ), .C0(\instant1/n3974 ), 
    .B0(lumdivision_2), .A0(\instant1/n3975 ), .M0(\instant1/n10346 ), 
    .OFX0(\instant1/n30_adj_439 ));
  instant1_i2347_SLICE_386 \instant1/i2347/SLICE_386 ( 
    .D1(\instant1/n26_adj_478 ), .C1(lumdivision_6), .B1(\instant1/n3843 ), 
    .A1(\instant1/n3844 ), .D0(\instant1/n10237 ), .C0(\instant1/n3847 ), 
    .B0(lumdivision_2), .A0(\instant1/n3848 ), .M0(\instant1/n10353 ), 
    .OFX0(\instant1/n32_adj_443 ));
  instant1_i2318_SLICE_387 \instant1/i2318/SLICE_387 ( 
    .D1(\instant1/n28_adj_484 ), .C1(lumdivision_6), .B1(\instant1/n3713 ), 
    .A1(\instant1/n3714 ), .D0(\instant1/n10299 ), .C0(\instant1/n3717 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10360 ), 
    .OFX0(\instant1/n34_adj_446 ));
  instant1_i2291_SLICE_388 \instant1/i2291/SLICE_388 ( 
    .D1(\instant1/n30_adj_492 ), .C1(lumdivision_6), .B1(\instant1/n3580 ), 
    .A1(\instant1/n3581 ), .D0(\instant1/n4_adj_291 ), .C0(\instant1/n3584 ), 
    .B0(lumdivision_2), .A0(\instant1/n3585 ), .M0(\instant1/n10367 ), 
    .OFX0(\instant1/n36_adj_449 ));
  instant1_i2266_SLICE_389 \instant1/i2266/SLICE_389 ( 
    .D1(\instant1/n32_adj_501 ), .C1(lumdivision_6), .B1(\instant1/n3444 ), 
    .A1(\instant1/n3445 ), .D0(\instant1/n10295 ), .C0(\instant1/n3448 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10374 ), 
    .OFX0(\instant1/n38_adj_508 ));
  instant1_i2243_SLICE_390 \instant1/i2243/SLICE_390 ( 
    .D1(\instant1/n34_adj_522 ), .C1(lumdivision_6), .B1(\instant1/n3305 ), 
    .A1(\instant1/n3306 ), .D0(\instant1/n3310 ), .C0(\instant1/n3309 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10381 ), 
    .OFX0(\instant1/n40_adj_312 ));
  instant1_i2222_SLICE_391 \instant1/i2222/SLICE_391 ( 
    .D1(\instant1/n36_adj_456 ), .C1(lumdivision_6), .B1(\instant1/n3163 ), 
    .A1(\instant1/n3164 ), .D0(\instant1/n3168 ), .C0(\instant1/n3167 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10388 ), 
    .OFX0(\instant1/n42_adj_472 ));
  instant1_i2206_SLICE_392 \instant1/i2206/SLICE_392 ( 
    .D1(\instant1/n38_adj_498 ), .C1(lumdivision_6), .B1(\instant1/n3018 ), 
    .A1(\instant1/n3019 ), .D0(\instant1/n3023 ), .C0(\instant1/n3022 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10395 ), 
    .OFX0(\instant1/n44_adj_503 ));
  instant1_i2192_SLICE_393 \instant1/i2192/SLICE_393 ( 
    .D1(\instant1/n40_adj_433 ), .C1(lumdivision_6), .B1(\instant1/n2870 ), 
    .A1(\instant1/n2871 ), .D0(\instant1/n2875 ), .C0(\instant1/n2874 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10402 ), 
    .OFX0(\instant1/n46_adj_514 ));
  instant1_i2180_SLICE_394 \instant1/i2180/SLICE_394 ( 
    .D1(\instant1/n42_adj_359 ), .C1(lumdivision_6), .B1(\instant1/n2719 ), 
    .A1(\instant1/n2720 ), .D0(\instant1/n2724 ), .C0(\instant1/n2723 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10409 ), 
    .OFX0(\instant1/n48_adj_364 ));
  instant1_i2170_SLICE_395 \instant1/i2170/SLICE_395 ( 
    .D1(\instant1/n44_adj_304 ), .C1(lumdivision_6), .B1(\instant1/n2565 ), 
    .A1(\instant1/n2566 ), .D0(\instant1/n2570 ), .C0(\instant1/n2569 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10416 ), 
    .OFX0(\instant1/n50_adj_308 ));
  instant1_i2162_SLICE_396 \instant1/i2162/SLICE_396 ( 
    .D1(\instant1/n46_adj_322 ), .C1(lumdivision_6), .B1(\instant1/n2408 ), 
    .A1(\instant1/n2409 ), .D0(\instant1/n2413 ), .C0(\instant1/n2412 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10465 ), 
    .OFX0(\instant1/n52_adj_327 ));
  instant1_i2156_SLICE_397 \instant1/i2156/SLICE_397 ( 
    .D1(\instant1/n48_adj_344 ), .C1(lumdivision_6), .B1(\instant1/n2248 ), 
    .A1(\instant1/n2249 ), .D0(\instant1/n2253 ), .C0(\instant1/n2252 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10557 ), 
    .OFX0(\instant1/n54_adj_351 ));
  instant1_i2152_SLICE_398 \instant1/i2152/SLICE_398 ( 
    .D1(\instant1/n50_adj_376 ), .C1(lumdivision_6), .B1(\instant1/n2085 ), 
    .A1(\instant1/n2086 ), .D0(\instant1/n2090 ), .C0(\instant1/n2089 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10572 ), 
    .OFX0(\instant1/n56_adj_388 ));
  instant1_i2148_SLICE_399 \instant1/i2148/SLICE_399 ( 
    .D1(\instant1/n52_adj_403 ), .C1(lumdivision_6), .B1(\instant1/n1919 ), 
    .A1(\instant1/n1920 ), .D0(\instant1/n11361 ), .C0(\instant1/n1923 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10579 ), 
    .OFX0(\instant1/n58_adj_390 ));
  instant1_i2144_SLICE_400 \instant1/i2144/SLICE_400 ( 
    .D1(\instant1/n54_adj_416 ), .C1(lumdivision_6), .B1(\instant1/n1750 ), 
    .A1(\instant1/n1751 ), .D0(\instant1/n1755 ), .C0(\instant1/n1754 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10586 ), 
    .OFX0(\instant1/n60_adj_412 ));
  instant1_i2142_SLICE_401 \instant1/i2142/SLICE_401 ( 
    .D1(\instant1/n56_adj_425 ), .C1(lumdivision_6), .B1(\instant1/n1578 ), 
    .A1(\instant1/n1579 ), .D0(\instant1/n1583 ), .C0(\instant1/n1582 ), 
    .B0(lumdivision_2), .A0(lumdivision_0), .M0(\instant1/n10550 ), 
    .OFX0(\instant1/n62_adj_410 ));
  instant2_i2947_SLICE_402 \instant2/i2947/SLICE_402 ( .D1(n10165), 
    .C1(\instant2/n6_adj_285 ), .B1(key_code_4), .A1(key_code_3), 
    .D0(key_code_4), .C0(key_code_3), .B0(\instant2/n11397 ), .A0(key_code_2), 
    .M0(\instant2/n11393 ), .OFX0(\instant2/n5539 ));
  instant2_i8999_SLICE_403 \instant2/i8999/SLICE_403 ( .C1(row_c_1), 
    .B1(row_c_0), .A1(row_c_3), .D0(row_c_1), .C0(row_c_0), .B0(row_c_3), 
    .A0(column_c_0), .M0(column_c_3), .OFX0(\instant2/n11251 ));
  instant1_SLICE_404 \instant1/SLICE_404 ( .D1(\instant1/n1347 ), 
    .C1(\instant1/n2244 ), .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), 
    .D0(\instant1/n2082 ), .C0(\instant1/n1348 ), .B0(\instant1/n11354 ), 
    .A0(\instant1/n62_adj_358 ), .F0(\instant1/n2244 ), .F1(\instant1/n11343 ));
  instant1_SLICE_405 \instant1/SLICE_405 ( .D1(\instant1/n4_adj_362 ), 
    .C1(\instant1/n4666 ), .B1(n11743), .A1(\instant1/n4667 ), 
    .D0(\instant1/n4667 ), .C0(\instant1/n2014 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4772 ), .F1(\instant1/n24 ));
  instant1_SLICE_406 \instant1/SLICE_406 ( .D1(\instant1/n11333 ), 
    .C1(\instant1/n2559 ), .B1(\instant1/n11334 ), .A1(\instant1/n2561 ), 
    .D0(\instant1/n2559 ), .C0(\instant1/n1450 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2712 ), .F1(\instant1/n4283 ));
  instant1_SLICE_407 \instant1/SLICE_407 ( .D1(\instant1/n4_adj_309 ), 
    .C1(\instant1/n2562 ), .B1(lumdivision_9), .A1(\instant1/n2563 ), 
    .D0(\instant1/n2562 ), .C0(\instant1/n1453 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2715 ), .F1(\instant1/n56 ));
  instant1_SLICE_408 \instant1/SLICE_408 ( .D1(\instant1/n58_adj_311 ), 
    .C1(\instant1/n2404 ), .B1(\instant1/n2403 ), .A1(\instant1/n11341 ), 
    .D0(\instant1/n2559 ), .C0(\instant1/n11335 ), .B0(\instant1/n1417 ), 
    .A0(\instant1/n2404 ), .F0(\instant1/n6_adj_310 ), .F1(\instant1/n11335 ));
  instant1_SLICE_409 \instant1/SLICE_409 ( .D1(\instant1/n4_adj_328 ), 
    .C1(\instant1/n2405 ), .B1(n11743), .A1(\instant1/n2406 ), 
    .D0(\instant1/n2406 ), .C0(\instant1/n1419 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .F0(\instant1/n2562 ), 
    .F1(\instant1/n58_adj_311 ));
  instant1_SLICE_410 \instant1/SLICE_410 ( .C1(\instant1/n2404 ), 
    .B1(\instant1/n2403 ), .A1(\instant1/n11341 ), .D0(\instant1/n2403 ), 
    .C0(\instant1/n1416 ), .B0(\instant1/n11336 ), .A0(\instant1/n58_adj_311 ), 
    .F0(\instant1/n2559 ), .F1(\instant1/n11336 ));
  instant1_SLICE_411 \instant1/SLICE_411 ( .C1(\instant1/n60_adj_334 ), 
    .B1(\instant1/n11348 ), .A1(\instant1/n2244 ), .D0(\instant1/n2404 ), 
    .C0(\instant1/n11342 ), .B0(\instant1/n1381 ), .A0(\instant1/n11348 ), 
    .F0(\instant1/n4_adj_331 ), .F1(\instant1/n11342 ));
  instant1_SLICE_412 \instant1/SLICE_412 ( .D1(\instant1/n4_adj_352 ), 
    .C1(\instant1/n2245 ), .B1(n11743), .A1(\instant1/n2246 ), 
    .D0(\instant1/n2245 ), .C0(\instant1/n1383 ), .B0(\instant1/n11343 ), 
    .A0(\instant1/n60_adj_334 ), .F0(\instant1/n2404 ), 
    .F1(\instant1/n60_adj_334 ));
  instant1_SLICE_413 \instant1/SLICE_413 ( .D1(lumdivision_3), 
    .C1(\instant1/n11396 ), .B1(\instant1/n11735 ), .A1(\instant1/n11742 ), 
    .D0(lumdivision_2), .C0(\instant1/n11388 ), .B0(lumdivision_3), 
    .A0(\instant1/n11745 ), .F0(\instant1/n62_adj_342 ), 
    .F1(\instant1/n11388 ));
  instant1_SLICE_414 \instant1/SLICE_414 ( .D1(\instant1/n4_adj_333 ), 
    .C1(\instant1/n4772 ), .B1(lumdivision_9), .A1(\instant1/n4773 ), 
    .D0(\instant1/n4773 ), .C0(\instant1/n2049 ), .B0(\instant1/n4286 ), 
    .A0(\instant1/n22_adj_343 ), .F0(\instant1/n4875 ), 
    .F1(\instant1/n22_adj_343 ));
  instant1_SLICE_415 \instant1/SLICE_415 ( .D1(\instant1/n11327 ), 
    .C1(\instant1/n1485 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .C0(\instant1/n10190 ), .B0(\instant1/n2712 ), .A0(\instant1/n11327 ), 
    .F0(\instant1/n11322 ), .F1(\instant1/n2863 ));
  instant1_SLICE_416 \instant1/SLICE_416 ( .D1(\instant1/n4_adj_457 ), 
    .C1(\instant1/n3160 ), .B1(n11743), .A1(\instant1/n3161 ), 
    .D0(\instant1/n3160 ), .C0(\instant1/n1593 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3301 ), 
    .F1(\instant1/n48_adj_316 ));
  instant1_SLICE_417 \instant1/SLICE_417 ( .D1(\instant1/n11261 ), 
    .C1(\instant1/n2054 ), .B1(lumdivision_4), .A1(\instant1/n4778 ), 
    .C0(\instant1/n9 ), .B0(lumdivision_4), .A0(lumdivision_3), 
    .F0(\instant1/n8_adj_300 ), .F1(\instant1/n9 ));
  instant1_SLICE_418 \instant1/SLICE_418 ( .D1(\instant1/n4_adj_389 ), 
    .C1(\instant1/n2082 ), .B1(lumdivision_9), .A1(\instant1/n2083 ), 
    .D0(\instant1/n2083 ), .C0(\instant1/n1349 ), .B0(\instant1/n11354 ), 
    .A0(\instant1/n62_adj_358 ), .F0(\instant1/n2245 ), 
    .F1(\instant1/n62_adj_358 ));
  instant1_SLICE_419 \instant1/SLICE_419 ( .C1(\instant1/n62_adj_391 ), 
    .B1(lumdivision_9), .A1(\instant1/n11364 ), .D0(\instant1/n62_adj_358 ), 
    .C0(\instant1/n11358 ), .B0(\instant1/n1313 ), .A0(\instant1/n11364 ), 
    .F0(\instant1/n11349 ), .F1(\instant1/n11358 ));
  instant1_SLICE_420 \instant1/SLICE_420 ( .D1(\instant1/n1748 ), 
    .C1(\instant1/n1279 ), .B1(lumdivision_9), .A1(\instant1/n64 ), 
    .D0(\instant1/n1313 ), .C0(\instant1/n62_adj_391 ), .B0(lumdivision_9), 
    .A0(\instant1/n11364 ), .F0(\instant1/n5461 ), .F1(\instant1/n11364 ));
  instant1_SLICE_421 \instant1/SLICE_421 ( .C1(\instant1/n11399 ), 
    .B1(\instant1/n11417 ), .A1(\instant1/n10994 ), .D0(\instant1/n11418 ), 
    .C0(\instant1/n11399 ), .B0(\instant1/n5404 ), .A0(\instant1/btn_2 ), 
    .F0(\instant1/n10994 ), .F1(\instant1/n794 ));
  instant1_SLICE_422 \instant1/SLICE_422 ( .D1(lumdivision_9), 
    .C1(\instant1/n1748 ), .B1(\instant1/n1749 ), .A1(\instant1/n60_adj_412 ), 
    .D0(\instant1/n1918 ), .C0(\instant1/n11365 ), .B0(\instant1/n1280 ), 
    .A0(\instant1/n1749 ), .F0(\instant1/n11356 ), .F1(\instant1/n11365 ));
  instant1_SLICE_423 \instant1/SLICE_423 ( .D1(\instant1/n1579 ), 
    .C1(\instant1/n1247 ), .B1(lumdivision_9), .A1(\instant1/n64_adj_409 ), 
    .D0(\instant1/n1750 ), .C0(\instant1/n1281 ), .B0(lumdivision_9), 
    .A0(\instant1/n64 ), .F0(\instant1/n1918 ), .F1(\instant1/n1750 ));
  instant1_SLICE_424 \instant1/SLICE_424 ( .D1(\instant1/n1582 ), 
    .C1(\instant1/n1250 ), .B1(lumdivision_9), .A1(\instant1/n64_adj_409 ), 
    .D0(\instant1/n1753 ), .C0(\instant1/n1284 ), .B0(lumdivision_9), 
    .A0(\instant1/n64 ), .F0(\instant1/n11362 ), .F1(\instant1/n1753 ));
  instant1_SLICE_425 \instant1/SLICE_425 ( .C1(\instant1/n1748 ), 
    .B1(\instant1/n1749 ), .A1(\instant1/n60_adj_412 ), .D0(\instant1/n1749 ), 
    .C0(\instant1/n1280 ), .B0(n11743), .A0(\instant1/n64 ), 
    .F0(\instant1/n11363 ), .F1(\instant1/n64 ));
  instant1_SLICE_426 \instant1/SLICE_426 ( .C1(\instant1/n1252 ), .B1(n11743), 
    .A1(\instant1/n64_adj_409 ), .D0(\instant1/n1755 ), .C0(\instant1/n1286 ), 
    .B0(n11743), .A0(\instant1/n64 ), .F0(\instant1/n1923 ), 
    .F1(\instant1/n1755 ));
  instant1_SLICE_427 \instant1/SLICE_427 ( .D1(\instant1/n11372 ), 
    .C1(\instant1/n1245 ), .B1(lumdivision_9), .A1(\instant1/n64_adj_409 ), 
    .D0(\instant1/n1748 ), .C0(\instant1/n1279 ), .B0(lumdivision_9), 
    .A0(\instant1/n64 ), .F0(\instant1/n11357 ), .F1(\instant1/n1748 ));
  instant1_SLICE_428 \instant1/SLICE_428 ( .D1(\instant1/n1406 ), 
    .C1(\instant1/n1214 ), .B1(lumdivision_9), .A1(\instant1/n64_adj_411 ), 
    .D0(\instant1/n11373 ), .C0(\instant1/n1248 ), .B0(lumdivision_9), 
    .A0(\instant1/n64_adj_409 ), .F0(\instant1/n1751 ), .F1(\instant1/n11373 ));
  instant1_SLICE_429 \instant1/SLICE_429 ( .C1(\instant1/n1217 ), 
    .B1(lumdivision_9), .A1(\instant1/n64_adj_411 ), .D0(\instant1/n1583 ), 
    .C0(\instant1/n1251 ), .B0(lumdivision_9), .A0(\instant1/n64_adj_409 ), 
    .F0(\instant1/n1754 ), .F1(\instant1/n1583 ));
  instant1_SLICE_430 \instant1/SLICE_430 ( .D1(\instant1/n60 ), 
    .C1(lumdivision_6), .B1(\instant1/n1403 ), .A1(\instant1/n1404 ), 
    .D0(\instant1/n1403 ), .C0(\instant1/n1211 ), .B0(lumdivision_9), 
    .A0(\instant1/n64_adj_411 ), .F0(\instant1/n11372 ), 
    .F1(\instant1/n64_adj_411 ));
  instant1_SLICE_431 \instant1/SLICE_431 ( .D1(\instant1/n11399 ), 
    .C1(\instant1/n4_adj_469 ), .B1(\instant1/n5246 ), .A1(\instant1/n11016 ), 
    .C0(\instant1/n11399 ), .B0(\instant1/n11012 ), .A0(\instant1/n11015 ), 
    .F0(\instant1/n11016 ), .F1(\instant1/n267 ));
  instant1_SLICE_432 \instant1/SLICE_432 ( .D1(\instant1/n3302 ), 
    .C1(\instant1/n1628 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n4_adj_313 ), .C0(\instant1/n3302 ), .B0(n11743), 
    .A0(\instant1/n3303 ), .F0(\instant1/n46_adj_413 ), .F1(\instant1/n3440 ));
  instant1_SLICE_433 \instant1/SLICE_433 ( .D1(\instant1/n3301 ), 
    .C1(\instant1/n1627 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3301 ), .C0(\instant1/n14_adj_455 ), .B0(\instant1/n3297 ), 
    .A0(\instant1/n15_adj_454 ), .F0(\instant1/n4278 ), .F1(\instant1/n3439 ));
  instant1_SLICE_434 \instant1/SLICE_434 ( .D1(\instant1/n3016 ), 
    .C1(\instant1/n1559 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .D0(\instant1/n4_adj_460 ), .C0(\instant1/n3015 ), .B0(lumdivision_9), 
    .A0(\instant1/n3016 ), .F0(\instant1/n50_adj_405 ), .F1(\instant1/n3160 ));
  instant1_SLICE_435 \instant1/SLICE_435 ( .D1(\instant1/n2868 ), 
    .C1(\instant1/n1524 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n4_adj_462 ), .C0(\instant1/n2867 ), .B0(n11743), 
    .A0(\instant1/n2868 ), .F0(\instant1/n52_adj_406 ), .F1(\instant1/n3015 ));
  instant1_SLICE_436 \instant1/SLICE_436 ( .D1(\instant1/n2717 ), 
    .C1(\instant1/n1489 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n4_adj_365 ), .C0(\instant1/n2716 ), .B0(n11743), 
    .A0(\instant1/n2717 ), .F0(\instant1/n54 ), .F1(\instant1/n2867 ));
  instant1_SLICE_437 \instant1/SLICE_437 ( .D1(\instant1/n10192 ), 
    .C1(\instant1/n3013 ), .B1(\instant1/n3014 ), .A1(\instant1/n3008 ), 
    .D0(\instant1/n3013 ), .C0(\instant1/n1556 ), .B0(\instant1/n11308 ), 
    .A0(\instant1/n50_adj_405 ), .F0(\instant1/n3157 ), .F1(\instant1/n11308 ));
  instant1_SLICE_438 \instant1/SLICE_438 ( .C1(\instant1/n1258 ), 
    .B1(\instant1/n1177 ), .A1(\instant1/n5582 ), .D0(\instant1/n62 ), 
    .C0(\instant1/n5582 ), .B0(n11743), .A0(lumdivision_6), 
    .F0(\instant1/n1258 ), .F1(\instant1/n1403 ));
  instant1_SLICE_439 \instant1/SLICE_439 ( .C1(\instant1/n10180 ), 
    .B1(\instant1/n11320 ), .A1(\instant1/n2865 ), .D0(\instant1/n11320 ), 
    .C0(\instant1/n1520 ), .B0(\instant1/n11315 ), .A0(\instant1/n52_adj_406 ), 
    .F0(\instant1/n3011 ), .F1(\instant1/n11315 ));
  instant2_SLICE_440 \instant2/SLICE_440 ( .D1(\instant2/n582 ), 
    .C1(\instant2/n5539 ), .B1(column_c_0), .A1(column_c_3), 
    .D0(\instant2/n11260 ), .C0(\instant2/n6 ), .B0(\instant2/n8755 ), 
    .A0(column_c_0), .F0(\instant2/n10653 ), .F1(\instant2/n8755 ));
  instant2_SLICE_441 \instant2/SLICE_441 ( .D1(row_c_2), 
    .C1(\instant2/n10996 ), .B1(\instant2/n11416 ), .A1(\instant2/n6_adj_286 ), 
    .D0(column_c_3), .C0(row_c_2), .B0(column_c_0), .A0(row_c_3), 
    .F0(\instant2/n10996 ), .F1(\instant2/n5_adj_287 ));
  SLICE_442 SLICE_442( .B1(\instant1/led_7__N_140 ), .A1(n11394), 
    .D0(key_code_4), .C0(key_code_3), .B0(n11413), .A0(key_code_0), 
    .F0(n11394), .F1(led_c_7));
  instant1_SLICE_443 \instant1/SLICE_443 ( .B1(\instant1/n33_adj_497 ), 
    .A1(\instant1/n34 ), .D0(\instant1/n4443 ), .C0(\instant1/n14 ), 
    .B0(\instant1/n18 ), .A0(\instant1/n4444 ), .F0(\instant1/n34 ), 
    .F1(\instant1/n4289 ));
  instant1_SLICE_444 \instant1/SLICE_444 ( .B1(lumdivision_4), 
    .A1(\instant1/n4671 ), .D0(lumdivision_3), .C0(\instant1/n4672 ), 
    .B0(\instant1/n11272 ), .A0(\instant1/n11271 ), .F0(\instant1/n10437 ), 
    .F1(\instant1/n11272 ));
  instant1_SLICE_445 \instant1/SLICE_445 ( .B1(lumdivision_4), 
    .A1(\instant1/n4562 ), .D0(lumdivision_3), .C0(\instant1/n4563 ), 
    .B0(\instant1/n11274 ), .A0(\instant1/n11273 ), .F0(\instant1/n10444 ), 
    .F1(\instant1/n11274 ));
  instant1_SLICE_446 \instant1/SLICE_446 ( .B1(lumdivision_4), 
    .A1(\instant1/n4450 ), .D0(lumdivision_3), .C0(\instant1/n4451 ), 
    .B0(\instant1/n11276 ), .A0(\instant1/n11275 ), .F0(\instant1/n10451 ), 
    .F1(\instant1/n11276 ));
  instant1_SLICE_447 \instant1/SLICE_447 ( .D1(\instant1/n11325 ), 
    .C1(\instant1/n1493 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2568 ), .C0(\instant1/n1459 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n11325 ), .F1(\instant1/n2871 ));
  instant1_SLICE_448 \instant1/SLICE_448 ( .B1(\instant1/n10188 ), 
    .A1(\instant1/n38_adj_338 ), .D0(\instant1/n4670 ), .C0(\instant1/n2017 ), 
    .B0(\instant1/n11270 ), .A0(\instant1/n24 ), .F0(\instant1/n4775 ), 
    .F1(\instant1/n11270 ));
  instant1_SLICE_449 \instant1/SLICE_449 ( .B1(lumdivision_4), 
    .A1(\instant1/n4335 ), .D0(lumdivision_3), .C0(\instant1/n4336 ), 
    .B0(\instant1/n11278 ), .A0(\instant1/n11277 ), .F0(\instant1/n10458 ), 
    .F1(\instant1/n11278 ));
  instant1_SLICE_450 \instant1/SLICE_450 ( .D1(\instant1/n2711 ), 
    .C1(\instant1/n1483 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n11334 ), .C0(\instant1/n1449 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2711 ), .F1(\instant1/n2861 ));
  instant1_SLICE_451 \instant1/SLICE_451 ( .B1(lumdivision_4), 
    .A1(\instant1/n4217 ), .D0(lumdivision_3), .C0(\instant1/n4218 ), 
    .B0(\instant1/n11280 ), .A0(\instant1/n11279 ), .F0(\instant1/n10472 ), 
    .F1(\instant1/n11280 ));
  instant1_SLICE_452 \instant1/SLICE_452 ( .D1(\instant1/n11326 ), 
    .C1(\instant1/n1490 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2565 ), .C0(\instant1/n1456 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n11326 ), .F1(\instant1/n2868 ));
  instant1_SLICE_453 \instant1/SLICE_453 ( .B1(lumdivision_4), 
    .A1(\instant1/n4096 ), .D0(lumdivision_3), .C0(\instant1/n4097 ), 
    .B0(\instant1/n11282 ), .A0(\instant1/n11281 ), .F0(\instant1/n10543 ), 
    .F1(\instant1/n11282 ));
  instant1_SLICE_454 \instant1/SLICE_454 ( .B1(lumdivision_4), 
    .A1(\instant1/n3972 ), .D0(lumdivision_3), .C0(\instant1/n3973 ), 
    .B0(\instant1/n11284 ), .A0(\instant1/n11283 ), .F0(\instant1/n10346 ), 
    .F1(\instant1/n11284 ));
  instant1_SLICE_455 \instant1/SLICE_455 ( .D1(\instant1/n2714 ), 
    .C1(\instant1/n1486 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2561 ), .C0(\instant1/n1452 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2714 ), .F1(\instant1/n11320 ));
  instant1_SLICE_456 \instant1/SLICE_456 ( .B1(lumdivision_4), 
    .A1(\instant1/n3845 ), .D0(lumdivision_3), .C0(\instant1/n3846 ), 
    .B0(\instant1/n11286 ), .A0(\instant1/n11285 ), .F0(\instant1/n10353 ), 
    .F1(\instant1/n11286 ));
  instant1_SLICE_457 \instant1/SLICE_457 ( .B1(lumdivision_4), 
    .A1(\instant1/n3715 ), .D0(lumdivision_3), .C0(\instant1/n3716 ), 
    .B0(\instant1/n11288 ), .A0(\instant1/n11287 ), .F0(\instant1/n10360 ), 
    .F1(\instant1/n11288 ));
  instant1_SLICE_458 \instant1/SLICE_458 ( .D1(\instant1/n54 ), 
    .C1(\instant1/n10190 ), .B1(\instant1/n2712 ), .A1(\instant1/n11327 ), 
    .D0(\instant1/n11333 ), .C0(\instant1/n1451 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n11327 ), .F1(\instant1/n11321 ));
  instant1_SLICE_459 \instant1/SLICE_459 ( .B1(lumdivision_4), 
    .A1(\instant1/n3582 ), .D0(lumdivision_3), .C0(\instant1/n3583 ), 
    .B0(\instant1/n11290 ), .A0(\instant1/n11289 ), .F0(\instant1/n10367 ), 
    .F1(\instant1/n11290 ));
  instant1_SLICE_460 \instant1/SLICE_460 ( .D1(\instant1/n2408 ), 
    .C1(\instant1/n1421 ), .B1(\instant1/n11336 ), .A1(\instant1/n58_adj_311 ), 
    .D0(\instant1/n11332 ), .C0(\instant1/n1455 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2717 ), .F1(\instant1/n11332 ));
  instant1_SLICE_461 \instant1/SLICE_461 ( .D1(\instant1/n3309 ), 
    .C1(\instant1/n1635 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(lumdivision_3), .C0(\instant1/n3447 ), .B0(\instant1/n11292 ), 
    .A0(\instant1/n11293 ), .F0(\instant1/n10374 ), .F1(\instant1/n3447 ));
  instant1_SLICE_462 \instant1/SLICE_462 ( .D1(\instant1/n11264 ), 
    .C1(\instant1/n2050 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n4669 ), .C0(\instant1/n2016 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n11264 ), .F1(\instant1/n17_adj_505 ));
  instant1_SLICE_463 \instant1/SLICE_463 ( .C1(lumdivision_6), 
    .B1(\instant1/n3305 ), .A1(\instant1/n3306 ), .D0(lumdivision_3), 
    .C0(\instant1/n3308 ), .B0(\instant1/n11297 ), .A0(\instant1/n11298 ), 
    .F0(\instant1/n10381 ), .F1(\instant1/n11298 ));
  instant1_SLICE_464 \instant1/SLICE_464 ( .D1(\instant1/n2716 ), 
    .C1(\instant1/n1488 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2563 ), .C0(\instant1/n1454 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2716 ), .F1(\instant1/n2866 ));
  instant1_SLICE_465 \instant1/SLICE_465 ( .D1(\instant1/n3022 ), 
    .C1(\instant1/n1565 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .D0(lumdivision_3), .C0(\instant1/n3166 ), .B0(\instant1/n11303 ), 
    .A0(\instant1/n11304 ), .F0(\instant1/n10388 ), .F1(\instant1/n3166 ));
  instant1_SLICE_466 \instant1/SLICE_466 ( .D1(\instant1/n2874 ), 
    .C1(\instant1/n1530 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(lumdivision_3), .C0(\instant1/n3021 ), .B0(\instant1/n11310 ), 
    .A0(\instant1/n11311 ), .F0(\instant1/n10395 ), .F1(\instant1/n3021 ));
  instant1_SLICE_467 \instant1/SLICE_467 ( .D1(lumdivision_4), 
    .C1(\instant1/n11321 ), .B1(\instant1/n1494 ), .A1(\instant1/n2722 ), 
    .D0(lumdivision_3), .C0(\instant1/n2873 ), .B0(\instant1/n11316 ), 
    .A0(\instant1/n11317 ), .F0(\instant1/n10402 ), .F1(\instant1/n11316 ));
  instant1_SLICE_468 \instant1/SLICE_468 ( .D1(\instant1/n2719 ), 
    .C1(\instant1/n1491 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2566 ), .C0(\instant1/n1457 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2719 ), .F1(\instant1/n11319 ));
  instant1_SLICE_469 \instant1/SLICE_469 ( .D1(lumdivision_4), 
    .C1(\instant1/n11328 ), .B1(\instant1/n1459 ), .A1(\instant1/n2568 ), 
    .D0(lumdivision_3), .C0(\instant1/n2722 ), .B0(\instant1/n11323 ), 
    .A0(\instant1/n11324 ), .F0(\instant1/n10409 ), .F1(\instant1/n11323 ));
  instant1_SLICE_470 \instant1/SLICE_470 ( .D1(\instant1/n2720 ), 
    .C1(\instant1/n1492 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n11331 ), .C0(\instant1/n1458 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2720 ), .F1(\instant1/n2870 ));
  instant1_SLICE_471 \instant1/SLICE_471 ( .D1(\instant1/n2412 ), 
    .C1(\instant1/n1425 ), .B1(\instant1/n11336 ), .A1(\instant1/n58_adj_311 ), 
    .D0(lumdivision_3), .C0(\instant1/n2568 ), .B0(\instant1/n11329 ), 
    .A0(\instant1/n11330 ), .F0(\instant1/n10416 ), .F1(\instant1/n2568 ));
  instant1_SLICE_472 \instant1/SLICE_472 ( .D1(\instant1/n2252 ), 
    .C1(\instant1/n1390 ), .B1(\instant1/n11343 ), .A1(\instant1/n60_adj_334 ), 
    .D0(lumdivision_3), .C0(\instant1/n2411 ), .B0(\instant1/n11337 ), 
    .A0(\instant1/n11338 ), .F0(\instant1/n10465 ), .F1(\instant1/n2411 ));
  instant1_SLICE_473 \instant1/SLICE_473 ( .D1(\instant1/n2722 ), 
    .C1(\instant1/n1494 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2569 ), .C0(\instant1/n1460 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2722 ), .F1(\instant1/n11318 ));
  instant1_SLICE_474 \instant1/SLICE_474 ( .D1(\instant1/n2723 ), 
    .C1(\instant1/n1495 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2570 ), .C0(\instant1/n1461 ), .B0(\instant1/n4283 ), 
    .A0(\instant1/n56 ), .F0(\instant1/n2723 ), .F1(\instant1/n2873 ));
  instant1_SLICE_475 \instant1/SLICE_475 ( .D1(\instant1/n2089 ), 
    .C1(\instant1/n1355 ), .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), 
    .D0(lumdivision_3), .C0(\instant1/n2251 ), .B0(\instant1/n11344 ), 
    .A0(\instant1/n11345 ), .F0(\instant1/n10557 ), .F1(\instant1/n2251 ));
  instant1_SLICE_476 \instant1/SLICE_476 ( .D1(\instant1/n2724 ), 
    .C1(\instant1/n1496 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .C0(\instant1/n1462 ), .B0(\instant1/n4283 ), .A0(\instant1/n56 ), 
    .F0(\instant1/n2724 ), .F1(\instant1/n2874 ));
  instant1_SLICE_477 \instant1/SLICE_477 ( .D1(\instant1/n4_adj_303 ), 
    .C1(\instant1/n4875 ), .B1(lumdivision_9), .A1(\instant1/n17_adj_505 ), 
    .D0(\instant1/n11261 ), .C0(\instant1/n2051 ), .B0(\instant1/n4775 ), 
    .A0(\instant1/n14_adj_302 ), .F0(\instant1/n4_adj_303 ), 
    .F1(\instant1/n20_adj_361 ));
  instant1_SLICE_478 \instant1/SLICE_478 ( .C1(\instant1/n11358 ), 
    .B1(\instant1/n1320 ), .A1(\instant1/n1923 ), .D0(lumdivision_3), 
    .C0(\instant1/n2088 ), .B0(\instant1/n11350 ), .A0(\instant1/n11351 ), 
    .F0(\instant1/n10572 ), .F1(\instant1/n2088 ));
  instant1_SLICE_479 \instant1/SLICE_479 ( .D1(\instant1/n2411 ), 
    .C1(\instant1/n1424 ), .B1(\instant1/n11336 ), .A1(\instant1/n58_adj_311 ), 
    .C0(lumdivision_3), .B0(lumdivision_4), .A0(\instant1/n11331 ), 
    .F0(\instant1/n44_adj_304 ), .F1(\instant1/n11331 ));
  instant1_SLICE_480 \instant1/SLICE_480 ( .D1(\instant1/n4329 ), 
    .C1(\instant1/n14_adj_325 ), .B1(\instant1/n4325 ), .A1(\instant1/n15 ), 
    .D0(\instant1/n4327 ), .C0(\instant1/n4323 ), .B0(\instant1/n4328 ), 
    .A0(\instant1/n4324 ), .F0(\instant1/n15 ), .F1(\instant1/n32 ));
  instant1_SLICE_481 \instant1/SLICE_481 ( .D1(\instant1/n11339 ), 
    .C1(\instant1/n1423 ), .B1(\instant1/n11336 ), .A1(\instant1/n58_adj_311 ), 
    .C0(lumdivision_6), .B0(\instant1/n2565 ), .A0(\instant1/n2566 ), 
    .F0(\instant1/n11330 ), .F1(\instant1/n2566 ));
  instant1_SLICE_482 \instant1/SLICE_482 ( .C1(lumdivision_6), 
    .B1(\instant1/n4775 ), .A1(\instant1/n4776 ), .D0(\instant1/n4671 ), 
    .C0(\instant1/n2018 ), .B0(\instant1/n11270 ), .A0(\instant1/n24 ), 
    .F0(\instant1/n4776 ), .F1(\instant1/n11263 ));
  instant1_SLICE_483 \instant1/SLICE_483 ( .C1(\instant1/n48_adj_316 ), 
    .B1(\instant1/n10259 ), .A1(\instant1/n10178 ), .D0(lumdivision_4), 
    .C0(\instant1/n11301 ), .B0(\instant1/n1599 ), .A0(\instant1/n3166 ), 
    .F0(\instant1/n11297 ), .F1(\instant1/n11301 ));
  instant1_SLICE_484 \instant1/SLICE_484 ( .D1(\instant1/n1754 ), 
    .C1(\instant1/n1285 ), .B1(n11743), .A1(\instant1/n64 ), 
    .D0(lumdivision_3), .C0(\instant1/n1922 ), .B0(\instant1/n11359 ), 
    .A0(\instant1/n11360 ), .F0(\instant1/n10579 ), .F1(\instant1/n1922 ));
  instant1_SLICE_485 \instant1/SLICE_485 ( .D1(\instant1/n2249 ), 
    .C1(\instant1/n1387 ), .B1(\instant1/n11343 ), .A1(\instant1/n60_adj_334 ), 
    .D0(\instant1/n50_adj_308 ), .C0(\instant1/n11335 ), .B0(\instant1/n1421 ), 
    .A0(\instant1/n2408 ), .F0(\instant1/n4_adj_309 ), .F1(\instant1/n2408 ));
  instant1_SLICE_486 \instant1/SLICE_486 ( .D1(lumdivision_4), 
    .C1(\instant1/n11369 ), .B1(\instant1/n1249 ), .A1(\instant1/n1581 ), 
    .D0(lumdivision_3), .C0(\instant1/n1753 ), .B0(\instant1/n11366 ), 
    .A0(\instant1/n11367 ), .F0(\instant1/n10586 ), .F1(\instant1/n11366 ));
  instant1_SLICE_487 \instant1/SLICE_487 ( .D1(\instant1/n60_adj_334 ), 
    .C1(\instant1/n1381 ), .B1(\instant1/n11348 ), .A1(\instant1/n2244 ), 
    .D0(\instant1/n2561 ), .C0(\instant1/n11335 ), .B0(\instant1/n1415 ), 
    .A0(\instant1/n11341 ), .F0(\instant1/n5 ), .F1(\instant1/n11341 ));
  instant1_SLICE_488 \instant1/SLICE_488 ( .D1(\instant1/n1407 ), 
    .C1(\instant1/n1215 ), .B1(n11743), .A1(\instant1/n64_adj_411 ), 
    .D0(lumdivision_3), .C0(\instant1/n1581 ), .B0(\instant1/n11370 ), 
    .A0(\instant1/n11371 ), .F0(\instant1/n10550 ), .F1(\instant1/n1581 ));
  instant1_SLICE_489 \instant1/SLICE_489 ( .D1(\instant1/n3019 ), 
    .C1(\instant1/n1562 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .D0(\instant1/n40_adj_312 ), .C0(\instant1/n11301 ), .B0(\instant1/n1596 ), 
    .A0(\instant1/n3163 ), .F0(\instant1/n4_adj_313 ), .F1(\instant1/n3163 ));
  instant1_SLICE_490 \instant1/SLICE_490 ( .D1(\instant1/n2246 ), 
    .C1(\instant1/n1384 ), .B1(\instant1/n11343 ), .A1(\instant1/n60_adj_334 ), 
    .D0(\instant1/n2405 ), .C0(\instant1/n1418 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .F0(\instant1/n2561 ), .F1(\instant1/n2405 ));
  instant1_SLICE_491 \instant1/SLICE_491 ( .D1(\instant1/n2712 ), 
    .C1(\instant1/n11328 ), .B1(\instant1/n1451 ), .A1(\instant1/n11333 ), 
    .D0(\instant1/n2404 ), .C0(\instant1/n1417 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .F0(\instant1/n11333 ), .F1(\instant1/n7 ));
  instant1_SLICE_492 \instant1/SLICE_492 ( .D1(\instant1/n11300 ), 
    .C1(\instant1/n1630 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3163 ), .C0(\instant1/n1596 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n11300 ), .F1(\instant1/n3442 ));
  instant1_SLICE_493 \instant1/SLICE_493 ( .D1(\instant1/n2248 ), 
    .C1(\instant1/n1386 ), .B1(\instant1/n11343 ), .A1(\instant1/n60_adj_334 ), 
    .D0(\instant1/n11340 ), .C0(\instant1/n1420 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .F0(\instant1/n2563 ), .F1(\instant1/n11340 ));
  instant1_SLICE_494 \instant1/SLICE_494 ( .C1(lumdivision_3), 
    .B1(lumdivision_4), .A1(\instant1/n11299 ), .D0(\instant1/n3166 ), 
    .C0(\instant1/n1599 ), .B0(\instant1/n11302 ), .A0(\instant1/n48_adj_316 ), 
    .F0(\instant1/n11299 ), .F1(\instant1/n34_adj_522 ));
  instant1_SLICE_495 \instant1/SLICE_495 ( .D1(\instant1/n3293 ), 
    .C1(\instant1/n1619 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3152 ), .C0(\instant1/n1585 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3293 ), .F1(\instant1/n3431 ));
  instant1_SLICE_496 \instant1/SLICE_496 ( .D1(\instant1/n48_adj_364 ), 
    .C1(\instant1/n11328 ), .B1(\instant1/n1456 ), .A1(\instant1/n2565 ), 
    .D0(\instant1/n2409 ), .C0(\instant1/n1422 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .F0(\instant1/n2565 ), 
    .F1(\instant1/n4_adj_365 ));
  instant1_SLICE_497 \instant1/SLICE_497 ( .D1(\instant1/n3294 ), 
    .C1(\instant1/n1620 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3153 ), .C0(\instant1/n1586 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3294 ), .F1(\instant1/n3432 ));
  instant1_SLICE_498 \instant1/SLICE_498 ( .D1(\instant1/n60_adj_334 ), 
    .C1(\instant1/n1392 ), .B1(\instant1/n11348 ), .A1(\instant1/n2244 ), 
    .D0(\instant1/n2413 ), .C0(\instant1/n1426 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .F0(\instant1/n2569 ), .F1(\instant1/n2413 ));
  instant1_SLICE_499 \instant1/SLICE_499 ( .D1(\instant1/n3298 ), 
    .C1(\instant1/n1624 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3157 ), .C0(\instant1/n1590 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3298 ), .F1(\instant1/n3436 ));
  instant1_SLICE_500 \instant1/SLICE_500 ( .D1(\instant1/n11261 ), 
    .C1(\instant1/n2035 ), .B1(\instant1/n51 ), .A1(\instant1/n4759 ), 
    .D0(\instant1/n32_adj_321 ), .C0(\instant1/n31_adj_320 ), 
    .B0(\instant1/n42_adj_319 ), .A0(\instant1/n11223 ), .F0(\instant1/n8787 ), 
    .F1(\instant1/n32_adj_321 ));
  instant1_SLICE_501 \instant1/SLICE_501 ( .D1(\instant1/n2251 ), 
    .C1(\instant1/n1389 ), .B1(\instant1/n11343 ), .A1(\instant1/n60_adj_334 ), 
    .C0(lumdivision_3), .B0(lumdivision_4), .A0(\instant1/n11339 ), 
    .F0(\instant1/n46_adj_322 ), .F1(\instant1/n11339 ));
  instant1_SLICE_502 \instant1/SLICE_502 ( .D1(\instant1/n11261 ), 
    .C1(\instant1/n2042 ), .B1(\instant1/n37 ), .A1(\instant1/n4766 ), 
    .D0(\instant1/n24_adj_324 ), .C0(\instant1/n23 ), 
    .B0(\instant1/n40_adj_323 ), .A0(\instant1/n33 ), 
    .F0(\instant1/n42_adj_319 ), .F1(\instant1/n24_adj_324 ));
  instant1_SLICE_503 \instant1/SLICE_503 ( .D1(\instant1/n4664 ), 
    .C1(\instant1/n2011 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n11261 ), .C0(\instant1/n2045 ), .B0(\instant1/n45 ), 
    .A0(\instant1/n4769 ), .F0(\instant1/n31_adj_320 ), .F1(\instant1/n4769 ));
  instant1_SLICE_504 \instant1/SLICE_504 ( .D1(\instant1/n3296 ), 
    .C1(\instant1/n1622 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3155 ), .C0(\instant1/n1588 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3296 ), .F1(\instant1/n3434 ));
  instant1_SLICE_505 \instant1/SLICE_505 ( .D1(\instant1/n11346 ), 
    .C1(\instant1/n1388 ), .B1(\instant1/n11343 ), .A1(\instant1/n60_adj_334 ), 
    .C0(lumdivision_6), .B0(\instant1/n2408 ), .A0(\instant1/n2409 ), 
    .F0(\instant1/n11338 ), .F1(\instant1/n2409 ));
  instant1_SLICE_506 \instant1/SLICE_506 ( .D1(\instant1/n3300 ), 
    .C1(\instant1/n1626 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3159 ), .C0(\instant1/n1592 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3300 ), .F1(\instant1/n3438 ));
  instant1_SLICE_507 \instant1/SLICE_507 ( .B1(\instant1/n31 ), 
    .A1(\instant1/n32 ), .D0(\instant1/n4321 ), .C0(\instant1/n4317 ), 
    .B0(\instant1/n11 ), .A0(\instant1/n13 ), .F0(\instant1/n31 ), 
    .F1(\instant1/n4290 ));
  instant1_SLICE_508 \instant1/SLICE_508 ( .D1(lumdivision_3), 
    .C1(\instant1/n4778 ), .B1(\instant1/n11262 ), .A1(\instant1/n11263 ), 
    .D0(\instant1/n4673 ), .C0(\instant1/n2020 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4778 ), .F1(\instant1/n10430 ));
  instant1_SLICE_509 \instant1/SLICE_509 ( .D1(\instant1/n2086 ), 
    .C1(\instant1/n1352 ), .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), 
    .D0(\instant1/n52_adj_327 ), .C0(\instant1/n11342 ), .B0(\instant1/n1386 ), 
    .A0(\instant1/n2248 ), .F0(\instant1/n4_adj_328 ), .F1(\instant1/n2248 ));
  instant1_SLICE_510 \instant1/SLICE_510 ( .C1(\instant1/n24 ), 
    .B1(\instant1/n10188 ), .A1(\instant1/n38_adj_338 ), 
    .D0(\instant1/n16_adj_332 ), .C0(\instant1/n11269 ), .B0(\instant1/n2016 ), 
    .A0(\instant1/n4669 ), .F0(\instant1/n4_adj_333 ), .F1(\instant1/n11269 ));
  instant1_SLICE_511 \instant1/SLICE_511 ( .D1(\instant1/n4779 ), 
    .C1(\instant1/n2055 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n4674 ), .C0(\instant1/n2021 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4779 ), .F1(\instant1/n4881 ));
  instant1_SLICE_512 \instant1/SLICE_512 ( .C1(\instant1/n4332 ), 
    .B1(\instant1/n24_adj_337 ), .A1(\instant1/n4331 ), .C0(\instant1/n4330 ), 
    .B0(lumdivision_9), .A0(\instant1/n28_adj_335 ), .F0(\instant1/n30 ), 
    .F1(\instant1/n28_adj_335 ));
  instant1_SLICE_513 \instant1/SLICE_513 ( .D1(\instant1/n3295 ), 
    .C1(\instant1/n1621 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3154 ), .C0(\instant1/n1587 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3295 ), .F1(\instant1/n3433 ));
  instant1_SLICE_514 \instant1/SLICE_514 ( .D1(\instant1/n4648 ), 
    .C1(\instant1/n1995 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n11261 ), .C0(\instant1/n2029 ), .B0(\instant1/n43 ), 
    .A0(\instant1/n11266 ), .M0(frqUP_c), .CLK(clk_c), .F0(\instant1/n33 ), 
    .Q0(\instant1/frqUP_1 ), .F1(\instant1/n11266 ));
  instant1_SLICE_515 \instant1/SLICE_515 ( .D1(\instant1/n4754 ), 
    .C1(\instant1/n2030 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n57 ), .C0(\instant1/n26_adj_336 ), .B0(\instant1/n11204 ), 
    .A0(\instant1/n39 ), .F0(\instant1/n40_adj_323 ), .F1(\instant1/n57 ));
  instant1_SLICE_516 \instant1/SLICE_516 ( .D1(\instant1/n2085 ), 
    .C1(\instant1/n1351 ), .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), 
    .D0(\instant1/n11347 ), .C0(\instant1/n1385 ), .B0(\instant1/n11343 ), 
    .A0(\instant1/n60_adj_334 ), .F0(\instant1/n2406 ), .F1(\instant1/n11347 ));
  instant1_SLICE_517 \instant1/SLICE_517 ( .D1(\instant1/n3299 ), 
    .C1(\instant1/n1625 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3158 ), .C0(\instant1/n1591 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3299 ), .F1(\instant1/n3437 ));
  instant1_SLICE_518 \instant1/SLICE_518 ( .B1(\instant1/n4286 ), 
    .A1(\instant1/n22_adj_343 ), .D0(\instant1/n11261 ), .C0(\instant1/n2038 ), 
    .B0(\instant1/n25 ), .A0(\instant1/n4762 ), .F0(\instant1/n23 ), 
    .F1(\instant1/n11261 ));
  instant1_SLICE_519 \instant1/SLICE_519 ( .C1(\instant1/n4768 ), 
    .B1(\instant1/n4760 ), .A1(\instant1/n4759 ), .D0(\instant1/n4654 ), 
    .C0(\instant1/n2001 ), .B0(\instant1/n11270 ), .A0(\instant1/n24 ), 
    .F0(\instant1/n4759 ), .F1(\instant1/n32_adj_354 ));
  instant1_SLICE_520 \instant1/SLICE_520 ( .C1(\instant1/n1357 ), 
    .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), .D0(\instant1/n2253 ), 
    .C0(\instant1/n1391 ), .B0(\instant1/n11343 ), .A0(\instant1/n60_adj_334 ), 
    .F0(\instant1/n2412 ), .F1(\instant1/n2253 ));
  instant1_SLICE_521 \instant1/SLICE_521 ( .D1(\instant1/n4760 ), 
    .C1(\instant1/n2036 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n4655 ), .C0(\instant1/n2002 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4760 ), .F1(\instant1/n45 ));
  instant1_SLICE_522 \instant1/SLICE_522 ( .D1(\instant1/n4771 ), 
    .C1(\instant1/n2047 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n11261 ), .C0(\instant1/n2048 ), .B0(\instant1/n23_adj_341 ), 
    .A0(\instant1/n4772 ), .F0(\instant1/n26_adj_336 ), 
    .F1(\instant1/n23_adj_341 ));
  instant1_SLICE_523 \instant1/SLICE_523 ( .C1(\instant1/n1347 ), 
    .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), 
    .D0(\instant1/n60_adj_334 ), .C0(\instant1/n1382 ), .B0(\instant1/n11348 ), 
    .A0(\instant1/n2244 ), .F0(\instant1/n2403 ), .F1(\instant1/n11348 ));
  instant1_SLICE_524 \instant1/SLICE_524 ( .D1(\instant1/n1228 ), 
    .C1(lumdivision_3), .B1(lumdivision_4), .A1(\instant1/n11378 ), 
    .C0(\instant1/n11734 ), .B0(lumdivision_2), .A0(lumdivision_0), 
    .M1(\instant1/lumDN_2 ), .M0(\instant1/lumDN_1 ), .LSR(lumDN_c), 
    .CLK(clk_c), .F0(\instant1/n1228 ), .Q0(\instant1/lumDN_2 ), 
    .F1(\instant1/n10561 ), .Q1(\instant1/lumDN_3 ));
  instant1_SLICE_525 \instant1/SLICE_525 ( .D1(\instant1/n28_adj_345 ), 
    .C1(\instant1/n36_adj_348 ), .B1(\instant1/n40_adj_347 ), 
    .A1(\instant1/n27 ), .C0(\instant1/n2057 ), .B0(\instant1/n4286 ), 
    .A0(\instant1/n22_adj_343 ), .F0(\instant1/n3 ), .F1(\instant1/n4286 ));
  instant1_SLICE_526 \instant1/SLICE_526 ( .D1(\instant1/n4780 ), 
    .C1(\instant1/n2056 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n24 ), .C0(\instant1/n2022 ), .B0(\instant1/n10188 ), 
    .A0(\instant1/n38_adj_338 ), .F0(\instant1/n4780 ), .F1(\instant1/n4882 ));
  instant1_SLICE_527 \instant1/SLICE_527 ( .D1(\instant1/n2088 ), 
    .C1(\instant1/n1354 ), .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), 
    .C0(lumdivision_3), .B0(lumdivision_4), .A0(\instant1/n11346 ), 
    .F0(\instant1/n48_adj_344 ), .F1(\instant1/n11346 ));
  instant1_SLICE_528 \instant1/SLICE_528 ( .D1(\instant1/n4764 ), 
    .C1(\instant1/n2040 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n4659 ), .C0(\instant1/n2006 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4764 ), .F1(\instant1/n37 ));
  instant1_SLICE_529 \instant1/SLICE_529 ( .D1(\instant1/n4658 ), 
    .C1(\instant1/n2005 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4763 ), .C0(\instant1/n11269 ), .B0(\instant1/n1998 ), 
    .A0(\instant1/n4651 ), .F0(\instant1/n27 ), .F1(\instant1/n4763 ));
  instant1_SLICE_530 \instant1/SLICE_530 ( .D1(\instant1/n3297 ), 
    .C1(\instant1/n1623 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3156 ), .C0(\instant1/n1589 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3297 ), .F1(\instant1/n3435 ));
  instant1_SLICE_531 \instant1/SLICE_531 ( .D1(\instant1/n4649 ), 
    .C1(\instant1/n1996 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4754 ), .C0(\instant1/n11269 ), .B0(\instant1/n1995 ), 
    .A0(\instant1/n4648 ), .F0(\instant1/n28_adj_345 ), .F1(\instant1/n4754 ));
  instant1_SLICE_532 \instant1/SLICE_532 ( .D1(\instant1/n11352 ), 
    .C1(\instant1/n1353 ), .B1(\instant1/n11354 ), .A1(\instant1/n62_adj_358 ), 
    .C0(lumdivision_6), .B0(\instant1/n2248 ), .A0(\instant1/n2249 ), 
    .F0(\instant1/n11345 ), .F1(\instant1/n2249 ));
  instant1_SLICE_533 \instant1/SLICE_533 ( .D1(\instant1/n4762 ), 
    .C1(\instant1/n24_adj_357 ), .B1(\instant1/n34_adj_356 ), 
    .A1(\instant1/n4764 ), .D0(\instant1/n4657 ), .C0(\instant1/n2004 ), 
    .B0(\instant1/n11270 ), .A0(\instant1/n24 ), .F0(\instant1/n4762 ), 
    .F1(\instant1/n38_adj_353 ));
  instant1_SLICE_534 \instant1/SLICE_534 ( .D1(\instant1/n2875 ), 
    .C1(\instant1/n1531 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .C0(\instant1/n1497 ), .B0(\instant1/n11322 ), .A0(\instant1/n54 ), 
    .F0(\instant1/n2875 ), .F1(\instant1/n3022 ));
  instant1_SLICE_535 \instant1/SLICE_535 ( .C1(\instant1/n11358 ), 
    .B1(\instant1/n1317 ), .A1(\instant1/n1920 ), .D0(\instant1/n54_adj_351 ), 
    .C0(\instant1/n11349 ), .B0(\instant1/n1351 ), .A0(\instant1/n2085 ), 
    .F0(\instant1/n4_adj_352 ), .F1(\instant1/n2085 ));
  instant1_SLICE_536 \instant1/SLICE_536 ( .C1(\instant1/btn_2 ), 
    .B1(\instant1/n11418 ), .A1(\instant1/n11417 ), .C0(\instant1/lumUP_1 ), 
    .B0(\instant1/lumUP_3 ), .A0(\instant1/lumUP_2 ), .F0(\instant1/btn_2 ), 
    .F1(\instant1/n11012 ));
  instant1_SLICE_537 \instant1/SLICE_537 ( .D1(\instant1/n4646 ), 
    .C1(\instant1/n1993 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4751 ), .C0(\instant1/n32_adj_354 ), 
    .B0(\instant1/n38_adj_353 ), .A0(\instant1/n4755 ), 
    .F0(\instant1/n40_adj_347 ), .F1(\instant1/n4751 ));
  instant1_SLICE_538 \instant1/SLICE_538 ( .D1(\instant1/n62 ), 
    .C1(\instant1/n5582 ), .B1(n11743), .A1(lumdivision_6), 
    .D0(\instant1/n62_adj_355 ), .C0(\instant1/n11735 ), 
    .B0(\instant1/n62_adj_342 ), .A0(\instant1/n11742 ), .F0(\instant1/n5582 ), 
    .F1(\instant1/count_flag_N_160_26 ));
  instant1_SLICE_539 \instant1/SLICE_539 ( .D1(\instant1/n4666 ), 
    .C1(\instant1/n2013 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4757 ), .C0(\instant1/n4767 ), .B0(\instant1/n4758 ), 
    .A0(\instant1/n4771 ), .F0(\instant1/n36_adj_348 ), .F1(\instant1/n4771 ));
  instant1_SLICE_540 \instant1/SLICE_540 ( .B1(lumdivision_9), 
    .A1(lumdivision_6), .D0(lumdivision_0), .C0(\instant1/n11735 ), 
    .B0(\instant1/n62_adj_342 ), .A0(lumdivision_4), .F0(\instant1/n11379 ), 
    .F1(\instant1/n11735 ));
  instant1_SLICE_541 \instant1/SLICE_541 ( .D1(\instant1/n11734 ), 
    .C1(\instant1/n11396 ), .B1(\instant1/n11391 ), .A1(\instant1/n11740 ), 
    .D0(\instant1/n11742 ), .C0(\instant1/n62_adj_342 ), .B0(lumdivision_9), 
    .A0(lumdivision_6), .F0(\instant1/n11734 ), .F1(\instant1/n11380 ));
  instant1_SLICE_542 \instant1/SLICE_542 ( .D1(\instant1/n4656 ), 
    .C1(\instant1/n2003 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4761 ), .C0(\instant1/n2037 ), .B0(\instant1/n4286 ), 
    .A0(\instant1/n22_adj_343 ), .F0(\instant1/n43 ), .F1(\instant1/n4761 ));
  instant1_SLICE_543 \instant1/SLICE_543 ( .D1(\instant1/n4660 ), 
    .C1(\instant1/n2007 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4765 ), .C0(\instant1/n4769 ), .B0(\instant1/n4766 ), 
    .A0(\instant1/n4770 ), .F0(\instant1/n34_adj_356 ), .F1(\instant1/n4765 ));
  instant1_SLICE_544 \instant1/SLICE_544 ( .D1(\instant1/n4672 ), 
    .C1(\instant1/n2019 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .C0(\instant1/n11740 ), .B0(lumdivision_4), .A0(\instant1/n11268 ), 
    .F0(\instant1/n10_adj_329 ), .F1(\instant1/n11268 ));
  instant1_SLICE_545 \instant1/SLICE_545 ( .D1(\instant1/n1313 ), 
    .C1(\instant1/n62_adj_391 ), .B1(n11743), .A1(\instant1/n11364 ), 
    .D0(\instant1/n11353 ), .C0(\instant1/n1350 ), .B0(\instant1/n11354 ), 
    .A0(\instant1/n62_adj_358 ), .F0(\instant1/n2246 ), .F1(\instant1/n11354 ));
  instant1_SLICE_546 \instant1/SLICE_546 ( .D1(\instant1/n4757 ), 
    .C1(\instant1/n2033 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n4652 ), .C0(\instant1/n1999 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4757 ), .F1(\instant1/n51 ));
  instant1_SLICE_547 \instant1/SLICE_547 ( .D1(\instant1/n62_adj_391 ), 
    .C1(\instant1/n1322 ), .B1(n11743), .A1(\instant1/n11364 ), 
    .D0(\instant1/n2090 ), .C0(\instant1/n1356 ), .B0(\instant1/n11354 ), 
    .A0(\instant1/n62_adj_358 ), .F0(\instant1/n2252 ), .F1(\instant1/n2090 ));
  instant1_SLICE_548 \instant1/SLICE_548 ( .B1(\instant1/n4662 ), 
    .A1(\instant1/n4663 ), .D0(\instant1/n14_adj_371 ), 
    .C0(\instant1/n20_adj_370 ), .B0(\instant1/n13_adj_369 ), 
    .A0(\instant1/n21 ), .F0(\instant1/n38_adj_338 ), 
    .F1(\instant1/n14_adj_371 ));
  instant1_SLICE_549 \instant1/SLICE_549 ( .C1(\instant1/n11358 ), 
    .B1(\instant1/n1319 ), .A1(\instant1/n1922 ), .C0(lumdivision_3), 
    .B0(lumdivision_4), .A0(\instant1/n11352 ), .F0(\instant1/n50_adj_376 ), 
    .F1(\instant1/n11352 ));
  instant1_SLICE_550 \instant1/SLICE_550 ( .C1(\instant1/n11358 ), 
    .B1(\instant1/n1318 ), .A1(\instant1/n11362 ), .C0(lumdivision_6), 
    .B0(\instant1/n2085 ), .A0(\instant1/n2086 ), .F0(\instant1/n11351 ), 
    .F1(\instant1/n2086 ));
  instant1_SLICE_551 \instant1/SLICE_551 ( .B1(\instant1/n4660 ), 
    .A1(\instant1/n4656 ), .D0(\instant1/n4658 ), .C0(\instant1/n12_adj_380 ), 
    .B0(\instant1/n4659 ), .A0(\instant1/n13_adj_379 ), .F0(\instant1/n10188 ), 
    .F1(\instant1/n12_adj_380 ));
  instant1_SLICE_552 \instant1/SLICE_552 ( .D1(\instant1/n1751 ), 
    .C1(\instant1/n1282 ), .B1(n11743), .A1(\instant1/n64 ), 
    .C0(\instant1/n11358 ), .B0(\instant1/n1316 ), .A0(\instant1/n1919 ), 
    .F0(\instant1/n11353 ), .F1(\instant1/n1919 ));
  instant1_SLICE_553 \instant1/SLICE_553 ( .D1(\instant1/n3303 ), 
    .C1(\instant1/n1629 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n11306 ), .C0(\instant1/n1595 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3303 ), .F1(\instant1/n3441 ));
  instant1_SLICE_554 \instant1/SLICE_554 ( .D1(\instant1/n11368 ), 
    .C1(\instant1/n1283 ), .B1(n11743), .A1(\instant1/n64 ), 
    .C0(lumdivision_6), .B0(\instant1/n1919 ), .A0(\instant1/n1920 ), 
    .F0(\instant1/n11360 ), .F1(\instant1/n1920 ));
  instant1_SLICE_555 \instant1/SLICE_555 ( .D1(\instant1/n11313 ), 
    .C1(\instant1/n1560 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .D0(\instant1/n3161 ), .C0(\instant1/n1594 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3302 ), .F1(\instant1/n3161 ));
  instant1_SLICE_556 \instant1/SLICE_556 ( .D1(\instant1/n3305 ), 
    .C1(\instant1/n1631 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3164 ), .C0(\instant1/n1597 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3305 ), .F1(\instant1/n3443 ));
  instant1_SLICE_557 \instant1/SLICE_557 ( .D1(\instant1/n1581 ), 
    .C1(\instant1/n1249 ), .B1(lumdivision_9), .A1(\instant1/n64_adj_409 ), 
    .C0(\instant1/n11740 ), .B0(lumdivision_4), .A0(\instant1/n11368 ), 
    .F0(\instant1/n54_adj_416 ), .F1(\instant1/n11368 ));
  instant1_SLICE_558 \instant1/SLICE_558 ( .D1(\instant1/n3306 ), 
    .C1(\instant1/n1632 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n11305 ), .C0(\instant1/n1598 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3306 ), .F1(\instant1/n3444 ));
  instant1_SLICE_559 \instant1/SLICE_559 ( .B1(\instant1/n4439 ), 
    .A1(\instant1/n4440 ), .D0(\instant1/n4442 ), .C0(\instant1/n12_adj_419 ), 
    .B0(\instant1/n4438 ), .A0(\instant1/n15_adj_418 ), .F0(\instant1/n18 ), 
    .F1(\instant1/n12_adj_419 ));
  instant1_SLICE_560 \instant1/SLICE_560 ( .D1(\instant1/n62_adj_410 ), 
    .C1(\instant1/n11374 ), .B1(\instant1/n1211 ), .A1(\instant1/n1403 ), 
    .B0(lumdivision_9), .A0(\instant1/n64_adj_409 ), .F0(\instant1/n11369 ), 
    .F1(\instant1/n64_adj_409 ));
  instant1_SLICE_561 \instant1/SLICE_561 ( .D1(\instant1/n4770 ), 
    .C1(\instant1/n2046 ), .B1(\instant1/n4286 ), .A1(\instant1/n22_adj_343 ), 
    .D0(\instant1/n4665 ), .C0(\instant1/n2012 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4770 ), .F1(\instant1/n25 ));
  instant1_SLICE_562 \instant1/SLICE_562 ( .D1(\instant1/n1404 ), 
    .C1(\instant1/n1212 ), .B1(n11743), .A1(\instant1/n64_adj_411 ), 
    .D0(\instant1/n1578 ), .C0(\instant1/n1246 ), .B0(lumdivision_9), 
    .A0(\instant1/n64_adj_409 ), .F0(\instant1/n1749 ), .F1(\instant1/n1578 ));
  instant1_SLICE_563 \instant1/SLICE_563 ( .B1(count_flag_N_192), 
    .A1(\instant1/lumcnt_9__N_123 ), .D0(\instant1/count_flag ), 
    .C0(\instant1/count_flag_N_159 ), .B0(\instant1/n35 ), 
    .A0(\instant1/n7_adj_420 ), .F0(\instant1/clk_c_enable_17 ), 
    .F1(\instant1/n35 ));
  instant1_SLICE_564 \instant1/SLICE_564 ( .B1(\instant1/n30_adj_367 ), 
    .A1(\instant1/n29 ), .D0(\instant1/n4208 ), .C0(\instant1/n12_adj_422 ), 
    .B0(\instant1/n4209 ), .A0(\instant1/n13_adj_421 ), 
    .F0(\instant1/n30_adj_367 ), .F1(\instant1/n4291 ));
  instant1_SLICE_565 \instant1/SLICE_565 ( .D1(\instant1/n3308 ), 
    .C1(\instant1/n1634 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n3167 ), .C0(\instant1/n1600 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3308 ), .F1(\instant1/n11295 ));
  instant1_SLICE_566 \instant1/SLICE_566 ( .B1(\instant1/n4196 ), 
    .A1(\instant1/n4197 ), .D0(\instant1/n4199 ), .C0(\instant1/n10_adj_424 ), 
    .B0(\instant1/n14_adj_423 ), .A0(\instant1/n4211 ), .F0(\instant1/n29 ), 
    .F1(\instant1/n10_adj_424 ));
  instant1_SLICE_567 \instant1/SLICE_567 ( .D1(\instant1/n50_adj_405 ), 
    .C1(\instant1/n1567 ), .B1(\instant1/n11309 ), .A1(\instant1/n10192 ), 
    .D0(\instant1/n3168 ), .C0(\instant1/n1601 ), .B0(\instant1/n11302 ), 
    .A0(\instant1/n48_adj_316 ), .F0(\instant1/n3309 ), .F1(\instant1/n3168 ));
  instant1_SLICE_568 \instant1/SLICE_568 ( .D1(\instant1/n11376 ), 
    .C1(\instant1/n1213 ), .B1(lumdivision_9), .A1(\instant1/n64_adj_411 ), 
    .C0(lumdivision_6), .B0(\instant1/n1578 ), .A0(\instant1/n1579 ), 
    .F0(\instant1/n11371 ), .F1(\instant1/n1579 ));
  instant1_SLICE_569 \instant1/SLICE_569 ( .C1(\instant1/n4214 ), 
    .B1(\instant1/n26_adj_427 ), .A1(\instant1/n4213 ), .C0(\instant1/n4212 ), 
    .B0(lumdivision_9), .A0(\instant1/n30_adj_372 ), 
    .F0(\instant1/n32_adj_368 ), .F1(\instant1/n30_adj_372 ));
  instant1_SLICE_570 \instant1/SLICE_570 ( .D1(\instant1/n3154 ), 
    .C1(\instant1/n3159 ), .B1(\instant1/n3152 ), .A1(\instant1/n3153 ), 
    .B0(\instant1/n10259 ), .A0(\instant1/n10178 ), .F0(\instant1/n11302 ), 
    .F1(\instant1/n10259 ));
  instant1_SLICE_571 \instant1/SLICE_571 ( .B1(\instant1/n27_adj_374 ), 
    .A1(\instant1/n28_adj_373 ), .D0(\instant1/n4088 ), .C0(\instant1/n4084 ), 
    .B0(\instant1/n11_adj_429 ), .A0(\instant1/n13_adj_428 ), 
    .F0(\instant1/n28_adj_373 ), .F1(\instant1/n4292 ));
  instant1_SLICE_572 \instant1/SLICE_572 ( .B1(\instant1/n4076 ), 
    .A1(\instant1/n4078 ), .D0(\instant1/n4090 ), .C0(\instant1/n10_adj_431 ), 
    .B0(\instant1/n4077 ), .A0(\instant1/n11_adj_430 ), 
    .F0(\instant1/n27_adj_374 ), .F1(\instant1/n10_adj_431 ));
  instant1_SLICE_573 \instant1/SLICE_573 ( .D1(\instant1/n1180 ), 
    .C1(\instant1/n1258 ), .B1(\instant1/n11380 ), .A1(lumdivision_0), 
    .D0(lumdivision_4), .C0(\instant1/n11374 ), .B0(\instant1/n1214 ), 
    .A0(\instant1/n1406 ), .F0(\instant1/n11370 ), .F1(\instant1/n1406 ));
  instant1_SLICE_574 \instant1/SLICE_574 ( .B1(\instant1/n1258 ), 
    .A1(\instant1/n1182 ), .D0(\instant1/n1408 ), .C0(\instant1/n1216 ), 
    .B0(lumdivision_9), .A0(\instant1/n64_adj_411 ), .F0(\instant1/n1582 ), 
    .F1(\instant1/n1408 ));
  instant1_SLICE_575 \instant1/SLICE_575 ( .C1(\instant1/n4093 ), 
    .B1(\instant1/n28_adj_432 ), .A1(\instant1/n4092 ), .C0(\instant1/n4091 ), 
    .B0(lumdivision_9), .A0(\instant1/n32_adj_378 ), 
    .F0(\instant1/n34_adj_375 ), .F1(\instant1/n32_adj_378 ));
  instant1_SLICE_576 \instant1/SLICE_576 ( .B1(\instant1/n25_adj_382 ), 
    .A1(\instant1/n26_adj_381 ), .D0(\instant1/n3961 ), 
    .C0(\instant1/n12_adj_436 ), .B0(\instant1/n3962 ), 
    .A0(\instant1/n13_adj_435 ), .F0(\instant1/n26_adj_381 ), 
    .F1(\instant1/n4300 ));
  instant1_SLICE_577 \instant1/SLICE_577 ( .B1(\instant1/n3964 ), 
    .A1(\instant1/n3965 ), .D0(\instant1/n3954 ), .C0(\instant1/n3966 ), 
    .B0(\instant1/n7_adj_438 ), .A0(\instant1/n9_adj_437 ), 
    .F0(\instant1/n25_adj_382 ), .F1(\instant1/n7_adj_438 ));
  instant1_SLICE_578 \instant1/SLICE_578 ( .C1(\instant1/n3969 ), 
    .B1(\instant1/n30_adj_439 ), .A1(\instant1/n3968 ), .C0(\instant1/n3967 ), 
    .B0(lumdivision_9), .A0(\instant1/n34_adj_384 ), 
    .F0(\instant1/n36_adj_383 ), .F1(\instant1/n34_adj_384 ));
  instant1_SLICE_579 \instant1/SLICE_579 ( .C1(\instant1/n1258 ), 
    .B1(\instant1/n1178 ), .A1(\instant1/n1047 ), .C0(lumdivision_6), 
    .B0(\instant1/n1403 ), .A0(\instant1/n1404 ), .F0(\instant1/n11375 ), 
    .F1(\instant1/n1404 ));
  instant1_SLICE_580 \instant1/SLICE_580 ( .D1(\instant1/n1179 ), 
    .C1(\instant1/n1258 ), .B1(\instant1/n11388 ), .A1(lumdivision_0), 
    .D0(\instant1/n1406 ), .C0(lumdivision_3), .B0(lumdivision_4), 
    .A0(\instant1/n11376 ), .F0(\instant1/n10565 ), .F1(\instant1/n11376 ));
  instant1_SLICE_581 \instant1/SLICE_581 ( .B1(\instant1/n24_adj_385 ), 
    .A1(\instant1/n23_adj_386 ), .D0(\instant1/n3835 ), .C0(\instant1/n3831 ), 
    .B0(\instant1/n11_adj_441 ), .A0(\instant1/n13_adj_440 ), 
    .F0(\instant1/n24_adj_385 ), .F1(\instant1/n4268 ));
  instant1_SLICE_582 \instant1/SLICE_582 ( .B1(\instant1/n3838 ), 
    .A1(\instant1/n3836 ), .D0(\instant1/n6_adj_442 ), .C0(\instant1/n3839 ), 
    .B0(\instant1/n3827 ), .A0(\instant1/n3837 ), .F0(\instant1/n23_adj_386 ), 
    .F1(\instant1/n6_adj_442 ));
  instant1_SLICE_583 \instant1/SLICE_583 ( .C1(\instant1/n3842 ), 
    .B1(\instant1/n32_adj_443 ), .A1(\instant1/n3841 ), .C0(\instant1/n3840 ), 
    .B0(lumdivision_9), .A0(\instant1/n36_adj_392 ), 
    .F0(\instant1/n38_adj_387 ), .F1(\instant1/n36_adj_392 ));
  instant1_SLICE_584 \instant1/SLICE_584 ( .C1(\instant1/frqDN_1 ), 
    .B1(\instant1/frqDN_3 ), .A1(\instant1/frqDN_2 ), 
    .D0(\instant1/frqlevel_2 ), .C0(\instant1/n5279 ), .B0(\instant1/n267 ), 
    .A0(\instant1/n11417 ), .F0(\instant1/n5506 ), .F1(\instant1/n11417 ));
  instant1_SLICE_585 \instant1/SLICE_585 ( .B1(\instant1/n22_adj_393 ), 
    .A1(\instant1/n21_adj_394 ), .D0(\instant1/n3709 ), 
    .C0(\instant1/n10_adj_445 ), .B0(\instant1/n14_adj_444 ), 
    .A0(\instant1/n3698 ), .F0(\instant1/n22_adj_393 ), .F1(\instant1/n4275 ));
  instant1_SLICE_586 \instant1/SLICE_586 ( .D1(\instant1/n3310 ), 
    .C1(\instant1/n1636 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .D0(\instant1/n48_adj_316 ), .C0(\instant1/n1602 ), .B0(\instant1/n10259 ), 
    .A0(\instant1/n10178 ), .F0(\instant1/n3310 ), .F1(\instant1/n3448 ));
  instant1_SLICE_587 \instant1/SLICE_587 ( .C1(\instant1/n3712 ), 
    .B1(\instant1/n34_adj_446 ), .A1(\instant1/n3711 ), .C0(\instant1/n3710 ), 
    .B0(lumdivision_9), .A0(\instant1/n38_adj_396 ), 
    .F0(\instant1/n40_adj_395 ), .F1(\instant1/n38_adj_396 ));
  instant1_SLICE_588 \instant1/SLICE_588 ( .B1(\instant1/n19 ), 
    .A1(\instant1/n20_adj_397 ), .D0(\instant1/n3569 ), 
    .C0(\instant1/n10_adj_448 ), .B0(\instant1/n3576 ), 
    .A0(\instant1/n11_adj_447 ), .F0(\instant1/n20_adj_397 ), 
    .F1(\instant1/n4276 ));
  instant1_SLICE_589 \instant1/SLICE_589 ( .C1(\instant1/n3579 ), 
    .B1(\instant1/n36_adj_449 ), .A1(\instant1/n3578 ), .C0(\instant1/n3577 ), 
    .B0(lumdivision_9), .A0(\instant1/n40_adj_399 ), 
    .F0(\instant1/n42_adj_398 ), .F1(\instant1/n40_adj_399 ));
  instant1_SLICE_590 \instant1/SLICE_590 ( .D1(\instant1/n17 ), 
    .C1(\instant1/n3433 ), .B1(\instant1/n10_adj_452 ), .A1(\instant1/n3431 ), 
    .D0(\instant1/n3432 ), .C0(\instant1/n3440 ), .B0(\instant1/n3439 ), 
    .A0(\instant1/n3438 ), .F0(\instant1/n10_adj_452 ), .F1(\instant1/n4277 ));
  instant1_SLICE_591 \instant1/SLICE_591 ( .C1(\instant1/n3443 ), 
    .B1(\instant1/n38_adj_508 ), .A1(\instant1/n3442 ), .C0(\instant1/n3441 ), 
    .B0(lumdivision_9), .A0(\instant1/n42_adj_404 ), 
    .F0(\instant1/n44_adj_400 ), .F1(\instant1/n42_adj_404 ));
  instant1_SLICE_592 \instant1/SLICE_592 ( .C1(\instant1/n11738 ), 
    .B1(\instant1/n11388 ), .A1(\instant1/n11745 ), .C0(\instant1/n1047 ), 
    .B0(lumdivision_3), .A0(\instant1/n60_adj_453 ), .F0(\instant1/n11382 ), 
    .F1(\instant1/n1047 ));
  instant1_SLICE_593 \instant1/SLICE_593 ( .C1(\instant1/n11738 ), 
    .B1(\instant1/n11388 ), .A1(\instant1/n11745 ), .D0(\instant1/n11734 ), 
    .C0(\instant1/n1047 ), .B0(\instant1/n11740 ), .A0(\instant1/n60_adj_453 ), 
    .F0(\instant1/n11378 ), .F1(\instant1/n60_adj_453 ));
  instant1_SLICE_594 \instant1/SLICE_594 ( .D1(\instant1/n3021 ), 
    .C1(\instant1/n1564 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .C0(lumdivision_3), .B0(lumdivision_4), .A0(\instant1/n11305 ), 
    .F0(\instant1/n36_adj_456 ), .F1(\instant1/n11305 ));
  instant1_SLICE_595 \instant1/SLICE_595 ( .D1(\instant1/n3014 ), 
    .C1(\instant1/n1557 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .D0(\instant1/n3158 ), .C0(\instant1/n3157 ), .B0(\instant1/n3156 ), 
    .A0(\instant1/n3155 ), .F0(\instant1/n10178 ), .F1(\instant1/n3158 ));
  instant1_SLICE_596 \instant1/SLICE_596 ( .D1(\instant1/n11312 ), 
    .C1(\instant1/n1563 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .C0(lumdivision_6), .B0(\instant1/n3163 ), .A0(\instant1/n3164 ), 
    .F0(\instant1/n11304 ), .F1(\instant1/n3164 ));
  instant1_SLICE_597 \instant1/SLICE_597 ( .C1(\instant1/n10622 ), 
    .B1(\instant1/triangle_cnt_15 ), .A1(sawtooth_cnt_15), 
    .D0(\instant1/n10510 ), .C0(\instant1/n11401 ), .B0(\instant1/n11402 ), 
    .A0(\instant1/n11403 ), .F0(\instant1/n10622 ), .F1(\instant1/n10532 ));
  instant1_SLICE_598 \instant1/SLICE_598 ( .B1(\instant1/triangle_cnt_11 ), 
    .A1(sawtooth_cnt_11), .D0(\instant1/n10495 ), .C0(\instant1/n11405 ), 
    .B0(\instant1/n11406 ), .A0(\instant1/n11407 ), .F0(\instant1/n10510 ), 
    .F1(\instant1/n11407 ));
  instant1_SLICE_599 \instant1/SLICE_599 ( .B1(\instant1/triangle_cnt_8 ), 
    .A1(sawtooth_cnt_8), .D0(\instant1/n10482 ), .C0(\instant1/n11408 ), 
    .B0(\instant1/n11409 ), .A0(\instant1/n11410 ), .F0(\instant1/n10495 ), 
    .F1(\instant1/n11410 ));
  instant1_SLICE_600 \instant1/SLICE_600 ( .B1(\instant1/triangle_cnt_5 ), 
    .A1(sawtooth_cnt_5), .D0(\instant1/n5_adj_461 ), .C0(\instant1/n11411 ), 
    .B0(\instant1/n11412 ), .A0(\instant1/n11414 ), .F0(\instant1/n10482 ), 
    .F1(\instant1/n11414 ));
  instant1_SLICE_601 \instant1/SLICE_601 ( .D1(\instant1/n2865 ), 
    .C1(\instant1/n1521 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n3012 ), .C0(\instant1/n3011 ), .B0(\instant1/n3010 ), 
    .A0(\instant1/n3009 ), .F0(\instant1/n10192 ), .F1(\instant1/n3012 ));
  instant1_SLICE_602 \instant1/SLICE_602 ( .D1(\instant1/n2712 ), 
    .C1(\instant1/n1484 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2863 ), .C0(\instant1/n2862 ), .B0(\instant1/n2861 ), 
    .A0(\instant1/n2866 ), .F0(\instant1/n10180 ), .F1(\instant1/n2862 ));
  instant1_SLICE_603 \instant1/SLICE_603 ( .C1(\instant1/n50_adj_405 ), 
    .B1(\instant1/n11309 ), .A1(\instant1/n10192 ), .D0(lumdivision_4), 
    .C0(\instant1/n11307 ), .B0(\instant1/n1564 ), .A0(\instant1/n3021 ), 
    .F0(\instant1/n11303 ), .F1(\instant1/n11307 ));
  instant1_SLICE_604 \instant1/SLICE_604 ( .D1(\instant1/n11418 ), 
    .C1(\instant1/frqDN_1 ), .B1(\instant1/frqDN_3 ), .A1(\instant1/frqDN_2 ), 
    .D0(\instant1/n5246 ), .C0(\instant1/n6_adj_468 ), .B0(\instant1/n11395 ), 
    .A0(\instant1/n11392 ), .F0(\instant1/n4_adj_469 ), .F1(\instant1/n11392 ));
  instant1_SLICE_605 \instant1/SLICE_605 ( .D1(\instant1/n2871 ), 
    .C1(\instant1/n1527 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n42_adj_472 ), .C0(\instant1/n11307 ), .B0(\instant1/n1561 ), 
    .A0(\instant1/n3018 ), .F0(\instant1/n4_adj_457 ), .F1(\instant1/n3018 ));
  instant1_SLICE_606 \instant1/SLICE_606 ( .D1(\instant1/n2862 ), 
    .C1(\instant1/n1518 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n3009 ), .C0(\instant1/n1552 ), .B0(\instant1/n11308 ), 
    .A0(\instant1/n50_adj_405 ), .F0(\instant1/n3153 ), .F1(\instant1/n3009 ));
  instant1_SLICE_607 \instant1/SLICE_607 ( .D1(\instant1/n2861 ), 
    .C1(\instant1/n1517 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n3008 ), .C0(\instant1/n1551 ), .B0(\instant1/n11308 ), 
    .A0(\instant1/n50_adj_405 ), .F0(\instant1/n3152 ), .F1(\instant1/n3008 ));
  instant1_SLICE_608 \instant1/SLICE_608 ( .D1(\instant1/n18_adj_483 ), 
    .C1(\instant1/n26_adj_482 ), .B1(\instant1/n30_adj_481 ), 
    .A1(\instant1/n17_adj_480 ), .D0(\instant1/count_flag ), 
    .C0(\instant1/count_flag_N_159 ), .B0(\instant1/n35 ), 
    .A0(\instant1/n7_adj_420 ), .F0(\instant1/clk_c_enable_1 ), 
    .F1(\instant1/n7_adj_420 ));
  instant1_SLICE_609 \instant1/SLICE_609 ( .D1(\instant1/n2863 ), 
    .C1(\instant1/n1519 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n3010 ), .C0(\instant1/n1553 ), .B0(\instant1/n11308 ), 
    .A0(\instant1/n50_adj_405 ), .F0(\instant1/n3154 ), .F1(\instant1/n3010 ));
  instant1_SLICE_610 \instant1/SLICE_610 ( .D1(\instant1/lumlevel_2 ), 
    .C1(\instant1/n6_adj_464 ), .B1(\instant1/n11390 ), .A1(\instant1/n11399 ), 
    .C0(\instant1/lumDN_1 ), .B0(\instant1/lumDN_3 ), .A0(\instant1/lumDN_2 ), 
    .F0(\instant1/n11399 ), .F1(\instant1/n5545 ));
  instant1_SLICE_611 \instant1/SLICE_611 ( .B1(\instant1/triangle_cnt_5 ), 
    .A1(\instant1/triangle_cnt_3 ), .D0(\instant1/triangle_cnt_1 ), 
    .C0(\instant1/n22_adj_487 ), .B0(\instant1/n28_adj_486 ), 
    .A0(\instant1/triangle_cnt_8 ), .F0(\instant1/n30_adj_481 ), 
    .F1(\instant1/n22_adj_487 ));
  instant1_SLICE_612 \instant1/SLICE_612 ( .C1(\instant1/triangle_cnt_10 ), 
    .B1(\instant1/triangle_cnt_11 ), .A1(sawtooth_cnt_11), 
    .C0(\instant1/n18_adj_488 ), .B0(\instant1/triangle_cnt_12 ), 
    .A0(sawtooth_cnt_12), .F0(\instant1/n20_adj_475 ), 
    .F1(\instant1/n18_adj_488 ));
  instant1_SLICE_613 \instant1/SLICE_613 ( .D1(\instant1/n10500 ), 
    .C1(\instant1/n11405 ), .B1(\instant1/n11406 ), .A1(\instant1/n11407 ), 
    .C0(\instant1/n10624 ), .B0(\instant1/triangle_cnt_12 ), 
    .A0(sawtooth_cnt_12), .F0(\instant1/n10519 ), .F1(\instant1/n10624 ));
  instant1_SLICE_614 \instant1/SLICE_614 ( .D1(\instant1/n10487 ), 
    .C1(\instant1/n11409 ), .B1(\instant1/n11402 ), .A1(\instant1/n11403 ), 
    .B0(\instant1/triangle_cnt_13 ), .A0(sawtooth_cnt_13), 
    .F0(\instant1/n11402 ), .F1(\instant1/n10677 ));
  instant1_SLICE_615 \instant1/SLICE_615 ( .C1(\instant1/n1532 ), 
    .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), .D0(\instant1/n3023 ), 
    .C0(\instant1/n1566 ), .B0(\instant1/n11308 ), .A0(\instant1/n50_adj_405 ), 
    .F0(\instant1/n3167 ), .F1(\instant1/n3023 ));
  instant1_SLICE_616 \instant1/SLICE_616 ( .C1(\instant1/n14_adj_489 ), 
    .B1(\instant1/triangle_cnt_15 ), .A1(sawtooth_cnt_15), 
    .C0(\instant1/triangle_cnt_13 ), .B0(\instant1/triangle_cnt_14 ), 
    .A0(sawtooth_cnt_14), .F0(\instant1/n14_adj_489 ), 
    .F1(\instant1/n26_adj_477 ));
  instant1_SLICE_617 \instant1/SLICE_617 ( .D1(\instant1/n2866 ), 
    .C1(\instant1/n1522 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .C0(\instant1/n3013 ), .B0(\instant1/n3014 ), .A0(\instant1/n3008 ), 
    .F0(\instant1/n11309 ), .F1(\instant1/n3013 ));
  instant1_SLICE_618 \instant1/SLICE_618 ( .D1(\instant1/n2873 ), 
    .C1(\instant1/n1529 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .C0(lumdivision_3), .B0(lumdivision_4), .A0(\instant1/n11312 ), 
    .F0(\instant1/n38_adj_498 ), .F1(\instant1/n11312 ));
  instant1_SLICE_619 \instant1/SLICE_619 ( .D1(\instant1/n11318 ), 
    .C1(\instant1/n1528 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .C0(lumdivision_6), .B0(\instant1/n3018 ), .A0(\instant1/n3019 ), 
    .F0(\instant1/n11311 ), .F1(\instant1/n3019 ));
  instant1_SLICE_620 \instant1/SLICE_620 ( .C1(\instant1/frqUP_1 ), 
    .B1(\instant1/frqUP_3 ), .A1(\instant1/frqUP_2 ), .D0(\instant1/n11418 ), 
    .C0(\instant1/frqDN_1 ), .B0(\instant1/frqDN_3 ), .A0(\instant1/frqDN_2 ), 
    .F0(\instant1/n5246 ), .F1(\instant1/n11418 ));
  instant1_SLICE_621 \instant1/SLICE_621 ( .D1(\instant1/n52_adj_406 ), 
    .C1(\instant1/n10180 ), .B1(\instant1/n11320 ), .A1(\instant1/n2865 ), 
    .D0(lumdivision_4), .C0(\instant1/n11314 ), .B0(\instant1/n1529 ), 
    .A0(\instant1/n2873 ), .F0(\instant1/n11310 ), .F1(\instant1/n11314 ));
  instant1_SLICE_622 \instant1/SLICE_622 ( .D1(\instant1/n11299 ), 
    .C1(\instant1/n1633 ), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .C0(lumdivision_6), .B0(\instant1/n3444 ), .A0(\instant1/n3445 ), 
    .F0(\instant1/n11293 ), .F1(\instant1/n3445 ));
  instant1_SLICE_623 \instant1/SLICE_623 ( .B1(\instant1/n4278 ), 
    .A1(\instant1/n46_adj_413 ), .D0(lumdivision_4), .C0(\instant1/n11296 ), 
    .B0(\instant1/n1634 ), .A0(\instant1/n3308 ), .F0(\instant1/n11292 ), 
    .F1(\instant1/n11296 ));
  instant1_SLICE_624 \instant1/SLICE_624 ( .C1(\instant1/n4559 ), 
    .B1(\instant1/n20_adj_509 ), .A1(\instant1/n4558 ), .C0(\instant1/n4557 ), 
    .B0(lumdivision_9), .A0(\instant1/n24_adj_496 ), 
    .F0(\instant1/n26_adj_414 ), .F1(\instant1/n24_adj_496 ));
  instant1_SLICE_625 \instant1/SLICE_625 ( .D1(\instant1/n4550 ), 
    .C1(\instant1/n4546 ), .B1(\instant1/n11_adj_520 ), 
    .A1(\instant1/n13_adj_519 ), .B0(\instant1/n35_adj_491 ), 
    .A0(\instant1/n36_adj_490 ), .F0(\instant1/n4288 ), 
    .F1(\instant1/n35_adj_491 ));
  instant1_SLICE_626 \instant1/SLICE_626 ( .C1(\instant1/n4447 ), 
    .B1(\instant1/n22_adj_510 ), .A1(\instant1/n4446 ), .C0(\instant1/n4445 ), 
    .B0(lumdivision_9), .A0(\instant1/n26_adj_500 ), 
    .F0(\instant1/n28_adj_415 ), .F1(\instant1/n26_adj_500 ));
  instant1_SLICE_627 \instant1/SLICE_627 ( .B1(\instant1/n4437 ), 
    .A1(\instant1/n4433 ), .D0(\instant1/n4435 ), .C0(\instant1/n12_adj_513 ), 
    .B0(\instant1/n4436 ), .A0(\instant1/n13_adj_512 ), 
    .F0(\instant1/n33_adj_497 ), .F1(\instant1/n12_adj_513 ));
  instant1_SLICE_628 \instant1/SLICE_628 ( .B1(\instant1/n4538 ), 
    .A1(\instant1/n4540 ), .D0(\instant1/n4541 ), .C0(\instant1/n16_adj_516 ), 
    .B0(\instant1/n20_adj_515 ), .A0(\instant1/n4554 ), 
    .M1(\instant1/frqDN_2 ), .M0(\instant1/frqDN_1 ), .LSR(frqDN_c), 
    .CLK(clk_c), .F0(\instant1/n36_adj_490 ), .Q0(\instant1/frqDN_2 ), 
    .F1(\instant1/n16_adj_516 ), .Q1(\instant1/frqDN_3 ));
  instant1_SLICE_629 \instant1/SLICE_629 ( .B1(\instant1/n4552 ), 
    .A1(\instant1/n4553 ), .D0(\instant1/n4556 ), .C0(\instant1/n4539 ), 
    .B0(\instant1/n13_adj_518 ), .A0(\instant1/n17_adj_517 ), 
    .F0(\instant1/n20_adj_515 ), .F1(\instant1/n13_adj_518 ));
  instant1_SLICE_630 \instant1/SLICE_630 ( .D1(\instant1/n2715 ), 
    .C1(\instant1/n1487 ), .B1(\instant1/n11322 ), .A1(\instant1/n54 ), 
    .D0(\instant1/n2865 ), .C0(\instant1/n11321 ), .B0(\instant1/n1486 ), 
    .A0(\instant1/n2714 ), .F0(\instant1/n9_adj_408 ), .F1(\instant1/n2865 ));
  instant2_SLICE_631 \instant2/SLICE_631 ( .D1(column_c_1), .C1(column_c_2), 
    .B1(column_c_0), .A1(column_c_3), .C0(\instant2/n10251 ), 
    .B0(\instant2/n10216 ), .A0(\instant2/n582 ), .F0(\instant2/n10303 ), 
    .F1(\instant2/n10251 ));
  instant2_SLICE_632 \instant2/SLICE_632 ( .C1(key_code_2), .B1(key_code_3), 
    .A1(row_c_0), .D0(key_code_4), .C0(key_code_0), .B0(\instant2/n11182 ), 
    .A0(\instant2/n11183 ), .F0(\instant2/n11260 ), .F1(\instant2/n11182 ));
  instant2_SLICE_633 \instant2/SLICE_633 ( .D1(\instant2/n10216 ), 
    .C1(column_c_3), .B1(column_c_2), .A1(column_c_1), .D0(\instant2/n561 ), 
    .C0(\instant2/n10303 ), .B0(\instant2/n10653 ), .A0(\instant2/n11389 ), 
    .F0(\instant2/clk1_enable_5 ), .F1(\instant2/n11389 ));
  instant2_SLICE_634 \instant2/SLICE_634 ( .B1(\instant2/n5 ), 
    .A1(\instant2/clk1 ), .D0(\instant2/n10308 ), .C0(\instant2/n6_adj_282 ), 
    .B0(\instant2/n7_adj_283 ), .A0(\instant2/n4 ), .F0(\instant2/n4482 ), 
    .F1(\instant2/n10308 ));
  instant2_SLICE_635 \instant2/SLICE_635 ( .D1(\instant2/n12 ), 
    .C1(\instant2/n3 ), .B1(\instant2/n15 ), .A1(\instant2/n9 ), 
    .D0(\instant2/n18 ), .C0(\instant2/n17 ), .B0(\instant2/n10 ), 
    .A0(\instant2/n19 ), .F0(\instant2/n7_adj_283 ), .F1(\instant2/n18 ));
  instant2_SLICE_636 \instant2/SLICE_636 ( .D1(row_c_3), .C1(row_c_2), 
    .B1(\instant2/n6_adj_286 ), .A1(\instant2/n10251 ), .C0(\instant2/n582 ), 
    .B0(\instant2/n561 ), .A0(\instant2/n11389 ), .F0(\instant2/n6 ), 
    .F1(\instant2/n561 ));
  instant2_SLICE_637 \instant2/SLICE_637 ( .B1(column_c_2), .A1(column_c_1), 
    .D0(row_c_2), .C0(\instant2/n11251 ), .B0(\instant2/n11416 ), 
    .A0(\instant2/n8740 ), .F0(\instant2/n582 ), .F1(\instant2/n11416 ));
  instant2_SLICE_638 \instant2/SLICE_638 ( .B1(column_c_0), .A1(column_c_3), 
    .D0(\instant2/n11400 ), .C0(row_c_1), .B0(row_c_0), .A0(row_c_3), 
    .F0(\instant2/n8740 ), .F1(\instant2/n11400 ));
  instant2_SLICE_639 \instant2/SLICE_639 ( .D1(row_c_2), .C1(row_c_3), 
    .B1(row_c_1), .A1(row_c_0), .D0(column_c_0), .C0(\instant2/n11416 ), 
    .B0(column_c_3), .A0(\instant2/n10216 ), .F0(\instant2/n5533 ), 
    .F1(\instant2/n10216 ));
  instant2_SLICE_640 \instant2/SLICE_640 ( .D1(\instant2/n6_adj_286 ), 
    .C1(\instant2/n10996 ), .B1(column_c_2), .A1(column_c_1), .B0(row_c_0), 
    .A0(row_c_1), .F0(\instant2/n6_adj_286 ), .F1(\instant2/n11393 ));
  instant2_SLICE_641 \instant2/SLICE_641 ( .D1(\instant2/n10_adj_288 ), 
    .C1(\instant2/n11416 ), .B1(row_c_1), .A1(row_c_2), .C0(row_c_3), 
    .B0(column_c_0), .A0(column_c_3), .F0(\instant2/n10_adj_288 ), 
    .F1(\instant2/n8_adj_289 ));
  instant1_SLICE_642 \instant1/SLICE_642 ( .D1(\instant1/btn_2 ), 
    .C1(\instant1/lumDN_1 ), .B1(\instant1/lumDN_3 ), .A1(\instant1/lumDN_2 ), 
    .D0(\instant1/btn_2 ), .C0(\instant1/lumDN_1 ), .B0(\instant1/lumDN_3 ), 
    .A0(\instant1/lumDN_2 ), .F0(\instant1/n6_adj_468 ), 
    .F1(\instant1/n11395 ));
  SLICE_643 SLICE_643( .C1(key_code_2), .B1(key_code_1), .A1(key_code_0), 
    .C0(key_code_0), .B0(key_code_1), .A0(key_code_2), .F0(n10165), 
    .F1(\instant2/n6_adj_285 ));
  instant1_SLICE_644 \instant1/SLICE_644 ( .D1(sawtooth_cnt_6), 
    .C1(\instant1/triangle_cnt_6 ), .B1(\instant1/triangle_cnt_5 ), 
    .A1(sawtooth_cnt_5), .C0(\instant1/triangle_cnt_5 ), 
    .B0(\instant1/triangle_cnt_6 ), .A0(sawtooth_cnt_6), 
    .F0(\instant1/n10_adj_495 ), .F1(\instant1/n10487 ));
  instant1_SLICE_645 \instant1/SLICE_645 ( .D1(sawtooth_cnt_8), 
    .C1(\instant1/triangle_cnt_8 ), .B1(\instant1/triangle_cnt_4 ), 
    .A1(sawtooth_cnt_4), .C0(\instant1/triangle_cnt_4 ), 
    .B0(\instant1/triangle_cnt_8 ), .A0(sawtooth_cnt_8), 
    .F0(\instant1/n8_adj_494 ), .F1(\instant1/n10500 ));
  instant1_SLICE_646 \instant1/SLICE_646 ( .D1(\instant1/n267 ), 
    .C1(\instant1/frqDN_1 ), .B1(\instant1/frqDN_3 ), .A1(\instant1/frqDN_2 ), 
    .D0(\instant1/n10994 ), .C0(\instant1/frqDN_1 ), .B0(\instant1/frqDN_3 ), 
    .A0(\instant1/frqDN_2 ), .F0(\instant1/n11390 ), .F1(\instant1/n788 ));
  instant1_SLICE_647 \instant1/SLICE_647 ( .D1(\instant1/n1637 ), 
    .C1(frqnum_12), .B1(\instant1/n4278 ), .A1(\instant1/n46_adj_413 ), 
    .C0(\instant1/n1637 ), .B0(\instant1/n4278 ), .A0(\instant1/n46_adj_413 ), 
    .F0(\instant1/n11294 ), .F1(\instant1/n10295 ));
  SLICE_648 SLICE_648( .D1(key_code_2), .C1(key_code_3), .B1(key_code_1), 
    .A1(row_c_0), .B0(key_code_1), .A0(key_code_2), .F0(n11413), 
    .F1(\instant2/n11183 ));
  SLICE_649 SLICE_649( .D1(sawtooth_cnt_13), .C1(\instant1/triangle_cnt_13 ), 
    .B1(\instant1/triangle_cnt_14 ), .A1(sawtooth_cnt_14), 
    .D0(sawtooth_cnt_14), .C0(sawtooth_cnt_13), .B0(sawtooth_cnt_15), 
    .A0(n675), .F0(sawtooth_cnt_15__N_102), .F1(\instant1/n10536 ));
  instant1_SLICE_650 \instant1/SLICE_650 ( .D1(\instant1/n4661 ), 
    .C1(\instant1/n2008 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4651 ), .C0(\instant1/n1998 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n11265 ), .F1(\instant1/n4766 ));
  instant1_SLICE_651 \instant1/SLICE_651 ( .C1(\instant1/n1427 ), 
    .B1(\instant1/n11336 ), .A1(\instant1/n58_adj_311 ), 
    .D0(\instant1/n11341 ), .C0(\instant1/n1415 ), .B0(\instant1/n11336 ), 
    .A0(\instant1/n58_adj_311 ), .F0(\instant1/n11334 ), .F1(\instant1/n2570 ));
  instant1_SLICE_652 \instant1/SLICE_652 ( .D1(\instant1/n4647 ), 
    .C1(\instant1/n1994 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4663 ), .C0(\instant1/n2010 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4768 ), .F1(\instant1/n11267 ));
  instant1_SLICE_653 \instant1/SLICE_653 ( .C1(lumdivision_3), 
    .B1(lumdivision_4), .A1(\instant1/n11318 ), .C0(lumdivision_3), 
    .B0(lumdivision_4), .A0(\instant1/n11325 ), .F0(\instant1/n42_adj_359 ), 
    .F1(\instant1/n40_adj_433 ));
  instant1_SLICE_654 \instant1/SLICE_654 ( .D1(\instant1/n4668 ), 
    .C1(\instant1/n2015 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4653 ), .C0(\instant1/n2000 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4758 ), .F1(\instant1/n4773 ));
  instant1_SLICE_655 \instant1/SLICE_655 ( .D1(\instant1/n4650 ), 
    .C1(\instant1/n1997 ), .B1(\instant1/n11270 ), .A1(\instant1/n24 ), 
    .D0(\instant1/n4662 ), .C0(\instant1/n2009 ), .B0(\instant1/n11270 ), 
    .A0(\instant1/n24 ), .F0(\instant1/n4767 ), .F1(\instant1/n4755 ));
  instant1_SLICE_656 \instant1/SLICE_656 ( .C1(lumdivision_3), 
    .B1(lumdivision_4), .A1(\instant1/n11295 ), .C0(lumdivision_3), 
    .B0(lumdivision_4), .A0(\instant1/n4671 ), .F0(\instant1/n12_adj_349 ), 
    .F1(\instant1/n32_adj_501 ));
  instant1_SLICE_657 \instant1/SLICE_657 ( .C1(lumdivision_3), 
    .B1(lumdivision_4), .A1(\instant1/n3582 ), .C0(lumdivision_3), 
    .B0(lumdivision_4), .A0(\instant1/n11362 ), .F0(\instant1/n52_adj_403 ), 
    .F1(\instant1/n30_adj_492 ));
  instant1_SLICE_658 \instant1/SLICE_658 ( .C1(\instant1/n11740 ), 
    .B1(lumdivision_4), .A1(\instant1/n3715 ), .C0(\instant1/n11740 ), 
    .B0(lumdivision_4), .A0(\instant1/n11373 ), .F0(\instant1/n56_adj_425 ), 
    .F1(\instant1/n28_adj_484 ));
  instant1_SLICE_659 \instant1/SLICE_659 ( .C1(\instant1/n11740 ), 
    .B1(lumdivision_4), .A1(\instant1/n3845 ), .C0(\instant1/n11740 ), 
    .B0(lumdivision_4), .A0(\instant1/n4562 ), .F0(\instant1/n14_adj_401 ), 
    .F1(\instant1/n26_adj_478 ));
  instant1_SLICE_660 \instant1/SLICE_660 ( .C1(\instant1/n11734 ), 
    .B1(lumdivision_0), .A1(\instant1/n11388 ), .D0(\instant1/n1181 ), 
    .C0(\instant1/n1258 ), .B0(\instant1/n11734 ), .A0(lumdivision_0), 
    .F0(\instant1/n1407 ), .F1(\instant1/n11377 ));
  instant1_SLICE_661 \instant1/SLICE_661 ( .C1(\instant1/n11740 ), 
    .B1(lumdivision_4), .A1(\instant1/n3972 ), .C0(\instant1/n11740 ), 
    .B0(lumdivision_4), .A0(\instant1/n4450 ), .F0(\instant1/n16_adj_450 ), 
    .F1(\instant1/n24_adj_473 ));
  instant1_SLICE_662 \instant1/SLICE_662 ( .D1(lumdivision_3), 
    .C1(lumdivision_2), .B1(\instant1/n11735 ), .A1(lumdivision_4), 
    .C0(lumdivision_3), .B0(lumdivision_4), .A0(\instant1/n4335 ), 
    .F0(\instant1/n18_adj_458 ), .F1(\instant1/n4393 ));
  instant1_SLICE_663 \instant1/SLICE_663 ( .C1(\instant1/n11740 ), 
    .B1(lumdivision_4), .A1(\instant1/n4096 ), .C0(\instant1/n11740 ), 
    .B0(lumdivision_4), .A0(\instant1/n4217 ), .F0(\instant1/n20_adj_465 ), 
    .F1(\instant1/n22_adj_470 ));
  instant1_SLICE_664 \instant1/SLICE_664 ( .D1(\instant1/n3012 ), 
    .C1(\instant1/n1555 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .D0(\instant1/n3018 ), .C0(\instant1/n1561 ), .B0(\instant1/n11308 ), 
    .A0(\instant1/n50_adj_405 ), .F0(\instant1/n11306 ), .F1(\instant1/n3156 ));
  instant1_SLICE_665 \instant1/SLICE_665 ( .D1(\instant1/n3011 ), 
    .C1(\instant1/n1554 ), .B1(\instant1/n11308 ), .A1(\instant1/n50_adj_405 ), 
    .D0(\instant1/n3015 ), .C0(\instant1/n1558 ), .B0(\instant1/n11308 ), 
    .A0(\instant1/n50_adj_405 ), .F0(\instant1/n3159 ), .F1(\instant1/n3155 ));
  instant1_SLICE_666 \instant1/SLICE_666 ( .C1(\instant1/n10677 ), 
    .B1(\instant1/triangle_cnt_15 ), .A1(sawtooth_cnt_15), 
    .B0(\instant1/triangle_cnt_15 ), .A0(sawtooth_cnt_15), 
    .F0(\instant1/n11404 ), .F1(\instant1/n10588 ));
  instant1_SLICE_667 \instant1/SLICE_667 ( .D1(sawtooth_cnt_10), 
    .C1(\instant1/triangle_cnt_10 ), .B1(\instant1/triangle_cnt_11 ), 
    .A1(sawtooth_cnt_11), .B0(\instant1/triangle_cnt_10 ), 
    .A0(sawtooth_cnt_10), .F0(\instant1/n11406 ), .F1(\instant1/n10514 ));
  instant1_SLICE_668 \instant1/SLICE_668 ( .C1(\instant1/triangle_cnt_2 ), 
    .B1(\instant1/triangle_cnt_3 ), .A1(sawtooth_cnt_3), 
    .B0(\instant1/triangle_cnt_3 ), .A0(sawtooth_cnt_3), 
    .F0(\instant1/n11411 ), .F1(\instant1/n6_adj_476 ));
  instant1_SLICE_669 \instant1/SLICE_669 ( .D1(\instant1/n2870 ), 
    .C1(\instant1/n1526 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n44_adj_503 ), .C0(\instant1/n11314 ), .B0(\instant1/n1526 ), 
    .A0(\instant1/n2870 ), .F0(\instant1/n4_adj_460 ), .F1(\instant1/n11313 ));
  instant1_SLICE_670 \instant1/SLICE_670 ( .D1(\instant1/n11319 ), 
    .C1(\instant1/n1525 ), .B1(\instant1/n11315 ), .A1(\instant1/n52_adj_406 ), 
    .D0(\instant1/n2867 ), .C0(\instant1/n1523 ), .B0(\instant1/n11315 ), 
    .A0(\instant1/n52_adj_406 ), .F0(\instant1/n3014 ), .F1(\instant1/n3016 ));
  instant2_SLICE_671 \instant2/SLICE_671 ( .D1(\instant2/n8_adj_289 ), 
    .C1(column_c_3), .B1(column_c_0), .A1(row_c_0), .C0(column_c_3), 
    .B0(column_c_0), .A0(row_c_2), .F0(\instant2/n3605 ), 
    .F1(\instant2/n10675 ));
  SLICE_672 SLICE_672( .B1(lumdivision_9), .A1(\instant1/n64_adj_411 ), 
    .A0(lumdivision_9), .F0(n2299), .F1(\instant1/n11374 ));
  SLICE_673 SLICE_673( .C1(lumdivision_6), .B1(\instant1/n2870 ), 
    .A1(\instant1/n2871 ), .A0(lumdivision_6), .F0(n1463), 
    .F1(\instant1/n11317 ));
  SLICE_674 SLICE_674( .C1(lumdivision_4), .B1(n11743), .A1(lumdivision_6), 
    .A0(lumdivision_4), .F0(n1638), .F1(\instant1/n11391 ));
  SLICE_675 SLICE_675( .B1(lumdivision_2), .A1(lumdivision_0), 
    .A0(lumdivision_2), .F0(n926), .F1(\instant1/n11384 ));
  SLICE_676 SLICE_676( .D1(lumdivision_3), .C1(\instant1/n4881 ), 
    .B1(\instant1/n9 ), .A1(\instant1/n4190 ), .A0(lumdivision_3), .F0(n1108), 
    .F1(\instant1/n10423 ));
  SLICE_677 SLICE_677( .B1(frqnum_11), .A1(lumdivision_0), .A0(lumdivision_0), 
    .F0(n56), .F1(\instant1/n4_adj_291 ));
  instant1_SLICE_678 \instant1/SLICE_678 ( .B1(\instant1/n11738 ), 
    .A1(\instant1/n11745 ), .B0(frqnum_9), .A0(\instant1/n11745 ), 
    .F0(\instant1/n10237 ), .F1(\instant1/n11396 ));
  instant1_SLICE_679 \instant1/SLICE_679 ( .D1(lumdivision_4), 
    .C1(\instant1/n11269 ), .B1(\instant1/n2019 ), .A1(\instant1/n4672 ), 
    .D0(lumdivision_4), .C0(\instant1/n11335 ), .B0(\instant1/n1424 ), 
    .A0(\instant1/n2411 ), .F0(\instant1/n11329 ), .F1(\instant1/n11262 ));
  instant1_SLICE_680 \instant1/SLICE_680 ( .D1(lumdivision_4), 
    .C1(\instant1/n11365 ), .B1(\instant1/n1284 ), .A1(\instant1/n1753 ), 
    .D0(lumdivision_4), .C0(\instant1/n11342 ), .B0(\instant1/n1389 ), 
    .A0(\instant1/n2251 ), .F0(\instant1/n11337 ), .F1(\instant1/n11359 ));
  instant1_SLICE_681 \instant1/SLICE_681 ( .D1(lumdivision_4), 
    .C1(\instant1/n11358 ), .B1(\instant1/n1319 ), .A1(\instant1/n1922 ), 
    .D0(lumdivision_4), .C0(\instant1/n11349 ), .B0(\instant1/n1354 ), 
    .A0(\instant1/n2088 ), .F0(\instant1/n11344 ), .F1(\instant1/n11350 ));
  instant1_SLICE_682 \instant1/SLICE_682 ( .C1(lumdivision_6), 
    .B1(\instant1/n3580 ), .A1(\instant1/n3581 ), .C0(lumdivision_6), 
    .B0(\instant1/n4669 ), .A0(\instant1/n4670 ), .F0(\instant1/n11271 ), 
    .F1(\instant1/n11289 ));
  instant1_SLICE_683 \instant1/SLICE_683 ( .D1(\instant1/n46_adj_514 ), 
    .C1(\instant1/n11321 ), .B1(\instant1/n1491 ), .A1(\instant1/n2719 ), 
    .C0(lumdivision_6), .B0(\instant1/n2719 ), .A0(\instant1/n2720 ), 
    .F0(\instant1/n11324 ), .F1(\instant1/n4_adj_462 ));
  instant1_SLICE_684 \instant1/SLICE_684 ( .D1(\instant1/n4664 ), 
    .C1(\instant1/n4647 ), .B1(\instant1/n4646 ), .A1(\instant1/n4649 ), 
    .D0(\instant1/n4761 ), .C0(\instant1/n11269 ), .B0(\instant1/n1994 ), 
    .A0(\instant1/n4647 ), .F0(\instant1/n24_adj_357 ), 
    .F1(\instant1/n20_adj_370 ));
  instant1_SLICE_685 \instant1/SLICE_685 ( .C1(\instant1/n11358 ), 
    .B1(\instant1/n1314 ), .A1(\instant1/n11363 ), .D0(\instant1/n56_adj_388 ), 
    .C0(\instant1/n11358 ), .B0(\instant1/n1316 ), .A0(\instant1/n1919 ), 
    .F0(\instant1/n4_adj_389 ), .F1(\instant1/n2082 ));
  instant1_SLICE_686 \instant1/SLICE_686 ( .C1(lumdivision_6), 
    .B1(\instant1/n3713 ), .A1(\instant1/n3714 ), .C0(lumdivision_6), 
    .B0(\instant1/n4560 ), .A0(\instant1/n4561 ), .F0(\instant1/n11273 ), 
    .F1(\instant1/n11287 ));
  instant1_SLICE_687 \instant1/SLICE_687 ( .C1(\instant1/n11358 ), 
    .B1(\instant1/n1315 ), .A1(\instant1/n1918 ), .C0(\instant1/n58_adj_390 ), 
    .B0(\instant1/n11363 ), .A0(\instant1/n1918 ), .F0(\instant1/n62_adj_391 ), 
    .F1(\instant1/n2083 ));
  instant1_SLICE_688 \instant1/SLICE_688 ( .C1(\instant1/n1287 ), 
    .B1(lumdivision_9), .A1(\instant1/n64 ), .D0(\instant1/n1321 ), 
    .C0(\instant1/n11358 ), .B0(\instant1/n11365 ), .A0(\instant1/n1287 ), 
    .F0(\instant1/n2089 ), .F1(\instant1/n11361 ));
  instant1_SLICE_689 \instant1/SLICE_689 ( .C1(lumdivision_6), 
    .B1(\instant1/n3843 ), .A1(\instant1/n3844 ), .C0(lumdivision_6), 
    .B0(\instant1/n1750 ), .A0(\instant1/n1751 ), .F0(\instant1/n11367 ), 
    .F1(\instant1/n11285 ));
  instant1_SLICE_690 \instant1/SLICE_690 ( .C1(lumdivision_6), 
    .B1(\instant1/n3970 ), .A1(\instant1/n3971 ), .C0(lumdivision_6), 
    .B0(\instant1/n4448 ), .A0(\instant1/n4449 ), .F0(\instant1/n11275 ), 
    .F1(\instant1/n11283 ));
  instant1_SLICE_691 \instant1/SLICE_691 ( .C1(lumdivision_6), 
    .B1(\instant1/n4094 ), .A1(\instant1/n4095 ), .C0(lumdivision_6), 
    .B0(\instant1/n4333 ), .A0(\instant1/n4334 ), .F0(\instant1/n11277 ), 
    .F1(\instant1/n11281 ));
  instant1_SLICE_692 \instant1/SLICE_692 ( .B1(\instant1/triangle_cnt_9 ), 
    .A1(\instant1/triangle_cnt_0 ), .D0(\instant1/sawtooth_cnt_0 ), 
    .C0(\instant1/sawtooth_cnt_1 ), .B0(\instant1/triangle_cnt_1 ), 
    .A0(\instant1/triangle_cnt_0 ), .F0(\instant1/n4_adj_467 ), 
    .F1(\instant1/n18_adj_483 ));
  instant1_SLICE_693 \instant1/SLICE_693 ( .D1(\instant1/triangle_cnt_14 ), 
    .C1(\instant1/triangle_cnt_2 ), .B1(\instant1/triangle_cnt_12 ), 
    .A1(\instant1/triangle_cnt_15 ), .B0(\instant1/triangle_cnt_2 ), 
    .A0(\instant1/sawtooth_cnt_2 ), .F0(\instant1/n5_adj_461 ), 
    .F1(\instant1/n28_adj_486 ));
  instant1_SLICE_694 \instant1/SLICE_694 ( .B1(\instant1/triangle_cnt_4 ), 
    .A1(sawtooth_cnt_4), .D0(\instant1/triangle_cnt_4 ), 
    .C0(\instant1/triangle_cnt_7 ), .B0(\instant1/triangle_cnt_11 ), 
    .A0(\instant1/triangle_cnt_6 ), .M1(\instant1/frqUP_2 ), 
    .M0(\instant1/frqUP_1 ), .LSR(frqUP_c), .CLK(clk_c), 
    .F0(\instant1/n26_adj_482 ), .Q0(\instant1/frqUP_2 ), 
    .F1(\instant1/n11412 ), .Q1(\instant1/frqUP_3 ));
  instant2_SLICE_695 \instant2/SLICE_695 ( .D1(\instant2/n14 ), 
    .C1(\instant2/n11 ), .B1(\instant2/n7 ), .A1(\instant2/n8 ), 
    .C0(\instant2/n16 ), .B0(\instant2/n2 ), .A0(\instant2/n13 ), 
    .F0(\instant2/n17 ), .F1(\instant2/n19 ));
  instant1_SLICE_696 \instant1/SLICE_696 ( .D1(\instant1/n4544 ), 
    .C1(\instant1/n4547 ), .B1(\instant1/n4545 ), .A1(\instant1/n4543 ), 
    .B0(\instant1/n4548 ), .A0(\instant1/n4549 ), .F0(\instant1/n11_adj_520 ), 
    .F1(\instant1/n13_adj_519 ));
  instant1_SLICE_697 \instant1/SLICE_697 ( .D1(\instant1/n3299 ), 
    .C1(\instant1/n3295 ), .B1(\instant1/n3300 ), .A1(\instant1/n3296 ), 
    .D0(\instant1/n3437 ), .C0(\instant1/n3434 ), .B0(\instant1/n3435 ), 
    .A0(\instant1/n3436 ), .F0(\instant1/n17 ), .F1(\instant1/n15_adj_454 ));
  instant1_SLICE_698 \instant1/SLICE_698 ( .C1(\instant1/n3567 ), 
    .B1(\instant1/n3575 ), .A1(\instant1/n3570 ), .B0(\instant1/n3566 ), 
    .A0(\instant1/n3568 ), .F0(\instant1/n10_adj_448 ), 
    .F1(\instant1/n11_adj_447 ));
  instant1_SLICE_699 \instant1/SLICE_699 ( .D1(\instant1/n3704 ), 
    .C1(\instant1/n3702 ), .B1(\instant1/n3700 ), .A1(\instant1/n3703 ), 
    .B0(\instant1/n3699 ), .A0(\instant1/n3701 ), .F0(\instant1/n10_adj_445 ), 
    .F1(\instant1/n14_adj_444 ));
  instant1_SLICE_700 \instant1/SLICE_700 ( .D1(\instant1/n3830 ), 
    .C1(\instant1/n3828 ), .B1(\instant1/n3832 ), .A1(\instant1/n3829 ), 
    .B0(\instant1/n3833 ), .A0(\instant1/n3834 ), .F0(\instant1/n11_adj_441 ), 
    .F1(\instant1/n13_adj_440 ));
  instant1_SLICE_701 \instant1/SLICE_701 ( .D1(\instant1/n3957 ), 
    .C1(\instant1/n3960 ), .B1(\instant1/n3958 ), .A1(\instant1/n3956 ), 
    .B0(\instant1/n3963 ), .A0(\instant1/n3959 ), .F0(\instant1/n12_adj_436 ), 
    .F1(\instant1/n13_adj_435 ));
  instant1_SLICE_702 \instant1/SLICE_702 ( .D1(\instant1/n4082 ), 
    .C1(\instant1/n4085 ), .B1(\instant1/n4083 ), .A1(\instant1/n4081 ), 
    .B0(\instant1/n4086 ), .A0(\instant1/n4087 ), .F0(\instant1/n11_adj_429 ), 
    .F1(\instant1/n13_adj_428 ));
  instant1_SLICE_703 \instant1/SLICE_703 ( .D1(\instant1/n4205 ), 
    .C1(\instant1/n4203 ), .B1(\instant1/n4207 ), .A1(\instant1/n4204 ), 
    .B0(\instant1/n4210 ), .A0(\instant1/n4206 ), .F0(\instant1/n12_adj_422 ), 
    .F1(\instant1/n13_adj_421 ));
  instant1_SLICE_704 \instant1/SLICE_704 ( .D1(\instant1/n4316 ), 
    .C1(\instant1/n4314 ), .B1(\instant1/n4318 ), .A1(\instant1/n4315 ), 
    .B0(\instant1/n4319 ), .A0(\instant1/n4320 ), .F0(\instant1/n11 ), 
    .F1(\instant1/n13 ));
  instant1_SLICE_705 \instant1/SLICE_705 ( .C1(\instant1/n3298 ), 
    .B1(\instant1/n3294 ), .A1(\instant1/n3293 ), .C0(\instant1/n3433 ), 
    .B0(\instant1/n10_adj_452 ), .A0(\instant1/n3431 ), .F0(\instant1/n11291 ), 
    .F1(\instant1/n14_adj_455 ));
  instant1_SLICE_706 \instant1/SLICE_706 ( .B1(\instant1/triangle_cnt_6 ), 
    .A1(sawtooth_cnt_6), .B0(\instant1/triangle_cnt_7 ), .A0(sawtooth_cnt_7), 
    .F0(\instant1/n11409 ), .F1(\instant1/n11408 ));
  instant1_SLICE_707 \instant1/SLICE_707 ( .B1(\instant1/n4283 ), 
    .A1(\instant1/n56 ), .C0(\instant1/n2715 ), .B0(\instant1/n2714 ), 
    .A0(\instant1/n2711 ), .F0(\instant1/n10190 ), .F1(\instant1/n11328 ));
  instant1_SLICE_708 \instant1/SLICE_708 ( .B1(\instant1/triangle_cnt_12 ), 
    .A1(sawtooth_cnt_12), .B0(\instant1/triangle_cnt_14 ), 
    .A0(sawtooth_cnt_14), .F0(\instant1/n11403 ), .F1(\instant1/n11401 ));
  instant1_SLICE_709 \instant1/SLICE_709 ( .D1(\instant1/n4652 ), 
    .C1(\instant1/n4650 ), .B1(\instant1/n4648 ), .A1(\instant1/n4651 ), 
    .B0(\instant1/n4665 ), .A0(\instant1/n4661 ), .F0(\instant1/n13_adj_369 ), 
    .F1(\instant1/n21 ));
  instant2_SLICE_710 \instant2/SLICE_710 ( .B1(key_code_1), .A1(key_code_0), 
    .B0(row_c_1), .A0(row_c_0), .F0(\instant2/n11415 ), .F1(\instant2/n11397 ));
  led_1_ \led[1]_I ( .PADDO(led_c_7), .led1(led[1]));
  led_2_ \led[2]_I ( .PADDO(led_c_7), .led2(led[2]));
  column_0_ \column[0]_I ( .PADDI(column_c_0), .column0(column[0]));
  column_1_ \column[1]_I ( .PADDI(column_c_1), .column1(column[1]));
  column_2_ \column[2]_I ( .PADDI(column_c_2), .column2(column[2]));
  column_3_ \column[3]_I ( .PADDI(column_c_3), .column3(column[3]));
  frqDN frqDN_I( .PADDI(frqDN_c), .frqDN(frqDN));
  frqUP frqUP_I( .PADDI(frqUP_c), .frqUP(frqUP));
  lumDN lumDN_I( .PADDI(lumDN_c), .lumDN(lumDN));
  lumUP lumUP_I( .PADDI(lumUP_c), .lumUP(lumUP));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  row_0_ \row[0]_I ( .PADDO(row_c_0), .row0(row[0]));
  row_1_ \row[1]_I ( .PADDO(row_c_1), .row1(row[1]));
  row_2_ \row[2]_I ( .PADDO(row_c_2), .row2(row[2]));
  row_3_ \row[3]_I ( .PADDO(row_c_3), .row3(row[3]));
  led_0_ \led[0]_I ( .PADDO(led_c_7), .led0(led[0]));
  led_3_ \led[3]_I ( .PADDO(led_c_7), .led3(led[3]));
  led_4_ \led[4]_I ( .PADDO(led_c_7), .led4(led[4]));
  led_5_ \led[5]_I ( .PADDO(led_c_7), .led5(led[5]));
  led_6_ \led[6]_I ( .PADDO(led_c_7), .led6(led[6]));
  led_7_ \led[7]_I ( .PADDO(led_c_7), .led7(led[7]));
  GSR_INST GSR_INST( .GSRNET(n11394));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module SLICE_0 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu2 sub_292_add_2_11( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module SLICE_1 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20001 sub_292_add_2_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_2 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20002 sub_292_add_2_7( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_3 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20002 sub_292_add_2_5( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4 ( input B1, A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20003 sub_292_add_2_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_5 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20004 sub_292_add_2_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_6 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu2 sub_293_add_2_11( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_7 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20002 sub_293_add_2_9( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_8 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20002 sub_293_add_2_7( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_9 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20002 sub_293_add_2_5( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_10 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20002 sub_293_add_2_3( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_11 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20004 sub_293_add_2_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_12 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5655;
  defparam inst1.INIT1 = 16'h5655;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_13 ( input D0, C0, B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20006 \instant1/equal_6_16 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h8001;
  defparam inst1.INIT1 = 16'hFFFF;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_14 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    FCO );

  ccu20007 \instant1/equal_6_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module instant1_SLICE_15 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    FCO );

  ccu20008 \instant1/equal_6_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0001;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module instant1_SLICE_16 ( input C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20009 \instant1/sub_291_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'hd2d2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_17 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_18 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_19 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_20 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_21 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_22 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_23 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_567_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5655;
  defparam inst1.INIT1 = 16'h5a9a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_24 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_567_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5a9a;
  defparam inst1.INIT1 = 16'h5655;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_25 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_567_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5a9a;
  defparam inst1.INIT1 = 16'h5a9a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_26 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_567_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_27 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_567_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_28 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_567_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0d04;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_29 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20005 \instant1/add_566_27 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_30 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_566_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_31 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_566_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_32 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_566_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_33 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_566_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_34 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_566_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_35 ( input C0, B0, A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i15 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20014 \instant1/add_198_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h4b4b;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_36 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_566_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_37 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_566_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_38 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_566_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_39 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_566_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_40 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_566_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_41 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_566_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_42 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_566_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_43 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_566_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_44 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20015 \instant1/add_565_27 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5655;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_45 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_565_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_46 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_565_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_47 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_565_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_48 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_565_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_49 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_565_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_50 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_565_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_51 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_565_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_52 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_565_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_565_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_54 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_565_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_565_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_56 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i14 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/triangle_cnt_i0_i13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \instant1/add_198_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h4b4b;
  defparam inst1.INIT1 = 16'h4b4b;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_565_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_58 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_565_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_59 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20005 \instant1/add_564_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_60 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_564_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_564_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_564_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_564_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_564_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_564_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_564_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_564_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_564_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_564_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_70 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_564_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_71 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_564_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_72 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20015 \instant1/add_563_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_563_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_563_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_563_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_76 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i12 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/triangle_cnt_i0_i11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \instant1/add_198_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_563_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_563_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_563_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_563_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_563_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_563_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_563_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_563_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_85 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_563_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20005 \instant1/add_562_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_562_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_562_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_562_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_562_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_562_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_562_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_562_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_562_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_562_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_562_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_97 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_562_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_98 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/triangle_cnt_i0_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \instant1/add_198_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_99 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20015 \instant1/add_561_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_561_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_561_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_561_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_561_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_561_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_561_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_561_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_561_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_561_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_561_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_110 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_561_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20005 \instant1/add_560_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_560_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_560_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_560_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_560_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_560_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_560_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_560_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_560_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_120 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/triangle_cnt_i0_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \instant1/add_198_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_560_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_122 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_560_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20017 \instant1/add_559_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0b4f;
  defparam inst1.INIT1 = 16'h0b4f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_559_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_559_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_559_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_559_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha965;
  defparam inst1.INIT1 = 16'h0b4f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_559_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_559_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha965;
  defparam inst1.INIT1 = 16'ha965;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_559_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_559_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h04ff;
  defparam inst1.INIT1 = 16'ha965;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_132 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_559_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_133 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \instant1/add_558_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0b4f;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_558_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_558_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_558_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_558_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_558_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_558_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_558_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_558_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_142 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_558_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20017 \instant1/add_557_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_557_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_145 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/triangle_cnt_i0_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \instant1/add_198_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_146 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i15 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20024 \instant1/sawtooth_cnt_390_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0023 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module ccu20024 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_147 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i14 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0023 \instant1/sawtooth_cnt_390__i13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant1/sawtooth_cnt_390_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20025 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_148 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i12 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0023 \instant1/sawtooth_cnt_390__i11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant1/sawtooth_cnt_390_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_557_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_557_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_557_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_557_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_557_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_557_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_155 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_557_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_156 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \instant1/add_556_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_556_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_556_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_556_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_556_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_556_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_556_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_556_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_164 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_556_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20017 \instant1/add_555_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_555_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_555_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_555_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_555_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_555_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_555_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_172 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_555_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_173 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \instant1/add_554_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20026 \instant1/add_554_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20026 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0b4f;
  defparam inst1.INIT1 = 16'h0f4f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_175 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0023 \instant1/sawtooth_cnt_390__i9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant1/sawtooth_cnt_390_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_176 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/triangle_cnt_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \instant1/add_198_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_177 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0023 \instant1/sawtooth_cnt_390__i7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant1/sawtooth_cnt_390_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_178 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0023 \instant1/sawtooth_cnt_390__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant1/sawtooth_cnt_390_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_554_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_554_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_554_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_554_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_554_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_184 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_554_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20027 \instant1/add_553_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20027 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0f4f;
  defparam inst1.INIT1 = 16'h0f4f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_553_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_553_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_553_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_553_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_553_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_191 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_553_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_192 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20028 \instant1/add_552_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20028 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h078f;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_552_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_552_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_552_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_552_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_197 ( input D1, C1, B1, A1, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20029 \instant1/add_552_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20029 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hdddd;
  defparam inst1.INIT1 = 16'ha965;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_198 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_552_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20030 \instant1/add_551_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20030 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha965;
  defparam inst1.INIT1 = 16'h07ef;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_200 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_551_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_551_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_551_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_203 ( input D1, C1, B1, A1, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20029 \instant1/add_551_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_204 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_551_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_205 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20031 \instant1/add_550_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20031 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha965;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_206 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0023 \instant1/sawtooth_cnt_390__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant1/sawtooth_cnt_390_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_207 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \instant1/triangle_cnt_i0_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/triangle_cnt_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \instant1/add_198_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_208 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0023 \instant1/sawtooth_cnt_390__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant1/sawtooth_cnt_390_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20032 \instant1/add_550_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20032 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h01ef;
  defparam inst1.INIT1 = 16'h01ef;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_550_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_550_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_212 ( input D1, C1, B1, A1, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20029 \instant1/add_550_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_213 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_550_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20033 \instant1/add_549_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20033 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h01ef;
  defparam inst1.INIT1 = 16'h03ef;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20034 \instant1/add_549_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20034 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha959;
  defparam inst1.INIT1 = 16'ha959;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_549_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_217 ( input D1, C1, B1, A1, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20029 \instant1/add_549_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_218 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_549_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_219 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20035 \instant1/add_548_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20035 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h01ef;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20034 \instant1/add_548_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20034 \instant1/add_548_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_222 ( input D1, C1, B1, A1, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20036 \instant1/add_548_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20036 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hdddd;
  defparam inst1.INIT1 = 16'ha959;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_223 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_548_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20037 \instant1/add_547_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20037 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha959;
  defparam inst1.INIT1 = 16'ha566;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20034 \instant1/add_547_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_226 ( input D1, C1, B1, A1, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20036 \instant1/add_547_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_227 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_547_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_228 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20038 \instant1/add_546_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20038 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha666;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_229 ( input D1, C1, B1, A1, C0, B0, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20039 \instant1/add_546_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20039 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha656;
  defparam inst1.INIT1 = 16'ha656;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_230 ( input C1, B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20040 \instant1/add_546_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20040 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hdddd;
  defparam inst1.INIT1 = 16'h7787;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_231 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_546_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_232 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0041 \instant1/triangle_cnt_i0_i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20042 \instant1/add_198_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0041 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module ccu20042 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_233 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0023 \instant1/sawtooth_cnt_390__i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20043 \instant1/sawtooth_cnt_390_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20043 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_234 ( input B0, A0, DI0, M1, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;

  vmuxregsre \instant1/lumUP_1_89 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/lumcnt_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20044 \instant1/add_206_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20044 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd222;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_235 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \instant1/lumcnt_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/lumcnt_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20045 \instant1/add_206_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20045 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd222;
  defparam inst1.INIT1 = 16'hd222;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_236 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \instant1/lumcnt_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/lumcnt_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20045 \instant1/add_206_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_237 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \instant1/lumcnt_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/lumcnt_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20045 \instant1/add_206_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_238 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \instant1/lumcnt_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/lumcnt_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20045 \instant1/add_206_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_239 ( input C1, B1, A1, DI1, M0, CLK, output Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, M0_dly;

  vmuxregsre0041 \instant1/lumcnt_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \instant1/lumDN_1_92 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20046 \instant1/add_206_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20046 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'hd2d2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_240 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20047 \instant1/sub_291_add_2_33 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20047 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'heeee;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    FCO );

  ccu20048 \instant1/sub_291_add_2_31 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20048 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfffe;
  defparam inst1.INIT1 = 16'hfffe;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_242 ( input D1, C1, B1, D0, C0, B0, FCI, output FCO );
  wire   GNDI;

  ccu20049 \instant1/sub_291_add_2_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20049 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hFFFC;
  defparam inst1.INIT1 = 16'hFFFC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    FCO );

  ccu20050 \instant1/sub_291_add_2_27 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20050 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffd8;
  defparam inst1.INIT1 = 16'hffec;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_244 ( input B1, A1, D0, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20051 \instant1/sub_291_add_2_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20051 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hff10;
  defparam inst1.INIT1 = 16'h1eee;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_245 ( input D1, C1, B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20052 \instant1/sub_291_add_2_23 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20052 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd222;
  defparam inst1.INIT1 = 16'hf404;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_246 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20045 \instant1/sub_291_add_2_21 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_247 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20045 \instant1/sub_291_add_2_19 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_248 ( input B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20053 \instant1/sub_291_add_2_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20053 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd2d2;
  defparam inst1.INIT1 = 16'hd222;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_249 ( input C1, B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20054 \instant1/sub_291_add_2_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20054 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd2d2;
  defparam inst1.INIT1 = 16'hd2d2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_250 ( input C1, B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20054 \instant1/sub_291_add_2_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_251 ( input C1, B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20054 \instant1/sub_291_add_2_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_252 ( input C1, B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20054 \instant1/sub_291_add_2_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_253 ( input C1, B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20054 \instant1/sub_291_add_2_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_254 ( input C1, B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20054 \instant1/sub_291_add_2_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_255 ( input C1, B1, A1, C0, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20054 \instant1/sub_291_add_2_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20017 \instant1/add_571_32 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_30 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_28 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_26 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_24 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_22 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_20 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_18 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_16 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_14 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20018 \instant1/add_571_12 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20017 \instant1/add_571_10 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_571_8 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20019 \instant1/add_571_6 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20020 \instant1/add_571_4 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_271 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20055 \instant1/add_571_2 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20055 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_272 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20056 \instant1/add_570_31 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20056 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_273 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_29 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_274 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_27 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_275 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_276 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_277 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_278 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_279 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_280 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_281 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_282 ( input A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20057 \instant1/add_570_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20057 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module instant1_SLICE_283 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \instant1/add_570_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_284 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 \instant1/add_570_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_285 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20002 \instant1/add_570_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_286 ( input B1, A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20003 \instant1/add_570_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_287 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \instant1/add_570_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_288 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20015 \instant1/add_569_31 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_29 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_27 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_569_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_569_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_569_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_569_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_569_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_569_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_303 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_569_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1 );

  ccu20005 \instant1/add_568_29 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_27 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_25 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_23 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_21 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_19 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_17 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_15 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_568_13 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20010 \instant1/add_568_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_568_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_568_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20012 \instant1/add_568_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20011 \instant1/add_568_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_318 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20013 \instant1/add_568_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_319 ( input B1, A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20058 \instant1/equal_6_0 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20058 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9000;
  defparam inst1.INIT1 = 16'h1111;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module instant1_SLICE_320 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20015 \instant1/add_567_29 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    F0, F1, FCO );

  ccu20005 \instant1/add_567_27 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_322 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20024 \instant2/FS_391_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0059 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module instant2_SLICE_323 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant2/FS_391__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant2/FS_391_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_324 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant2/FS_391__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant2/FS_391_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_325 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant2/FS_391__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant2/FS_391_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_326 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant2/FS_391__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant2/FS_391_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_327 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant2/FS_391__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant2/FS_391_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_328 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant2/FS_391__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant2/FS_391_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_329 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant2/FS_391__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20025 \instant2/FS_391_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_330 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0059 \instant2/FS_391__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20043 \instant2/FS_391_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_331 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut4 \instant1/i8801_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0059 \instant1/frqnum_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module instant1_SLICE_333 ( input C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40060 \instant1/i13_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0061 \instant1/frqnum_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3434) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0061 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module instant1_SLICE_334 ( input B0, A0, DI0, M1, LSR, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, LSR_dly;

  lut40062 \instant1/i22_2_lut_adj_124 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0059 \instant1/frqnum_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0059 \instant1/frqnum_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_335 ( input C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40063 \instant1/i14_3_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0061 \instant1/frqnum_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3E3E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_336 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40062 \instant1/i22_2_lut_adj_122 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0059 \instant1/frqnum_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_337 ( input B1, A1, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40064 \instant1/i3763_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \instant1/i13_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0061 \instant1/frqnum_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2424) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_338 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40066 \instant1/i1_2_lut_adj_121 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0059 \instant1/frqnum_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_339 ( input B1, A1, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40064 \instant1/i1_2_lut_adj_95 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \instant1/i8868_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0041 \instant1/count_flag_109 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_344 ( input D1, C1, B1, A1, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 \instant1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \instant1/i1_2_lut_adj_24 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0041 \instant1/frqlevel_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0041 \instant1/frqlevel_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2DD2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_345 ( input B1, A1, D0, C0, B0, A0, DI0, M1, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40070 \instant1/i485_2_lut_rep_378 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \instant1/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \instant1/frqDN_1_98 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \instant1/frqlevel_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDB24) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_349 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40072 \instant1/i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i5_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0023 \instant1/lumUP_3_91 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0023 \instant1/lumUP_2_90 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_350 ( input D1, C1, B1, A1, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 \instant1/i2_3_lut_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \instant1/i1_2_lut_adj_99 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0041 \instant1/lumlevel_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0041 \instant1/lumlevel_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_351 ( input B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40070 \instant1/i464_2_lut_rep_380 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \instant1/i2_4_lut_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \instant1/lumlevel_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_352 ( input C1, B1, A1, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40074 \instant1/i2027_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \instant1/i22_2_lut_adj_18 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0059 \instant1/lumdivision_i2_rep_418 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB2B2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_353 ( input B1, A1, B0, A0, M0, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, LSR_dly;

  lut40064 \instant1/i5_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i19_2_lut_rep_402 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0059 \instant1/lumdivision_i3_rep_420 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_354 ( input C1, B1, A1, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40075 \instant1/i2445_3_lut_rep_276 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \instant1/i1_2_lut_adj_102 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0059 \instant1/lumdivision_i4_rep_422 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7E7E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_355 ( input B1, A1, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40064 \instant1/i4_2_lut_adj_87 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \instant1/i14_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0061 \instant1/lumdivision_i1_rep_425 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_356 ( input B1, A1, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40062 \instant2/i577_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \instant2/i575_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0061 \instant2/key_state_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0061 \instant2/key_state_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_357 ( input B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \instant2/SLICE_357/instant2/SLICE_357_K1_H1 , 
         \instant2/SLICE_357/instant2/mux_276_i1/GATE_H0 , VCCI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40077 \instant2/SLICE_357_K1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\instant2/SLICE_357/instant2/SLICE_357_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \instant2/mux_276_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant2/SLICE_357/instant2/mux_276_i1/GATE_H0 ));
  vmuxregsre0061 \instant2/key_code_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \instant2/SLICE_357_K0K1MUX ( 
    .D0(\instant2/SLICE_357/instant2/mux_276_i1/GATE_H0 ), 
    .D1(\instant2/SLICE_357/instant2/SLICE_357_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module instant2_SLICE_358 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40079 \instant2/i29_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \instant2/i3826_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0061 \instant2/key_code_i0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0061 \instant2/key_code_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3131) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, 
    CLK, output OFX0, Q0 );
  wire   \instant2/SLICE_359/instant2/SLICE_359_K1_H1 , 
         \instant2/SLICE_359/instant2/mux_276_i3/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40081 \instant2/SLICE_359_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant2/SLICE_359/instant2/SLICE_359_K1_H1 ));
  lut40082 \instant2/mux_276_i3/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant2/SLICE_359/instant2/mux_276_i3/GATE_H0 ));
  vmuxregsre0061 \instant2/key_code_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \instant2/SLICE_359_K0K1MUX ( 
    .D0(\instant2/SLICE_359/instant2/mux_276_i3/GATE_H0 ), 
    .D1(\instant2/SLICE_359/instant2/SLICE_359_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h01F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_360 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40070 \instant2/i1_2_lut_adj_5 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \instant2/i3_4_lut_adj_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0061 \instant2/key_code_i0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly;

  lut40073 \instant1/i3_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \instant1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0061 \instant1/lumdivision_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_362 ( input B1, A1, C0, B0, A0, M0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, LSR_dly;

  lut40064 \instant1/i3_2_lut_adj_55 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \instant1/i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0059 \instant1/lumdivision_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40073 \instant1/i6_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \instant1/i5_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0059 \instant1/lumdivision_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0059 \instant1/lumdivision_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_364 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40084 \instant1/div_63_i3187_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \instant1/i22_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0059 \instant1/lumdivision_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_365 ( input B1, A1, B0, A0, DI0, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40070 \instant1/i1_2_lut_adj_22 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \instant1/i8842_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0059 \instant1/lumdivision_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_366 ( input C1, B1, A1, B0, A0, M0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, M0_dly, CLK_dly, LSR_dly;

  lut40072 \instant1/i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \instant1/i8455_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0059 \instant1/lumdivision_i6_rep_423 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_367 ( input B1, A1, B0, A0, M1, M0, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40064 \instant1/i8470_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \instant1/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0085 \instant2/row_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0085 \instant2/row_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0085 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module SLICE_368 ( input B1, A1, B0, A0, M1, M0, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40064 \instant1/i8476_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \instant1/i8474_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0085 \instant2/row_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0085 \instant2/row_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_div_63_LessThan_881_i60_SLICE_369 ( input C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \instant1/div_63_LessThan_881_i60/SLICE_369/instant1/div_63_LessThan_881_i60/SLICE_369_K1_H1 
         , 
         \instant1/div_63_LessThan_881_i60/SLICE_369/instant1/div_63_LessThan_881_i60/GATE_H0 
         ;

  lut40086 \instant1/div_63_LessThan_881_i60/SLICE_369_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), 
    .Z(\instant1/div_63_LessThan_881_i60/SLICE_369/instant1/div_63_LessThan_881_i60/SLICE_369_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \instant1/div_63_LessThan_881_i60/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\instant1/div_63_LessThan_881_i60/SLICE_369/instant1/div_63_LessThan_881_i60/GATE_H0 )
    );
  selmux2 \instant1/div_63_LessThan_881_i60/SLICE_369_K0K1MUX ( 
    .D0(\instant1/div_63_LessThan_881_i60/SLICE_369/instant1/div_63_LessThan_881_i60/GATE_H0 )
    , 
    .D1(\instant1/div_63_LessThan_881_i60/SLICE_369/instant1/div_63_LessThan_881_i60/SLICE_369_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD4D4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C8E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_i8983_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i8983/SLICE_370/instant1/i8983/SLICE_370_K1_H1 , 
         \instant1/i8983/SLICE_370/instant1/i8983/GATE_H0 ;

  lut40088 \instant1/i8983/SLICE_370_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i8983/SLICE_370/instant1/i8983/SLICE_370_K1_H1 ));
  lut40088 \instant1/i8983/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i8983/SLICE_370/instant1/i8983/GATE_H0 ));
  selmux2 \instant1/i8983/SLICE_370_K0K1MUX ( 
    .D0(\instant1/i8983/SLICE_370/instant1/i8983/GATE_H0 ), 
    .D1(\instant1/i8983/SLICE_370/instant1/i8983/SLICE_370_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_div_63_LessThan_762_i62_SLICE_371 ( input C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \instant1/div_63_LessThan_762_i62/SLICE_371/instant1/div_63_LessThan_762_i62/SLICE_371_K1_H1 
         , 
         \instant1/div_63_LessThan_762_i62/SLICE_371/instant1/div_63_LessThan_762_i62/GATE_H0 
         ;

  lut40086 \instant1/div_63_LessThan_762_i62/SLICE_371_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), 
    .Z(\instant1/div_63_LessThan_762_i62/SLICE_371/instant1/div_63_LessThan_762_i62/SLICE_371_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \instant1/div_63_LessThan_762_i62/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\instant1/div_63_LessThan_762_i62/SLICE_371/instant1/div_63_LessThan_762_i62/GATE_H0 )
    );
  selmux2 \instant1/div_63_LessThan_762_i62/SLICE_371_K0K1MUX ( 
    .D0(\instant1/div_63_LessThan_762_i62/SLICE_371/instant1/div_63_LessThan_762_i62/GATE_H0 )
    , 
    .D1(\instant1/div_63_LessThan_762_i62/SLICE_371/instant1/div_63_LessThan_762_i62/SLICE_371_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF870) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_i9002_SLICE_372 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \instant1/i9002/SLICE_372/instant1/i9002/SLICE_372_K1_H1 , 
         \instant1/i9002/SLICE_372/instant1/i9002/GATE_H0 ;

  lut40090 \instant1/i9002/SLICE_372_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\instant1/i9002/SLICE_372/instant1/i9002/SLICE_372_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \instant1/i9002/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\instant1/i9002/SLICE_372/instant1/i9002/GATE_H0 ));
  selmux2 \instant1/i9002/SLICE_372_K0K1MUX ( 
    .D0(\instant1/i9002/SLICE_372/instant1/i9002/GATE_H0 ), 
    .D1(\instant1/i9002/SLICE_372/instant1/i9002/SLICE_372_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7E7E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_sawtooth_cnt_15__I_0_i30_SLICE_373 ( input D1, C1, B1, A1, C0, 
    B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \instant1/sawtooth_cnt_15__I_0_i30/SLICE_373/instant1/sawtooth_cnt_15__I_0_i30/SLICE_373_K1_H1 
         , GNDI, 
         \instant1/sawtooth_cnt_15__I_0_i30/SLICE_373/instant1/sawtooth_cnt_15__I_0_i30/GATE_H0 
         ;

  lut40091 \instant1/sawtooth_cnt_15__I_0_i30/SLICE_373_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), 
    .Z(\instant1/sawtooth_cnt_15__I_0_i30/SLICE_373/instant1/sawtooth_cnt_15__I_0_i30/SLICE_373_K1_H1 )
    );
  lut40086 \instant1/sawtooth_cnt_15__I_0_i30/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), 
    .Z(\instant1/sawtooth_cnt_15__I_0_i30/SLICE_373/instant1/sawtooth_cnt_15__I_0_i30/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \instant1/sawtooth_cnt_15__I_0_i30/SLICE_373_K0K1MUX ( 
    .D0(\instant1/sawtooth_cnt_15__I_0_i30/SLICE_373/instant1/sawtooth_cnt_15__I_0_i30/GATE_H0 )
    , 
    .D1(\instant1/sawtooth_cnt_15__I_0_i30/SLICE_373/instant1/sawtooth_cnt_15__I_0_i30/SLICE_373_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \instant1/sawtooth_cnt_15__I_0_i30/SLICE_373_FXMUX ( .D0(FXA), 
    .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_i8975_SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i8975/SLICE_374/instant1/i8975/SLICE_374_K1_H1 , 
         \instant1/i8975/SLICE_374/instant1/i8975/GATE_H0 ;

  lut40088 \instant1/i8975/SLICE_374_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i8975/SLICE_374/instant1/i8975/SLICE_374_K1_H1 ));
  lut40088 \instant1/i8975/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i8975/SLICE_374/instant1/i8975/GATE_H0 ));
  selmux2 \instant1/i8975/SLICE_374_K0K1MUX ( 
    .D0(\instant1/i8975/SLICE_374/instant1/i8975/GATE_H0 ), 
    .D1(\instant1/i8975/SLICE_374/instant1/i8975/SLICE_374_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_sawtooth_cnt_15__I_0_i24_SLICE_375 ( input D1, C1, B1, A1, C0, 
    B0, A0, M0, output OFX0 );
  wire   
         \instant1/sawtooth_cnt_15__I_0_i24/SLICE_375/instant1/sawtooth_cnt_15__I_0_i24/SLICE_375_K1_H1 
         , GNDI, 
         \instant1/sawtooth_cnt_15__I_0_i24/SLICE_375/instant1/sawtooth_cnt_15__I_0_i24/GATE_H0 
         ;

  lut40091 \instant1/sawtooth_cnt_15__I_0_i24/SLICE_375_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), 
    .Z(\instant1/sawtooth_cnt_15__I_0_i24/SLICE_375/instant1/sawtooth_cnt_15__I_0_i24/SLICE_375_K1_H1 )
    );
  lut40086 \instant1/sawtooth_cnt_15__I_0_i24/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), 
    .Z(\instant1/sawtooth_cnt_15__I_0_i24/SLICE_375/instant1/sawtooth_cnt_15__I_0_i24/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \instant1/sawtooth_cnt_15__I_0_i24/SLICE_375_K0K1MUX ( 
    .D0(\instant1/sawtooth_cnt_15__I_0_i24/SLICE_375/instant1/sawtooth_cnt_15__I_0_i24/GATE_H0 )
    , 
    .D1(\instant1/sawtooth_cnt_15__I_0_i24/SLICE_375/instant1/sawtooth_cnt_15__I_0_i24/SLICE_375_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i8898_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i8898/SLICE_376/instant1/i8898/SLICE_376_K1_H1 , 
         \instant1/i8898/SLICE_376/instant1/i8898/GATE_H0 ;

  lut40092 \instant1/i8898/SLICE_376_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i8898/SLICE_376/instant1/i8898/SLICE_376_K1_H1 ));
  lut40093 \instant1/i8898/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i8898/SLICE_376/instant1/i8898/GATE_H0 ));
  selmux2 \instant1/i8898/SLICE_376_K0K1MUX ( 
    .D0(\instant1/i8898/SLICE_376/instant1/i8898/GATE_H0 ), 
    .D1(\instant1/i8898/SLICE_376/instant1/i8898/SLICE_376_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_i2689_SLICE_377 ( input C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, \instant1/i2689/SLICE_377/instant1/i2689/SLICE_377_K1_H1 , 
         \instant1/i2689/SLICE_377/instant1/i2689/GATE_H0 ;

  lut40094 \instant1/i2689/SLICE_377_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\instant1/i2689/SLICE_377/instant1/i2689/SLICE_377_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \instant1/i2689/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2689/SLICE_377/instant1/i2689/GATE_H0 ));
  selmux2 \instant1/i2689/SLICE_377_K0K1MUX ( 
    .D0(\instant1/i2689/SLICE_377/instant1/i2689/GATE_H0 ), 
    .D1(\instant1/i2689/SLICE_377/instant1/i2689/SLICE_377_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_i2645_SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2645/SLICE_378/instant1/i2645/SLICE_378_K1_H1 , 
         \instant1/i2645/SLICE_378/instant1/i2645/GATE_H0 ;

  lut40095 \instant1/i2645/SLICE_378_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2645/SLICE_378/instant1/i2645/SLICE_378_K1_H1 ));
  lut40087 \instant1/i2645/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2645/SLICE_378/instant1/i2645/GATE_H0 ));
  selmux2 \instant1/i2645/SLICE_378_K0K1MUX ( 
    .D0(\instant1/i2645/SLICE_378/instant1/i2645/GATE_H0 ), 
    .D1(\instant1/i2645/SLICE_378/instant1/i2645/SLICE_378_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF170) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_i2603_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2603/SLICE_379/instant1/i2603/SLICE_379_K1_H1 , 
         \instant1/i2603/SLICE_379/instant1/i2603/GATE_H0 ;

  lut40095 \instant1/i2603/SLICE_379_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2603/SLICE_379/instant1/i2603/SLICE_379_K1_H1 ));
  lut40087 \instant1/i2603/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2603/SLICE_379/instant1/i2603/GATE_H0 ));
  selmux2 \instant1/i2603/SLICE_379_K0K1MUX ( 
    .D0(\instant1/i2603/SLICE_379/instant1/i2603/GATE_H0 ), 
    .D1(\instant1/i2603/SLICE_379/instant1/i2603/SLICE_379_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2563_SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2563/SLICE_380/instant1/i2563/SLICE_380_K1_H1 , 
         \instant1/i2563/SLICE_380/instant1/i2563/GATE_H0 ;

  lut40095 \instant1/i2563/SLICE_380_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2563/SLICE_380/instant1/i2563/SLICE_380_K1_H1 ));
  lut40087 \instant1/i2563/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2563/SLICE_380/instant1/i2563/GATE_H0 ));
  selmux2 \instant1/i2563/SLICE_380_K0K1MUX ( 
    .D0(\instant1/i2563/SLICE_380/instant1/i2563/GATE_H0 ), 
    .D1(\instant1/i2563/SLICE_380/instant1/i2563/SLICE_380_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2522_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2522/SLICE_381/instant1/i2522/SLICE_381_K1_H1 , 
         \instant1/i2522/SLICE_381/instant1/i2522/GATE_H0 ;

  lut40095 \instant1/i2522/SLICE_381_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2522/SLICE_381/instant1/i2522/SLICE_381_K1_H1 ));
  lut40087 \instant1/i2522/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2522/SLICE_381/instant1/i2522/GATE_H0 ));
  selmux2 \instant1/i2522/SLICE_381_K0K1MUX ( 
    .D0(\instant1/i2522/SLICE_381/instant1/i2522/GATE_H0 ), 
    .D1(\instant1/i2522/SLICE_381/instant1/i2522/SLICE_381_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2483_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2483/SLICE_382/instant1/i2483/SLICE_382_K1_H1 , 
         \instant1/i2483/SLICE_382/instant1/i2483/GATE_H0 ;

  lut40095 \instant1/i2483/SLICE_382_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2483/SLICE_382/instant1/i2483/SLICE_382_K1_H1 ));
  lut40096 \instant1/i2483/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2483/SLICE_382/instant1/i2483/GATE_H0 ));
  selmux2 \instant1/i2483/SLICE_382_K0K1MUX ( 
    .D0(\instant1/i2483/SLICE_382/instant1/i2483/GATE_H0 ), 
    .D1(\instant1/i2483/SLICE_382/instant1/i2483/SLICE_382_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4D0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_i2446_SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2446/SLICE_383/instant1/i2446/SLICE_383_K1_H1 , 
         \instant1/i2446/SLICE_383/instant1/i2446/GATE_H0 ;

  lut40095 \instant1/i2446/SLICE_383_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2446/SLICE_383/instant1/i2446/SLICE_383_K1_H1 ));
  lut40087 \instant1/i2446/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2446/SLICE_383/instant1/i2446/GATE_H0 ));
  selmux2 \instant1/i2446/SLICE_383_K0K1MUX ( 
    .D0(\instant1/i2446/SLICE_383/instant1/i2446/GATE_H0 ), 
    .D1(\instant1/i2446/SLICE_383/instant1/i2446/SLICE_383_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2411_SLICE_384 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2411/SLICE_384/instant1/i2411/SLICE_384_K1_H1 , 
         \instant1/i2411/SLICE_384/instant1/i2411/GATE_H0 ;

  lut40095 \instant1/i2411/SLICE_384_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2411/SLICE_384/instant1/i2411/SLICE_384_K1_H1 ));
  lut40096 \instant1/i2411/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2411/SLICE_384/instant1/i2411/GATE_H0 ));
  selmux2 \instant1/i2411/SLICE_384_K0K1MUX ( 
    .D0(\instant1/i2411/SLICE_384/instant1/i2411/GATE_H0 ), 
    .D1(\instant1/i2411/SLICE_384/instant1/i2411/SLICE_384_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2378_SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2378/SLICE_385/instant1/i2378/SLICE_385_K1_H1 , 
         \instant1/i2378/SLICE_385/instant1/i2378/GATE_H0 ;

  lut40095 \instant1/i2378/SLICE_385_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2378/SLICE_385/instant1/i2378/SLICE_385_K1_H1 ));
  lut40096 \instant1/i2378/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2378/SLICE_385/instant1/i2378/GATE_H0 ));
  selmux2 \instant1/i2378/SLICE_385_K0K1MUX ( 
    .D0(\instant1/i2378/SLICE_385/instant1/i2378/GATE_H0 ), 
    .D1(\instant1/i2378/SLICE_385/instant1/i2378/SLICE_385_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2347_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2347/SLICE_386/instant1/i2347/SLICE_386_K1_H1 , 
         \instant1/i2347/SLICE_386/instant1/i2347/GATE_H0 ;

  lut40095 \instant1/i2347/SLICE_386_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2347/SLICE_386/instant1/i2347/SLICE_386_K1_H1 ));
  lut40096 \instant1/i2347/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2347/SLICE_386/instant1/i2347/GATE_H0 ));
  selmux2 \instant1/i2347/SLICE_386_K0K1MUX ( 
    .D0(\instant1/i2347/SLICE_386/instant1/i2347/GATE_H0 ), 
    .D1(\instant1/i2347/SLICE_386/instant1/i2347/SLICE_386_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2318_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2318/SLICE_387/instant1/i2318/SLICE_387_K1_H1 , 
         \instant1/i2318/SLICE_387/instant1/i2318/GATE_H0 ;

  lut40095 \instant1/i2318/SLICE_387_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2318/SLICE_387/instant1/i2318/SLICE_387_K1_H1 ));
  lut40087 \instant1/i2318/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2318/SLICE_387/instant1/i2318/GATE_H0 ));
  selmux2 \instant1/i2318/SLICE_387_K0K1MUX ( 
    .D0(\instant1/i2318/SLICE_387/instant1/i2318/GATE_H0 ), 
    .D1(\instant1/i2318/SLICE_387/instant1/i2318/SLICE_387_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2291_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2291/SLICE_388/instant1/i2291/SLICE_388_K1_H1 , 
         \instant1/i2291/SLICE_388/instant1/i2291/GATE_H0 ;

  lut40095 \instant1/i2291/SLICE_388_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2291/SLICE_388/instant1/i2291/SLICE_388_K1_H1 ));
  lut40096 \instant1/i2291/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2291/SLICE_388/instant1/i2291/GATE_H0 ));
  selmux2 \instant1/i2291/SLICE_388_K0K1MUX ( 
    .D0(\instant1/i2291/SLICE_388/instant1/i2291/GATE_H0 ), 
    .D1(\instant1/i2291/SLICE_388/instant1/i2291/SLICE_388_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2266_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2266/SLICE_389/instant1/i2266/SLICE_389_K1_H1 , 
         \instant1/i2266/SLICE_389/instant1/i2266/GATE_H0 ;

  lut40095 \instant1/i2266/SLICE_389_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2266/SLICE_389/instant1/i2266/SLICE_389_K1_H1 ));
  lut40087 \instant1/i2266/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2266/SLICE_389/instant1/i2266/GATE_H0 ));
  selmux2 \instant1/i2266/SLICE_389_K0K1MUX ( 
    .D0(\instant1/i2266/SLICE_389/instant1/i2266/GATE_H0 ), 
    .D1(\instant1/i2266/SLICE_389/instant1/i2266/SLICE_389_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2243_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2243/SLICE_390/instant1/i2243/SLICE_390_K1_H1 , 
         \instant1/i2243/SLICE_390/instant1/i2243/GATE_H0 ;

  lut40095 \instant1/i2243/SLICE_390_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2243/SLICE_390/instant1/i2243/SLICE_390_K1_H1 ));
  lut40087 \instant1/i2243/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2243/SLICE_390/instant1/i2243/GATE_H0 ));
  selmux2 \instant1/i2243/SLICE_390_K0K1MUX ( 
    .D0(\instant1/i2243/SLICE_390/instant1/i2243/GATE_H0 ), 
    .D1(\instant1/i2243/SLICE_390/instant1/i2243/SLICE_390_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2222_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2222/SLICE_391/instant1/i2222/SLICE_391_K1_H1 , 
         \instant1/i2222/SLICE_391/instant1/i2222/GATE_H0 ;

  lut40095 \instant1/i2222/SLICE_391_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2222/SLICE_391/instant1/i2222/SLICE_391_K1_H1 ));
  lut40087 \instant1/i2222/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2222/SLICE_391/instant1/i2222/GATE_H0 ));
  selmux2 \instant1/i2222/SLICE_391_K0K1MUX ( 
    .D0(\instant1/i2222/SLICE_391/instant1/i2222/GATE_H0 ), 
    .D1(\instant1/i2222/SLICE_391/instant1/i2222/SLICE_391_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2206_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2206/SLICE_392/instant1/i2206/SLICE_392_K1_H1 , 
         \instant1/i2206/SLICE_392/instant1/i2206/GATE_H0 ;

  lut40095 \instant1/i2206/SLICE_392_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2206/SLICE_392/instant1/i2206/SLICE_392_K1_H1 ));
  lut40087 \instant1/i2206/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2206/SLICE_392/instant1/i2206/GATE_H0 ));
  selmux2 \instant1/i2206/SLICE_392_K0K1MUX ( 
    .D0(\instant1/i2206/SLICE_392/instant1/i2206/GATE_H0 ), 
    .D1(\instant1/i2206/SLICE_392/instant1/i2206/SLICE_392_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2192_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2192/SLICE_393/instant1/i2192/SLICE_393_K1_H1 , 
         \instant1/i2192/SLICE_393/instant1/i2192/GATE_H0 ;

  lut40095 \instant1/i2192/SLICE_393_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2192/SLICE_393/instant1/i2192/SLICE_393_K1_H1 ));
  lut40087 \instant1/i2192/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2192/SLICE_393/instant1/i2192/GATE_H0 ));
  selmux2 \instant1/i2192/SLICE_393_K0K1MUX ( 
    .D0(\instant1/i2192/SLICE_393/instant1/i2192/GATE_H0 ), 
    .D1(\instant1/i2192/SLICE_393/instant1/i2192/SLICE_393_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2180_SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2180/SLICE_394/instant1/i2180/SLICE_394_K1_H1 , 
         \instant1/i2180/SLICE_394/instant1/i2180/GATE_H0 ;

  lut40095 \instant1/i2180/SLICE_394_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2180/SLICE_394/instant1/i2180/SLICE_394_K1_H1 ));
  lut40087 \instant1/i2180/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2180/SLICE_394/instant1/i2180/GATE_H0 ));
  selmux2 \instant1/i2180/SLICE_394_K0K1MUX ( 
    .D0(\instant1/i2180/SLICE_394/instant1/i2180/GATE_H0 ), 
    .D1(\instant1/i2180/SLICE_394/instant1/i2180/SLICE_394_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2170_SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2170/SLICE_395/instant1/i2170/SLICE_395_K1_H1 , 
         \instant1/i2170/SLICE_395/instant1/i2170/GATE_H0 ;

  lut40095 \instant1/i2170/SLICE_395_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2170/SLICE_395/instant1/i2170/SLICE_395_K1_H1 ));
  lut40087 \instant1/i2170/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2170/SLICE_395/instant1/i2170/GATE_H0 ));
  selmux2 \instant1/i2170/SLICE_395_K0K1MUX ( 
    .D0(\instant1/i2170/SLICE_395/instant1/i2170/GATE_H0 ), 
    .D1(\instant1/i2170/SLICE_395/instant1/i2170/SLICE_395_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2162_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2162/SLICE_396/instant1/i2162/SLICE_396_K1_H1 , 
         \instant1/i2162/SLICE_396/instant1/i2162/GATE_H0 ;

  lut40095 \instant1/i2162/SLICE_396_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2162/SLICE_396/instant1/i2162/SLICE_396_K1_H1 ));
  lut40087 \instant1/i2162/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2162/SLICE_396/instant1/i2162/GATE_H0 ));
  selmux2 \instant1/i2162/SLICE_396_K0K1MUX ( 
    .D0(\instant1/i2162/SLICE_396/instant1/i2162/GATE_H0 ), 
    .D1(\instant1/i2162/SLICE_396/instant1/i2162/SLICE_396_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2156_SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2156/SLICE_397/instant1/i2156/SLICE_397_K1_H1 , 
         \instant1/i2156/SLICE_397/instant1/i2156/GATE_H0 ;

  lut40095 \instant1/i2156/SLICE_397_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2156/SLICE_397/instant1/i2156/SLICE_397_K1_H1 ));
  lut40087 \instant1/i2156/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2156/SLICE_397/instant1/i2156/GATE_H0 ));
  selmux2 \instant1/i2156/SLICE_397_K0K1MUX ( 
    .D0(\instant1/i2156/SLICE_397/instant1/i2156/GATE_H0 ), 
    .D1(\instant1/i2156/SLICE_397/instant1/i2156/SLICE_397_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2152_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2152/SLICE_398/instant1/i2152/SLICE_398_K1_H1 , 
         \instant1/i2152/SLICE_398/instant1/i2152/GATE_H0 ;

  lut40095 \instant1/i2152/SLICE_398_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2152/SLICE_398/instant1/i2152/SLICE_398_K1_H1 ));
  lut40087 \instant1/i2152/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2152/SLICE_398/instant1/i2152/GATE_H0 ));
  selmux2 \instant1/i2152/SLICE_398_K0K1MUX ( 
    .D0(\instant1/i2152/SLICE_398/instant1/i2152/GATE_H0 ), 
    .D1(\instant1/i2152/SLICE_398/instant1/i2152/SLICE_398_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2148_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2148/SLICE_399/instant1/i2148/SLICE_399_K1_H1 , 
         \instant1/i2148/SLICE_399/instant1/i2148/GATE_H0 ;

  lut40095 \instant1/i2148/SLICE_399_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2148/SLICE_399/instant1/i2148/SLICE_399_K1_H1 ));
  lut40087 \instant1/i2148/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2148/SLICE_399/instant1/i2148/GATE_H0 ));
  selmux2 \instant1/i2148/SLICE_399_K0K1MUX ( 
    .D0(\instant1/i2148/SLICE_399/instant1/i2148/GATE_H0 ), 
    .D1(\instant1/i2148/SLICE_399/instant1/i2148/SLICE_399_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2144_SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2144/SLICE_400/instant1/i2144/SLICE_400_K1_H1 , 
         \instant1/i2144/SLICE_400/instant1/i2144/GATE_H0 ;

  lut40095 \instant1/i2144/SLICE_400_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2144/SLICE_400/instant1/i2144/SLICE_400_K1_H1 ));
  lut40087 \instant1/i2144/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2144/SLICE_400/instant1/i2144/GATE_H0 ));
  selmux2 \instant1/i2144/SLICE_400_K0K1MUX ( 
    .D0(\instant1/i2144/SLICE_400/instant1/i2144/GATE_H0 ), 
    .D1(\instant1/i2144/SLICE_400/instant1/i2144/SLICE_400_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_i2142_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant1/i2142/SLICE_401/instant1/i2142/SLICE_401_K1_H1 , 
         \instant1/i2142/SLICE_401/instant1/i2142/GATE_H0 ;

  lut40095 \instant1/i2142/SLICE_401_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant1/i2142/SLICE_401/instant1/i2142/SLICE_401_K1_H1 ));
  lut40087 \instant1/i2142/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant1/i2142/SLICE_401/instant1/i2142/GATE_H0 ));
  selmux2 \instant1/i2142/SLICE_401_K0K1MUX ( 
    .D0(\instant1/i2142/SLICE_401/instant1/i2142/GATE_H0 ), 
    .D1(\instant1/i2142/SLICE_401/instant1/i2142/SLICE_401_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_i2947_SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \instant2/i2947/SLICE_402/instant2/i2947/SLICE_402_K1_H1 , 
         \instant2/i2947/SLICE_402/instant2/i2947/GATE_H0 ;

  lut40097 \instant2/i2947/SLICE_402_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\instant2/i2947/SLICE_402/instant2/i2947/SLICE_402_K1_H1 ));
  lut40098 \instant2/i2947/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant2/i2947/SLICE_402/instant2/i2947/GATE_H0 ));
  selmux2 \instant2/i2947/SLICE_402_K0K1MUX ( 
    .D0(\instant2/i2947/SLICE_402/instant2/i2947/GATE_H0 ), 
    .D1(\instant2/i2947/SLICE_402/instant2/i2947/SLICE_402_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDF9B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF9F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_i8999_SLICE_403 ( input C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, \instant2/i8999/SLICE_403/instant2/i8999/SLICE_403_K1_H1 , 
         \instant2/i8999/SLICE_403/instant2/i8999/GATE_H0 ;

  lut40099 \instant2/i8999/SLICE_403_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\instant2/i8999/SLICE_403/instant2/i8999/SLICE_403_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \instant2/i8999/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\instant2/i8999/SLICE_403/instant2/i8999/GATE_H0 ));
  selmux2 \instant2/i8999/SLICE_403_K0K1MUX ( 
    .D0(\instant2/i8999/SLICE_403/instant2/i8999/GATE_H0 ), 
    .D1(\instant2/i8999/SLICE_403/instant2/i8999/SLICE_403_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_404 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40101 \instant1/i2159_2_lut_rep_340_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1416_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_3066_i24_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i3127_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4D0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i3_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1731_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_1658_i56_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1734_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40103 \instant1/i3817_2_lut_rep_332_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40104 \instant1/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_1553_i58_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1631_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_410 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \instant1/i2_3_lut_rep_333 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i1628_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_411 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3914_2_lut_rep_339_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \instant1/i1_2_lut_4_lut_adj_15 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_1446_i60_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1524_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i1_3_lut_rep_385_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40106 \instant1/lumdivision_0__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_3137_i22_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i3197_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_415 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1833_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \instant1/i2_3_lut_rep_319 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_2058_i48_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i2130_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_417 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \instant1/div_63_LessThan_3206_i9_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40079 \instant1/div_63_LessThan_3206_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h663C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_1337_i62_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1417_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_419 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_1226_i64_3_lut_rep_355 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \instant1/i3944_2_lut_rep_346_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD4D4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_420 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i1195_3_lut_rep_361_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40111 \instant1/i3943_1_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h547F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_421 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3828_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \instant1/btn_1__bdd_4_lut_8897 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFE5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_422 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40113 \instant1/i640_2_lut_rep_362 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \instant1/i2149_2_lut_rep_353_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i1084_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \instant1/div_63_i1197_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i1087_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \instant1/div_63_i1200_3_lut_rep_359_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_425 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \instant1/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \instant1/div_63_i1196_3_lut_rep_360_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_426 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3829_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \instant1/div_63_i1202_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i1082_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \instant1/div_63_LessThan_1226_i63_2_lut_rep_354_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h32DC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i970_3_lut_rep_370_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40110 \instant1/div_63_i1085_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_429 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3827_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \instant1/div_63_i1088_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \instant1/i2140_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \instant1/div_63_i967_3_lut_rep_369_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF170) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_431 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \instant1/i1_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \instant1/n11015_bdd_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2224_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \instant1/div_63_LessThan_2153_i46_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2223_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i8_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2035_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \instant1/div_63_LessThan_1961_i50_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1937_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \instant1/div_63_LessThan_1862_i52_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_436 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1837_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \instant1/div_63_LessThan_1761_i54_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i1_2_lut_rep_305_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2032_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_438 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \instant1/div_63_i850_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \instant1/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_439 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \instant1/i2_3_lut_rep_312 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i1933_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40120 \instant2/i2_3_lut_4_lut_adj_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \instant2/i8847_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40120 \instant2/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \instant2/row_c_3_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5048) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_442 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \instant1/i8853_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 i1_4_lut_rep_391( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_443 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_107 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_444 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_3066_i13_2_lut_rep_269 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8831_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_445 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2993_i15_2_lut_rep_271 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8829_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_446 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2918_i17_2_lut_rep_273 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8827_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1841_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1740_3_lut_rep_322_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_448 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_rep_267 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i3130_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_449 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2841_i19_2_lut_rep_275 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8825_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1831_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1730_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_451 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2762_i21_2_lut_rep_277 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8821_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_452 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1838_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1737_3_lut_rep_323_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_453 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2681_i23_2_lut_rep_279 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8815_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_454 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2598_i25_2_lut_rep_281 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8878_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1834_3_lut_rep_317_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1733_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_456 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2513_i27_2_lut_rep_283 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8857_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_457 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2426_i29_2_lut_rep_285 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8837_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40103 \instant1/i3809_2_lut_rep_318_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1732_3_lut_rep_324_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_459 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/div_63_LessThan_2337_i31_2_lut_rep_287 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8813_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1633_3_lut_rep_329_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1736_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2231_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8865_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3198_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3129_3_lut_rep_261_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_463 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2242_3_lut_rep_295 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8863_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1836_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1735_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_465 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2041_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8861_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_466 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1943_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \instant1/div_63_LessThan_1862_i41_2_lut_rep_313_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \instant1/i8855_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h53AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1839_3_lut_rep_316_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1738_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \instant1/div_63_LessThan_1761_i43_2_lut_rep_320_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \instant1/i8846_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1840_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1739_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1637_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8844_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1531_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8823_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1842_3_lut_rep_315_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1741_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1843_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1742_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1423_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8809_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_476 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1844_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \instant1/i3835_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD0D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40102 \instant1/div_63_LessThan_3206_i20_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40127 \instant1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h220A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_478 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \instant1/div_63_i1313_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \instant1/i8880_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_479 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1636_3_lut_rep_328_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \instant1/div_63_LessThan_1658_i44_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \instant1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_481 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1635_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2169_3_lut_rep_327 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_482 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2644_3_lut_rep_260 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i3131_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_483 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3791_2_lut_rep_298_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \instant1/div_63_LessThan_2153_i35_2_lut_rep_294_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i1201_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8876_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1528_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \instant1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \instant1/div_63_LessThan_1113_i55_2_lut_rep_363_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \instant1/i8874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40129 \instant1/div_63_i1522_3_lut_rep_338_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40104 \instant1/i1_2_lut_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i971_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \instant1/i8811_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2038_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \instant1/i1_2_lut_4_lut_adj_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1525_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1630_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40104 \instant1/i2_2_lut_4_lut_adj_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1629_3_lut_rep_330_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2226_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2133_3_lut_rep_297_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1527_3_lut_rep_337_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1632_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_494 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_2153_i34_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i2136_3_lut_rep_296_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2215_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2122_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \instant1/i1_2_lut_4_lut_adj_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1634_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2216_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2123_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40129 \instant1/i3833_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1638_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2220_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2127_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40130 \instant1/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \instant1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_501 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1530_3_lut_rep_336_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \instant1/div_63_LessThan_1553_i46_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40130 \instant1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \instant1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3124_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40130 \instant1/i9_4_lut_adj_13 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2218_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2125_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_505 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1529_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2161_3_lut_rep_335 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2222_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2129_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_507 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_34 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40124 \instant1/i8833_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i3133_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1420_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \instant1/i1_2_lut_4_lut_adj_14 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_510 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3850_2_lut_rep_266_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \instant1/i1_2_lut_4_lut_adj_16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3203_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3134_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_512 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2841_i30_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E8E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2217_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2124_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly;

  lut40084 \instant1/div_63_i3108_3_lut_rep_263_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \instant1/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \instant1/frqUP_1_95 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_515 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3178_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1419_3_lut_rep_344_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1526_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_517 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2221_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2128_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_518 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \instant1/i3846_2_lut_rep_258 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 \instant1/i1_4_lut_adj_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_519 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \instant1/i11_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i3114_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_520 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \instant1/i3832_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i1532_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3184_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3115_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3195_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40130 \instant1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_523 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \instant1/div_63_i1415_3_lut_rep_345_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \instant1/div_63_i1523_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_524 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40133 \instant1/i8807_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \instant1/lumdivision_0__bdd_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0023 \instant1/lumDN_3_94 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0023 \instant1/lumDN_2_93 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6FF6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0606) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_525 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i20_4_lut_adj_19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \instant1/i3898_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_526 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3204_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \instant1/i3888_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_527 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1422_3_lut_rep_343_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \instant1/div_63_LessThan_1446_i48_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3188_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3119_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_529 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3118_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \instant1/i6_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2219_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2126_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3109_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \instant1/i7_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_532 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1421_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2155_3_lut_rep_342 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i3117_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_534 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1944_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \instant1/i3836_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_535 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \instant1/div_63_i1310_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \instant1/i1_2_lut_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_536 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \instant1/btn_3__bdd_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \instant1/i2_3_lut_adj_21 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB7B7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_537 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3106_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \instant1/div_63_i764_1_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/div_63_i731_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3126_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_540 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_rep_417 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \instant1/i3824_2_lut_rep_376_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40138 \instant1/i8795_2_lut_rep_377_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \instant1/i1_4_lut_4_lut_rep_416_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h01FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3116_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3185_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_543 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3120_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_544 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i3132_3_lut_rep_265_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \instant1/div_63_LessThan_3137_i10_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40139 \instant1/div_63_i1306_3_lut_rep_351_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i1418_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAB80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_546 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3181_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3112_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_547 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \instant1/i3831_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1424_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_548 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i11_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_549 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \instant1/div_63_i1312_3_lut_rep_349 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_1337_i50_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_550 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \instant1/div_63_i1311_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \instant1/i2151_3_lut_rep_348 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_551 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i4_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_552 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \instant1/div_63_i1198_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \instant1/div_63_i1309_3_lut_rep_350 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_553 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2225_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2132_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_554 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \instant1/div_63_i1199_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2147_3_lut_rep_357 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_555 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2036_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2131_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2227_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2134_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_557 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \instant1/div_63_i1086_3_lut_rep_365_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \instant1/div_63_LessThan_1113_i54_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_558 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2228_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2135_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_559 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i2_2_lut_adj_105 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i8_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_560 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \instant1/i3936_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 \instant1/i639_2_lut_rep_366 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_561 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3194_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3125_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_562 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \instant1/div_63_i968_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \instant1/div_63_i1083_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_563 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \instant1/i1_2_lut_adj_98 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \instant1/i1_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_564 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_43 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2230_3_lut_rep_292_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i2137_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_566 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i2_2_lut_adj_41 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_567 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40129 \instant1/i3838_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2138_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_568 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \instant1/div_63_i969_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2141_3_lut_rep_368 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_569 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2762_i32_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_570 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i3_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i1_2_lut_rep_299 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_571 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_50 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_44 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_572 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i3_2_lut_adj_48 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i6_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40142 \instant1/div_63_i853_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \instant1/div_63_LessThan_998_i57_2_lut_rep_367_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_574 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \instant1/i3825_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \instant1/div_63_i972_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_575 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2681_i34_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_576 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_58 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_51 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_577 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_56 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i5_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_578 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2598_i36_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_579 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \instant1/div_63_i851_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \instant1/i2139_3_lut_rep_372 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40143 \instant1/div_63_i852_3_lut_rep_373_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40133 \instant1/i8803_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2F20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_581 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_65 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_582 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_63 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i4_4_lut_adj_62 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_583 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2513_i38_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_584 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \instant1/i2_3_lut_rep_414 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \instant1/i3988_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_585 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_70 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2232_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \instant1/i3839_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_587 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_69 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2426_i40_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_588 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i1_2_lut_adj_76 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i6_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_589 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2337_i42_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_590 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i1_2_lut_4_lut_adj_100 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i4_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_591 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2246_i44_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_592 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \instant1/i8486_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \instant1/i2_3_lut_rep_379 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1212) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9696) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_593 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \instant1/i2020_4_lut_3_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \instant1/div_63_i732_3_lut_rep_375_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2727) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF069) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_594 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i2040_3_lut_rep_302_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \instant1/div_63_LessThan_2058_i36_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2033_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i3_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_596 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i2039_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2221_3_lut_rep_301 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_597 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \instant1/i8817_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \instant1/i8816_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_598 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/sawtooth_cnt_15__I_0_i23_2_lut_rep_404 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \instant1/i8666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_599 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/sawtooth_cnt_15__I_0_i17_2_lut_rep_407 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \instant1/i8651_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5455) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_600 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/sawtooth_cnt_15__I_0_i11_2_lut_rep_411 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \instant1/i8638_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5554) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1934_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i3_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1832_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \instant1/i3_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_603 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3798_2_lut_rep_304_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \instant1/div_63_LessThan_2058_i37_2_lut_rep_300_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40153 \instant1/equal_151_i5_2_lut_rep_389_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40154 \instant1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4F44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_605 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1940_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \instant1/i1_2_lut_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_606 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1931_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2028_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1930_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2027_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_608 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i15_4_lut_adj_94 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \instant1/i1_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_609 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1932_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2029_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_610 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \instant1/i4022_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \instant1/i2_3_lut_rep_396 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_611 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i6_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_612 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/sawtooth_cnt_15__I_0_i18_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/sawtooth_cnt_15__I_0_i20_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_613 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \instant1/i8818_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \instant1/i8819_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_614 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \instant1/i8871_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i27_2_lut_rep_399 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_615 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \instant1/i3837_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i2042_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_616 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/sawtooth_cnt_15__I_0_i26_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/sawtooth_cnt_15__I_0_i14_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_617 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1935_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \instant1/i2_3_lut_rep_306 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_618 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1942_3_lut_rep_309_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \instant1/div_63_LessThan_1961_i38_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_619 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i1941_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2205_3_lut_rep_308 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_620 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \instant1/i2_3_lut_rep_415 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \instant1/i3730_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40103 \instant1/i3802_2_lut_rep_311_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \instant1/div_63_LessThan_1961_i39_2_lut_rep_307_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_622 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \instant1/div_63_i2229_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2265_3_lut_rep_290 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_623 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \instant1/i3785_2_lut_rep_293 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \instant1/div_63_LessThan_2246_i33_2_lut_rep_289_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_624 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_120 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2993_i26_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_625 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i7_4_lut_adj_117 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i1_2_lut_adj_104 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_626 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \instant1/i2_3_lut_adj_110 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \instant1/div_63_LessThan_2918_i28_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_627 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i4_2_lut_adj_109 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i7_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_628 ( input B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40064 \instant1/i5_2_lut_adj_114 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i10_4_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0023 \instant1/frqDN_3_100 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0023 \instant1/frqDN_2_99 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant1_SLICE_629 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i2_2_lut_adj_116 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i9_4_lut_adj_113 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1835_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \instant1/i3_2_lut_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_631 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \instant2/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \instant2/i8459_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_632 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \instant2/row_c_0_bdd_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \instant2/n11183_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDEDE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40120 \instant2/i2_3_lut_rep_386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40161 \instant2/i8848_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_634 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \instant2/i8464_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \instant2/i8806_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant2/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \instant2/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_636 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \instant2/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \instant2/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_637 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \instant2/i1_2_lut_rep_413 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \instant2/i1_4_lut_adj_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_638 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant2/i1_2_lut_rep_397 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \instant2/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_639 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \instant2/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \instant2/i4012_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant2_SLICE_640 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \instant2/i2_3_lut_rep_390_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \instant2/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_641 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \instant2/i3_4_lut_adj_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \instant2/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40156 \instant1/i8495_2_lut_rep_392_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40166 \instant1/equal_175_i6_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_643 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \instant2/i444_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 i1_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_644 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \instant1/i8643_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40108 \instant1/sawtooth_cnt_15__I_0_i10_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9009) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_645 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \instant1/i8656_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40108 \instant1/sawtooth_cnt_15__I_0_i8_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40169 \instant1/i3904_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \instant1/n10994_bdd_2_lut_rep_387_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_647 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \instant1/i8451_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \instant1/i3840_2_lut_rep_291_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_648 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \instant2/row_c_0_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 i1_2_lut_rep_410( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6DB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \instant1/i8692_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3121_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3111_3_lut_rep_262_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_651 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \instant1/i3834_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \instant1/div_63_i1627_3_lut_rep_331_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_652 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3107_3_lut_rep_264_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \instant1/div_63_i3123_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_653 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_1862_i40_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_1761_i42_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_654 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3128_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3113_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i3110_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i3122_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_656 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_2246_i32_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_3066_i12_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_657 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_2337_i30_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_1226_i52_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_658 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_2426_i28_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_998_i56_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_659 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_2513_i26_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_2993_i14_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_660 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \instant1/i3823_2_lut_rep_374_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \instant1/div_63_i854_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4848) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_661 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_2598_i24_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_2918_i16_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_662 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40108 \instant1/div_63_LessThan_2841_i18_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_663 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/div_63_LessThan_2681_i22_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \instant1/div_63_LessThan_2762_i20_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2031_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2037_3_lut_rep_303_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_665 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i2030_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i2034_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_666 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \instant1/i8872_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i31_2_lut_rep_401 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_667 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \instant1/i8670_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i21_2_lut_rep_403 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_668 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \instant1/sawtooth_cnt_15__I_0_i6_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i7_2_lut_rep_408 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_669 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1939_3_lut_rep_310_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40109 \instant1/i1_2_lut_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \instant1/div_63_i1938_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \instant1/div_63_i1936_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_671 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \instant2/i8869_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \instant2/mux_436_i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h303A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_672 ( input B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i638_2_lut_rep_371 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 sub_292_inv_0_i10_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_673 ( input C1, B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2191_3_lut_rep_314 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 sub_292_inv_0_i7_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_674 ( input C1, B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \instant1/i1_2_lut_rep_388_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 sub_292_inv_0_i5_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_675 ( input B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \instant1/i2_3_lut_rep_381_4_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 sub_292_inv_0_i3_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_676 ( input D1, C1, B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \instant1/i8835_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 sub_292_inv_0_i4_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_677 ( input B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \instant1/i1_2_lut_adj_10 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 sub_292_inv_0_i1_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_678 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i8489_2_lut_rep_393 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \instant1/i1_2_lut_adj_9 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_679 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \instant1/div_63_LessThan_3137_i11_2_lut_rep_259_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \instant1/div_63_LessThan_1658_i45_2_lut_rep_326_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_680 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \instant1/div_63_LessThan_1226_i53_2_lut_rep_356_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \instant1/div_63_LessThan_1553_i47_2_lut_rep_334_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \instant1/div_63_LessThan_1337_i51_2_lut_rep_347_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \instant1/div_63_LessThan_1446_i49_2_lut_rep_341_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_682 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2290_3_lut_rep_286 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \instant1/i2602_3_lut_rep_268 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_683 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \instant1/i1_2_lut_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \instant1/i2179_3_lut_rep_321 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i8_4_lut_adj_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \instant1/i3_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_685 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \instant1/div_63_i1307_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \instant1/i1_2_lut_4_lut_adj_32 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_686 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2317_3_lut_rep_284 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \instant1/i2562_3_lut_rep_270 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_687 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \instant1/div_63_i1308_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \instant1/i3946_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_688 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \instant1/i3830_2_lut_rep_358_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \instant1/div_63_i1314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_689 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2346_3_lut_rep_282 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \instant1/i2143_3_lut_rep_364 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_690 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2377_3_lut_rep_280 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \instant1/i2521_3_lut_rep_272 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_691 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \instant1/i2410_3_lut_rep_278 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \instant1/i2482_3_lut_rep_274 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_692 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant1/i2_2_lut_adj_97 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \instant1/sawtooth_cnt_15__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C8E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module instant1_SLICE_693 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i5_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_694 ( input B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40062 \instant1/sawtooth_cnt_15__I_0_i9_2_lut_rep_409 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \instant1/i10_4_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0023 \instant1/frqUP_3_97 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0023 \instant1/frqUP_2_96 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module instant2_SLICE_695 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant2/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \instant2/i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_696 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i5_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i3_2_lut_adj_119 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \instant1/i6_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \instant1/i3_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_698 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \instant1/i4_3_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \instant1/i3_2_lut_adj_73 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_699 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i6_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i2_2_lut_adj_68 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_700 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i5_4_lut_adj_60 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i3_2_lut_adj_61 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_701 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i5_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i4_2_lut_adj_53 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_702 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i5_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i3_2_lut_adj_46 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_703 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i5_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i4_2_lut_adj_38 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_704 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_705 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \instant1/i5_3_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \instant1/i5_3_lut_rep_288 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_706 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/sawtooth_cnt_15__I_0_i13_2_lut_rep_405 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i15_2_lut_rep_406 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_707 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \instant1/i3813_2_lut_rep_325 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \instant1/i2_3_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_708 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \instant1/sawtooth_cnt_15__I_0_i25_2_lut_rep_398 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \instant1/sawtooth_cnt_15__I_0_i29_2_lut_rep_400 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant1_SLICE_709 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \instant1/i9_4_lut_adj_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \instant1/i1_2_lut_adj_28 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module instant2_SLICE_710 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \instant2/i440_2_lut_rep_394 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \instant2/i2958_2_lut_rep_412 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_1_ ( input PADDO, output led1 );
  wire   GNDI;

  xo2iobuf led_pad_1( .I(PADDO), .T(GNDI), .PAD(led1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led1) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module led_2_ ( input PADDO, output led2 );
  wire   GNDI;

  xo2iobuf led_pad_2( .I(PADDO), .T(GNDI), .PAD(led2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led2) = (0:0:0,0:0:0);
  endspecify

endmodule

module column_0_ ( output PADDI, input column0 );

  xo2iobuf0175 column_pad_0( .Z(PADDI), .PAD(column0));

  specify
    (column0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column0, 0:0:0);
    $width (negedge column0, 0:0:0);
  endspecify

endmodule

module xo2iobuf0175 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module column_1_ ( output PADDI, input column1 );

  xo2iobuf0175 column_pad_1( .Z(PADDI), .PAD(column1));

  specify
    (column1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column1, 0:0:0);
    $width (negedge column1, 0:0:0);
  endspecify

endmodule

module column_2_ ( output PADDI, input column2 );

  xo2iobuf0175 column_pad_2( .Z(PADDI), .PAD(column2));

  specify
    (column2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column2, 0:0:0);
    $width (negedge column2, 0:0:0);
  endspecify

endmodule

module column_3_ ( output PADDI, input column3 );

  xo2iobuf0175 column_pad_3( .Z(PADDI), .PAD(column3));

  specify
    (column3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column3, 0:0:0);
    $width (negedge column3, 0:0:0);
  endspecify

endmodule

module frqDN ( output PADDI, input frqDN );

  xo2iobuf0175 frqDN_pad( .Z(PADDI), .PAD(frqDN));

  specify
    (frqDN => PADDI) = (0:0:0,0:0:0);
    $width (posedge frqDN, 0:0:0);
    $width (negedge frqDN, 0:0:0);
  endspecify

endmodule

module frqUP ( output PADDI, input frqUP );

  xo2iobuf0175 frqUP_pad( .Z(PADDI), .PAD(frqUP));

  specify
    (frqUP => PADDI) = (0:0:0,0:0:0);
    $width (posedge frqUP, 0:0:0);
    $width (negedge frqUP, 0:0:0);
  endspecify

endmodule

module lumDN ( output PADDI, input lumDN );

  xo2iobuf0175 lumDN_pad( .Z(PADDI), .PAD(lumDN));

  specify
    (lumDN => PADDI) = (0:0:0,0:0:0);
    $width (posedge lumDN, 0:0:0);
    $width (negedge lumDN, 0:0:0);
  endspecify

endmodule

module lumUP ( output PADDI, input lumUP );

  xo2iobuf0175 lumUP_pad( .Z(PADDI), .PAD(lumUP));

  specify
    (lumUP => PADDI) = (0:0:0,0:0:0);
    $width (posedge lumUP, 0:0:0);
    $width (negedge lumUP, 0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );

  xo2iobuf0175 clk_pad( .Z(PADDI), .PAD(clk));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
    $width (posedge clk, 0:0:0);
    $width (negedge clk, 0:0:0);
  endspecify

endmodule

module row_0_ ( input PADDO, output row0 );
  wire   GNDI;

  xo2iobuf row_pad_0( .I(PADDO), .T(GNDI), .PAD(row0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row0) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_1_ ( input PADDO, output row1 );
  wire   GNDI;

  xo2iobuf row_pad_1( .I(PADDO), .T(GNDI), .PAD(row1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row1) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_2_ ( input PADDO, output row2 );
  wire   GNDI;

  xo2iobuf row_pad_2( .I(PADDO), .T(GNDI), .PAD(row2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row2) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_3_ ( input PADDO, output row3 );
  wire   GNDI;

  xo2iobuf row_pad_3( .I(PADDO), .T(GNDI), .PAD(row3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_0_ ( input PADDO, output led0 );
  wire   GNDI;

  xo2iobuf led_pad_0( .I(PADDO), .T(GNDI), .PAD(led0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led0) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_3_ ( input PADDO, output led3 );
  wire   GNDI;

  xo2iobuf led_pad_3( .I(PADDO), .T(GNDI), .PAD(led3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_4_ ( input PADDO, output led4 );
  wire   GNDI;

  xo2iobuf led_pad_4( .I(PADDO), .T(GNDI), .PAD(led4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led4) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_5_ ( input PADDO, output led5 );
  wire   GNDI;

  xo2iobuf led_pad_5( .I(PADDO), .T(GNDI), .PAD(led5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led5) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_6_ ( input PADDO, output led6 );
  wire   GNDI;

  xo2iobuf led_pad_6( .I(PADDO), .T(GNDI), .PAD(led6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led6) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_7_ ( input PADDO, output led7 );
  wire   GNDI;

  xo2iobuf led_pad_7( .I(PADDO), .T(GNDI), .PAD(led7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led7) = (0:0:0,0:0:0);
  endspecify

endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
