Updating from 8f2533c3561d86a0d5f681c0c4c21c678d2ef449 to dd85b50d182a2bd1c67d9a8f858d93fc4dded91c

Alyssa Rosenzweig (2):
      nir: add nir_break_if helper
      treewide: use nir_break_if

Connor Abbott (6):
      ir3: Make sure constlen includes stc/ldc.k/ldg.k instructions
      freedreno: Disable early preamble on a6xx gen4
      ir3, tu, freedreno: Move early_preamble to ir3_shader
      tu: Add early preamble statistic
      ir3: Introduce elect_any_ir3
      ir3: Use elect_any_ir3 in preambles

Daniel SchÃ¼rmann (8):
      aco/scheduler: fix register_demand validation debug code
      aco/spill: Unconditionally add 2 SGPRs to live-in demand
      aco: calculate register demand per instruction as maximum necessary to execute the instruction
      aco: track and use the live-in register demand per basic block
      aco: remove get_demand_before()
      aco/live_var_analysis: slightly refactor handling of additional register demand for Operand copies
      aco/live_var_analysis: ignore dead phis
      aco/spill: don't remove spilled phis

Daniel Stone (3):
      dri: Fix BGR format exclusion
      egl/surfaceless: Enable RGBA configs
      egl/gbm: Enable RGBA configs

Danylo Piliaiev (5):
      freedreno: Describe LRZ feedback mechanism
      freedreno/devices: Define and appropriately set has_lrz_feedback
      tu: Use LRZ feedback in gmem
      tu: Enable LRZ feedback in sysmem
      freedreno: Use LRZ feedback in gmem

Erik Faye-Lund (6):
      vulkan/runtime: tne -> the
      vulkan/runtime: initizlie -> initialize
      vulkan/runtime: abreviation -> abbreviation
      vulkan/runtime: multiesample -> multisample
      vulkan/runtime: implementaiton -> implementation
      docs: fix bootstrap-extension

Ian Romanick (9):
      intel/brw: Temporarily disable result=float16 matrix configs
      intel/brw: Major rework of lower_cmat_load_store
      intel/brw/xe2+: Catch invalid uses of writes_accumulator earlier
      intel/brw/xe2+: Adjust size_read() for DPAS
      intel/brw/xe2+: Scale size_written by reg_unit for DPAS
      intel/brw/xe2+: Adjust DPAS lowering to DP4A to accommodate larger GRF and SIMD16
      intel/brw/xe2+: Allow vec16 for cooperative matrix
      nir: dpas_intel second source can have different number of components
      intel/brw/xe2+: Add LNL cooperative matrix configurations

Jianxun Zhang (19):
      isl: Update render CMF mapping (xe2)
      isl: Don't set clear values or their address (xe2)
      blorp: Get fast clear rectangle of non-MSAA surfaces (xe2)
      blorp: Pass down fast clear color value (xe2)
      intel/genxml,blorp,common: Update 3DSTATE_PS command (xe2)
      iris: Update aux state for color fast clears (xe2)
      iris: Limit FCV_CCS_E to platforms that enable it
      anv: Don't enable compression with modifiers (xe2)
      iris: Add more restrictions on compression (Xe2)
      anv: Don't enable compression on external bos (xe2)
      iris: Disable PAT-based compression on depth surfaces (xe2)
      anv: Disable PAT-based compression on depth images (xe2)
      iris: Update synchronization of fast clear (xe2)
      iris: Workaround: Don't allocate compressed bo from cache (xe2)
      isl: Remove restriction of CCS_E support on formats (xe2)
      blorp: Don't convert ccs_e formats for copy (xe2)
      isl: Initialize the last usage in isl_encode_aux_mode[] (xe2)
      anv: Update synchronization of fast clear (xe2)
      iris: Disable predraw resolve (xe2)

Jordan Justen (2):
      isl: Move isl_get_render_compression_format in isl_genX_helpers.h
      isl: Implement isl_get_render_compression_format for xe2

Julian Orth (1):
      egl/wayland: ignore unsupported driver configs

Juston Li (1):
      anv/android: set ANV_BO_ALLOC_EXTERNAL for imported AHW

Karol Herbst (25):
      nir/lower_alu: support 8 and 16 bit bit_count
      nir/opt_sink: add load_kernel_input
      gallium: add PIPE_CAP_TEXTURE_SAMPLER_INDEPENDENT
      rusticl/device: require PIPE_CAP_TEXTURE_SAMPLER_INDEPENDENT for image support
      rusticl/mesa/context: handle clear_buffer not set by driver
      rusticl/mesa/screen: handle get_timestamp not set by driver
      rusticl/kernel/launch: fix global work offsets for 32 bit archs again
      broadcom/compiler: add generated v3d_nir_lower_algebraic
      broadcom/compiler: handle fp16 conversion ops
      broadcom/compiler: fix iu2f32 for 8 and 16 bit inputs
      broadcom/compiler: try handling 8/16 bit alu operations
      broadcom/compiler: handle up to vec16 load_uniforms
      broadcom/compiler: abort on unknown intrinsics
      broadcom/compiler: implement load_kernel_input
      broadcom/compiler: call nir_lower_64bit_phis
      broadcom/compiler: handle variable shared memory
      v3d: implement gallium APIs for OpenCL support
      v3d: treat SHADER_KERNEL as SHADER_COMPUTE
      v3d: lower CL alus
      v3d: lower 64 bit ALUs
      v3d: support variable shared memory
      v3d: fix MAX_GLOBAL_SIZE and MAX_MEM_ALLOC_SIZE
      v3d: never replace a mapped bo
      rusticl: enable v3d
      nir/schedule: add write dep also for shared_atomic

Mary Guillemard (10):
      panvk: Skip dispatch on empty workgroup
      panvk: Report proper workgroup invocation and size
      panvk: Enable compute pipeline in CI for Mali-G52
      panvk: Advertise VK_EXT_private_data
      panvk: Do not emit blend shader when color_mask is 0
      panvk: Run nir_lower_io_to_vector for fragment shader
      panvk: Enable glsl.440.linkage in CI for Mali-G52
      panvk: Implement and advertise anisotropy support
      panvk: Advertise VK_KHR_sampler_mirror_clamp_to_edge
      panvk: Enable texture filtering in CI for Mali-G52

Matt Coster (1):
      docs: List VK_EXT_debug_utils

Pierre-Eric Pelloux-Prayer (8):
      radeonsi: handle DBG(TEX) after tc_compatible_htile is set
      radeonsi/tests: don't match gfx10_3 baseline for gfx10 family
      radeonsi/tests: add a shortcut to re-run only failing tests
      ac/surface: reject modifiers with retile_dcc and bpe != 32
      radeonsi: add gfx11 workaround for upgraded_depth
      ac/nir: don't use the compute blit for PIPE_FORMAT_R5G6B5_UNORM
      radeonsi/tests: update tests baseline
      radeonsi/tests: clarify the output when results changes

Qiang Yu (2):
      nir: fix lower array to vec metadata preserve
      nir: fix clip cull distance lowering metadata preserve

Rhys Perry (1):
      aco: skip continue_or_break LCSSA phis when not needed

Samuel Pitoiset (1):
      radv/amdgpu: fix chaining CS with external IBs on compute queue

Valentine Burley (3):
      tu: Use the common version of vkGetBufferMemoryRequirements2
      tu: Move buffer related code to tu_buffer.cc/h
      tu: Use the common version of vkQueueBindSparse

