==27684== Cachegrind, a cache and branch-prediction profiler
==27684== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27684== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27684== Command: ./mser .
==27684== 
--27684-- warning: L3 cache found, using its data for the LL simulation.
--27684-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27684-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27684== 
==27684== Process terminating with default action of signal 15 (SIGTERM)
==27684==    at 0x10D19A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27684==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27684== 
==27684== I   refs:      1,742,815,637
==27684== I1  misses:           70,510
==27684== LLi misses:            1,291
==27684== I1  miss rate:          0.00%
==27684== LLi miss rate:          0.00%
==27684== 
==27684== D   refs:        735,866,618  (498,406,618 rd   + 237,460,000 wr)
==27684== D1  misses:        4,758,218  (  3,004,297 rd   +   1,753,921 wr)
==27684== LLd misses:        1,468,250  (    316,749 rd   +   1,151,501 wr)
==27684== D1  miss rate:           0.6% (        0.6%     +         0.7%  )
==27684== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==27684== 
==27684== LL refs:           4,828,728  (  3,074,807 rd   +   1,753,921 wr)
==27684== LL misses:         1,469,541  (    318,040 rd   +   1,151,501 wr)
==27684== LL miss rate:            0.1% (        0.0%     +         0.5%  )
