

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Wed Dec 23 18:29:03 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q3_constraint
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5557|  5557|  5557|  5557|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- unroll1         |   128|   128|         2|          -|          -|    64|    no    |
        |- unroll2         |   112|   112|         2|          -|          -|    56|    no    |
        |- loop3           |  1648|  1648|       103|          -|          -|    16|    no    |
        | + loop3_1        |    96|    96|         2|          -|          -|    48|    no    |
        |- Pipeline_loop4  |  3536|  3536|       221|          -|          -|    16|    no    |
        | + loop4_1        |    96|    96|         2|          -|          -|    48|    no    |
        | + loop4_2        |    56|    56|         7|          -|          -|     8|    no    |
        | + loop4_3        |    64|    64|         2|          -|          -|    32|    no    |
        |- loop5           |   128|   128|         2|          -|          -|    64|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    902|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|     38|     33|    0|
|Multiplexer      |        -|      -|      -|    752|    -|
|Register         |        -|      -|   1258|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|   1296|   1687|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      3|      8|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |E_U        |des_dec_E        |        0|  6|   5|    0|    48|    6|     1|          288|
    |IP_U       |des_dec_IP       |        0|  7|   7|    0|    64|    7|     1|          448|
    |P_U        |des_dec_P        |        0|  6|   3|    0|    32|    6|     1|          192|
    |PC1_U      |des_dec_PC1      |        0|  6|   6|    0|    56|    6|     1|          336|
    |PC2_U      |des_dec_PC2      |        0|  6|   5|    0|    48|    6|     1|          288|
    |PI_U       |des_dec_PI       |        0|  7|   7|    0|    64|    7|     1|          448|
    |S_U        |des_dec_S        |        1|  0|   0|    0|   512|    4|     1|         2048|
    |sub_key_U  |des_dec_sub_key  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                 |        3| 38|  33|    0|   840|  106|     8|         5072|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |grp_fu_512_p2           |     +    |      0|  0|   18|          11|          11|
    |grp_fu_746_p2           |     -    |      0|  0|   15|           7|           7|
    |and_ln240_fu_1296_p2    |    and   |      0|  0|   48|          48|          48|
    |and_ln243_fu_1336_p2    |    and   |      0|  0|   47|          47|          47|
    |grp_fu_868_p2           |   icmp   |      0|  0|   11|           7|           7|
    |grp_fu_874_p2           |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln240_1_fu_895_p2  |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln243_1_fu_904_p2  |   lshr   |      0|  0|  148|          47|          47|
    |lshr_ln243_fu_899_p2    |   lshr   |      0|  0|  148|          45|          47|
    |empty_13_fu_1019_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_15_fu_1023_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_17_fu_1028_p2     |    or    |      0|  0|    2|           1|           1|
    |or_ln241_fu_1321_p2     |    or    |      0|  0|    2|           1|           1|
    |R_1_fu_1420_p2          |    xor   |      0|  0|   32|          32|          32|
    |xor_ln232_1_fu_1237_p2  |    xor   |      0|  0|   48|          48|          48|
    |xor_ln232_fu_1231_p2    |    xor   |      0|  0|   47|          47|          47|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  902|         455|         457|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |C_1_fu_188                   |   15|          3|   28|         84|
    |D_fu_192                     |   15|          3|   28|         84|
    |L_0_reg_410                  |    9|          2|   32|         64|
    |ap_NS_fsm                    |  133|         29|    1|         29|
    |f_function_res_0_reg_468     |    9|          2|   32|         64|
    |grp_fu_512_p0                |   53|         12|   11|        132|
    |grp_fu_512_p1                |   38|          7|   11|         77|
    |grp_fu_746_p0                |   47|         10|    7|         70|
    |grp_fu_746_p1                |   56|         13|    7|         91|
    |grp_fu_868_p0                |   50|         11|    7|         77|
    |grp_fu_868_p1                |   50|         11|    7|         77|
    |grp_fu_874_p0                |   41|          8|   64|        512|
    |grp_fu_874_p1                |   41|          8|   64|        512|
    |i_0_reg_332                  |    9|          2|    7|         14|
    |i_3_reg_421                  |    9|          2|    5|         10|
    |init_perm_res_0_reg_321      |    9|          2|   64|        128|
    |inv_init_perm_res_0_reg_501  |    9|          2|   64|        128|
    |j_1_reg_445                  |    9|          2|    6|         12|
    |j_2_reg_456                  |    9|          2|    4|          8|
    |permuted_choice_1_0_reg_343  |    9|          2|   64|        128|
    |reg_354                      |   15|          3|    6|         18|
    |reg_365                      |   15|          3|    5|         15|
    |reg_389                      |   15|          3|    6|         18|
    |reg_433                      |   15|          3|   64|        192|
    |reg_479                      |   15|          3|    6|         18|
    |reg_490                      |   15|          3|    7|         21|
    |s_output_1_fu_196            |    9|          2|   32|         64|
    |sub_key_address0             |   15|          3|    4|         12|
    |sub_key_load_1_reg_377       |    9|          2|   64|        128|
    |temp_reg_400                 |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  752|        160|  739|       2851|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |C_1_fu_188                   |  28|   0|   28|          0|
    |D_fu_192                     |  28|   0|   28|          0|
    |L_0_reg_410                  |  32|   0|   32|          0|
    |L_reg_1490                   |  32|   0|   32|          0|
    |R_reg_1495                   |  32|   0|   32|          0|
    |ap_CS_fsm                    |  28|   0|   28|          0|
    |empty_11_reg_1549            |   1|   0|    1|          0|
    |empty_12_reg_1554            |   1|   0|    1|          0|
    |empty_14_reg_1559            |   1|   0|    1|          0|
    |f_function_res_0_reg_468     |  32|   0|   32|          0|
    |i_0_reg_332                  |   7|   0|    7|          0|
    |i_3_reg_421                  |   5|   0|    5|          0|
    |init_perm_res_0_reg_321      |  64|   0|   64|          0|
    |inv_init_perm_res_0_reg_501  |  64|   0|   64|          0|
    |j_1_reg_445                  |   6|   0|    6|          0|
    |j_2_reg_456                  |   4|   0|    4|          0|
    |lshr_ln240_1_reg_1659        |  48|   0|   48|          0|
    |permuted_choice_1_0_reg_343  |  64|   0|   64|          0|
    |pre_output_reg_1598          |  64|   0|   64|          0|
    |reg_354                      |   6|   0|    6|          0|
    |reg_365                      |   5|   0|    5|          0|
    |reg_389                      |   6|   0|    6|          0|
    |reg_433                      |  64|   0|   64|          0|
    |reg_479                      |   6|   0|    6|          0|
    |reg_490                      |   7|   0|    7|          0|
    |reg_757                      |   6|   0|    6|          0|
    |reg_781                      |   7|   0|    7|          0|
    |s_output_1_fu_196            |  32|   0|   32|          0|
    |sext_ln240_reg_1654          |  32|   0|   32|          0|
    |shl_ln240_reg_1639           |   3|   0|    4|          1|
    |sub_key_addr_reg_1567        |   4|   0|    4|          0|
    |sub_key_load_1_reg_377       |  64|   0|   64|          0|
    |temp_reg_400                 |  32|   0|   32|          0|
    |tmp_9_reg_1572               |  56|   0|   56|          0|
    |trunc_ln174_1_reg_1485       |  63|   0|   63|          0|
    |trunc_ln184_1_reg_1513       |  63|   0|   63|          0|
    |trunc_ln218_1_reg_1585       |  63|   0|   63|          0|
    |trunc_ln240_reg_1634         |   3|   0|    3|          0|
    |trunc_ln254_1_reg_1679       |  31|   0|   31|          0|
    |trunc_ln270_1_reg_1702       |  63|   0|   63|          0|
    |xor_ln232_1_reg_1626         |  48|   0|   48|          0|
    |xor_ln232_reg_1621           |  47|   0|   47|          0|
    |zext_ln240_1_reg_1644        |   3|   0|    6|          3|
    |zext_ln240_5_reg_1649        |   3|   0|    6|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1258|   0| 1265|          7|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

