# IF-ASC
Here we present the Integrate-and-Fire Analog-to-Spike Converter (IF-ASC) VerilogA models.

The following two figures show the illustration of IF-ASC modeling and evaluation process. VerilogA implementation of IF-ASC consists of 3 modules: signal folding circuit, comparator, and control logic. Performance calculation modules include zero-order reconstruction and counters for compression ratio calculation.

<div align=center>
<img width="550" alt="1681781259924" src="https://user-images.githubusercontent.com/50477524/232645153-63638479-ac16-4c92-9e7e-56fd5f7d1a0b.png">
</div>
<div align=center>
Fig. 1. Illustration of IF-ASC modeling and evaluation process.
</div>
<div align=center>
<img width="492" alt="1681781259924" src="https://user-images.githubusercontent.com/50477524/232645641-03228c7b-1fa1-4633-b613-c7ab3c9882a8.png">
</div>
<div align=center>
Fig. 2. System architecture of the IF-ASC model.
</div>

Please cite this paper when you use this open-source models in your work: 
J. Chen, M. Tarkhan, H. Wu, F. H. Noshahr, J. Yang and M. Sawan, "Recent Trends and Future Prospects of Neural Recording Circuits and Systems: A Tutorial Brief," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 6, pp. 2654-2660, June 2022, doi: 10.1109/TCSII.2022.3171689.
