Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Oct 15 15:31:37 2021
| Host             : juliett running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.427        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.292        |
| Device Static (W)        | 0.135        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 68.5         |
| Junction Temperature (C) | 41.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.022 |        3 |       --- |             --- |
| Slice Logic             |     0.004 |    17010 |       --- |             --- |
|   LUT as Logic          |     0.004 |     7425 |     53200 |           13.96 |
|   Register              |    <0.001 |     6054 |    106400 |            5.69 |
|   CARRY4                |    <0.001 |      660 |     13300 |            4.96 |
|   LUT as Shift Register |    <0.001 |      123 |     17400 |            0.71 |
|   Others                |     0.000 |      444 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      800 |     53200 |            1.50 |
| Signals                 |     0.010 |    19975 |       --- |             --- |
| DSPs                    |     0.000 |      216 |       220 |           98.18 |
| PS7                     |     1.256 |        1 |       --- |             --- |
| Static Power            |     0.135 |          |           |                 |
| Total                   |     1.427 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.049 |       0.036 |      0.013 |
| Vccaux    |       1.800 |     0.014 |       0.000 |      0.014 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.674 |       0.647 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     1.292 |
|   design_1_i                                                                |     1.292 |
|     axi_timer_0                                                             |     0.003 |
|       U0                                                                    |     0.003 |
|         AXI4_LITE_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         TC_CORE_I                                                           |     0.002 |
|           COUNTER_0_I                                                       |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.001 |
|             COUNTER_I                                                       |    <0.001 |
|           READ_MUX_I                                                        |    <0.001 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS                                               |    <0.001 |
|             INPUT_DOUBLE_REGS2                                              |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     mat_mult_0                                                              |     0.015 |
|       U0                                                                    |     0.015 |
|         mat_mult_v1_0_S00_AXI_inst                                          |     0.015 |
|           mat_mul                                                           |     0.005 |
|             GEN_LIGNE[0].GEN_VECT_MULT[0].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[0].GEN_VECT_MULT[1].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[0].GEN_VECT_MULT[2].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[0].GEN_VECT_MULT[3].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[0].GEN_VECT_MULT[4].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[0].GEN_VECT_MULT[5].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[1].GEN_VECT_MULT[0].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[1].GEN_VECT_MULT[1].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[1].GEN_VECT_MULT[2].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[1].GEN_VECT_MULT[3].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[1].GEN_VECT_MULT[4].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[1].GEN_VECT_MULT[5].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[2].GEN_VECT_MULT[0].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[2].GEN_VECT_MULT[1].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[2].GEN_VECT_MULT[2].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[2].GEN_VECT_MULT[3].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[2].GEN_VECT_MULT[4].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[2].GEN_VECT_MULT[5].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[3].GEN_VECT_MULT[0].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[3].GEN_VECT_MULT[1].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[3].GEN_VECT_MULT[2].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[3].GEN_VECT_MULT[3].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[3].GEN_VECT_MULT[4].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[3].GEN_VECT_MULT[5].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[4].GEN_VECT_MULT[0].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[4].GEN_VECT_MULT[1].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[4].GEN_VECT_MULT[2].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[4].GEN_VECT_MULT[3].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[4].GEN_VECT_MULT[4].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[4].GEN_VECT_MULT[5].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[5].GEN_VECT_MULT[0].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[5].GEN_VECT_MULT[1].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[5].GEN_VECT_MULT[2].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[5].GEN_VECT_MULT[3].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[5].GEN_VECT_MULT[4].vect_mult_i                       |    <0.001 |
|             GEN_LIGNE[5].GEN_VECT_MULT[5].vect_mult_i                       |    <0.001 |
|     processing_system7_0                                                    |     1.257 |
|       inst                                                                  |     1.257 |
|     ps7_0_axi_periph                                                        |     0.017 |
|       s00_couplers                                                          |     0.004 |
|         auto_pc                                                             |     0.004 |
|           inst                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.004 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.002 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       s00_mmu                                                               |     0.001 |
|         inst                                                                |     0.001 |
|           decerr_slave_inst                                                 |    <0.001 |
|           register_slice_inst                                               |    <0.001 |
|             ar.ar_pipe                                                      |    <0.001 |
|             aw.aw_pipe                                                      |    <0.001 |
|       s01_couplers                                                          |     0.004 |
|         auto_pc                                                             |     0.004 |
|           inst                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.004 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.002 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       s01_mmu                                                               |     0.001 |
|         inst                                                                |     0.001 |
|           decerr_slave_inst                                                 |    <0.001 |
|           register_slice_inst                                               |    <0.001 |
|             ar.ar_pipe                                                      |    <0.001 |
|             aw.aw_pipe                                                      |    <0.001 |
|       xbar                                                                  |     0.005 |
|         inst                                                                |     0.005 |
|           gen_sasd.crossbar_sasd_0                                          |     0.005 |
|             addr_arbiter_inst                                               |     0.005 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


