// Seed: 664201813
module module_0;
  wor id_2;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_4;
  always @(*)
    if (id_3) id_1 = 1;
    else begin
      id_1 = 1;
      id_4 <= id_2;
    end
  function id_5;
    reg id_6;
    begin
      if (1) begin
        id_4 <= #1 id_2;
        if (1) begin
          disable id_7;
        end else id_4 <= id_6;
      end
    end
  endfunction
  module_0();
endmodule
