INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:08:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 buffer48/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 1.291ns (22.469%)  route 4.455ns (77.531%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3668, unset)         0.508     0.508    buffer48/clk
    SLICE_X54Y62         FDRE                                         r  buffer48/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer48/outs_reg[3]/Q
                         net (fo=7, routed)           0.447     1.209    buffer49/control/Q[3]
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.043     1.252 r  buffer49/control/outs[4]_i_6__0/O
                         net (fo=3, routed)           0.439     1.691    buffer49/control/outs[4]_i_6__0_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.126     1.817 f  buffer49/control/fullReg_i_8__5/O
                         net (fo=22, routed)          0.422     2.239    buffer62/dataReg_reg[0]_1
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.043     2.282 r  buffer62/dataReg[0]_i_2__12/O
                         net (fo=6, routed)           0.336     2.618    control_merge10/tehb/control/dataReg_reg[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.043     2.661 f  control_merge10/tehb/control/fullReg_i_2__21/O
                         net (fo=13, routed)          0.413     3.073    control_merge11/tehb/control/fullReg_reg_7
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.043     3.116 f  control_merge11/tehb/control/fullReg_i_3__24/O
                         net (fo=6, routed)           0.170     3.286    control_merge11/tehb/control/fullReg_reg_3
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.329 f  control_merge11/tehb/control/Empty_i_3__5/O
                         net (fo=26, routed)          0.351     3.680    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[0]_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.043     3.723 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_8/O
                         net (fo=3, routed)           0.355     4.078    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_0_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I0_O)        0.043     4.121 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_17/O
                         net (fo=1, routed)           0.000     4.121    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_17_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.359 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.359    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.409 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.409    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.459 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.459    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     4.561 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_8/O[0]
                         net (fo=1, routed)           0.507     5.068    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[12]
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.119     5.187 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_2/O
                         net (fo=34, routed)          0.335     5.522    lsq3/handshake_lsq_lsq3_core/stq_data_wen_4
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.051     5.573 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_1/O
                         net (fo=32, routed)          0.680     6.254    lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_1_n_0
    SLICE_X31Y71         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=3668, unset)         0.483     7.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X31Y71         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[28]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X31Y71         FDRE (Setup_fdre_C_R)       -0.381     6.766    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.766    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  0.512    




