INFO: [VRFC 10-163] Analyzing VHDL file "D:/Materials/Study/HLS/kung_svd/kung_svd.srcs/sources_1/new/svd_array_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'svd_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Materials/Study/HLS/kung_svd/kung_svd.srcs/sources_1/new/svd_axi_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'svd_axi_stream'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Materials/Study/HLS/kung_svd/kung_svd.srcs/sources_1/new/svd_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'svd_array_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Materials/Study/HLS/kung_svd/kung_svd.srcs/sim_1/new/tb_svd_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_svd_array'
