// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calc_HH_
#define _calc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mandel_calc.h"
#include "calc_sdiv_37ns_13eOg.h"
#include "calc_mul_12ns_36sfYi.h"
#include "calc_mux_832_16_1_1.h"
#include "calc_mem_0.h"
#include "calc_in_parms_s_axi.h"
#include "calc_buf_r_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_BUF_R_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_BUF_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_BUF_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_IN_PARMS_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_IN_PARMS_DATA_WIDTH = 32>
struct calc : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_buf_r_AWVALID;
    sc_in< sc_logic > m_axi_buf_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_BUF_R_ADDR_WIDTH> > m_axi_buf_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_AWID;
    sc_out< sc_lv<8> > m_axi_buf_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_BUF_R_AWUSER_WIDTH> > m_axi_buf_r_AWUSER;
    sc_out< sc_logic > m_axi_buf_r_WVALID;
    sc_in< sc_logic > m_axi_buf_r_WREADY;
    sc_out< sc_uint<C_M_AXI_BUF_R_DATA_WIDTH> > m_axi_buf_r_WDATA;
    sc_out< sc_uint<C_M_AXI_BUF_R_DATA_WIDTH/8> > m_axi_buf_r_WSTRB;
    sc_out< sc_logic > m_axi_buf_r_WLAST;
    sc_out< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_WID;
    sc_out< sc_uint<C_M_AXI_BUF_R_WUSER_WIDTH> > m_axi_buf_r_WUSER;
    sc_out< sc_logic > m_axi_buf_r_ARVALID;
    sc_in< sc_logic > m_axi_buf_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_BUF_R_ADDR_WIDTH> > m_axi_buf_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_ARID;
    sc_out< sc_lv<8> > m_axi_buf_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_BUF_R_ARUSER_WIDTH> > m_axi_buf_r_ARUSER;
    sc_in< sc_logic > m_axi_buf_r_RVALID;
    sc_out< sc_logic > m_axi_buf_r_RREADY;
    sc_in< sc_uint<C_M_AXI_BUF_R_DATA_WIDTH> > m_axi_buf_r_RDATA;
    sc_in< sc_logic > m_axi_buf_r_RLAST;
    sc_in< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_RID;
    sc_in< sc_uint<C_M_AXI_BUF_R_RUSER_WIDTH> > m_axi_buf_r_RUSER;
    sc_in< sc_lv<2> > m_axi_buf_r_RRESP;
    sc_in< sc_logic > m_axi_buf_r_BVALID;
    sc_out< sc_logic > m_axi_buf_r_BREADY;
    sc_in< sc_lv<2> > m_axi_buf_r_BRESP;
    sc_in< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_BID;
    sc_in< sc_uint<C_M_AXI_BUF_R_BUSER_WIDTH> > m_axi_buf_r_BUSER;
    sc_in< sc_logic > s_axi_in_parms_AWVALID;
    sc_out< sc_logic > s_axi_in_parms_AWREADY;
    sc_in< sc_uint<C_S_AXI_IN_PARMS_ADDR_WIDTH> > s_axi_in_parms_AWADDR;
    sc_in< sc_logic > s_axi_in_parms_WVALID;
    sc_out< sc_logic > s_axi_in_parms_WREADY;
    sc_in< sc_uint<C_S_AXI_IN_PARMS_DATA_WIDTH> > s_axi_in_parms_WDATA;
    sc_in< sc_uint<C_S_AXI_IN_PARMS_DATA_WIDTH/8> > s_axi_in_parms_WSTRB;
    sc_in< sc_logic > s_axi_in_parms_ARVALID;
    sc_out< sc_logic > s_axi_in_parms_ARREADY;
    sc_in< sc_uint<C_S_AXI_IN_PARMS_ADDR_WIDTH> > s_axi_in_parms_ARADDR;
    sc_out< sc_logic > s_axi_in_parms_RVALID;
    sc_in< sc_logic > s_axi_in_parms_RREADY;
    sc_out< sc_uint<C_S_AXI_IN_PARMS_DATA_WIDTH> > s_axi_in_parms_RDATA;
    sc_out< sc_lv<2> > s_axi_in_parms_RRESP;
    sc_out< sc_logic > s_axi_in_parms_BVALID;
    sc_in< sc_logic > s_axi_in_parms_BREADY;
    sc_out< sc_lv<2> > s_axi_in_parms_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<2> > ap_var_for_const8;


    // Module declarations
    calc(sc_module_name name);
    SC_HAS_PROCESS(calc);

    ~calc();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    calc_in_parms_s_axi<C_S_AXI_IN_PARMS_ADDR_WIDTH,C_S_AXI_IN_PARMS_DATA_WIDTH>* calc_in_parms_s_axi_U;
    calc_buf_r_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_BUF_R_ID_WIDTH,C_M_AXI_BUF_R_ADDR_WIDTH,C_M_AXI_BUF_R_DATA_WIDTH,C_M_AXI_BUF_R_AWUSER_WIDTH,C_M_AXI_BUF_R_ARUSER_WIDTH,C_M_AXI_BUF_R_WUSER_WIDTH,C_M_AXI_BUF_R_RUSER_WIDTH,C_M_AXI_BUF_R_BUSER_WIDTH,C_M_AXI_BUF_R_TARGET_ADDR,C_M_AXI_BUF_R_USER_VALUE,C_M_AXI_BUF_R_PROT_VALUE,C_M_AXI_BUF_R_CACHE_VALUE>* calc_buf_r_m_axi_U;
    calc_mem_0* mem_0_U;
    calc_mem_0* mem_1_U;
    calc_mem_0* mem_2_U;
    calc_mem_0* mem_3_U;
    calc_mem_0* mem_4_U;
    calc_mem_0* mem_5_U;
    calc_mem_0* mem_6_U;
    calc_mem_0* mem_7_U;
    mandel_calc* grp_mandel_calc_fu_453;
    mandel_calc* grp_mandel_calc_fu_461;
    mandel_calc* grp_mandel_calc_fu_469;
    mandel_calc* grp_mandel_calc_fu_477;
    mandel_calc* grp_mandel_calc_fu_485;
    mandel_calc* grp_mandel_calc_fu_493;
    mandel_calc* grp_mandel_calc_fu_501;
    mandel_calc* grp_mandel_calc_fu_509;
    calc_sdiv_37ns_13eOg<1,41,37,13,37>* calc_sdiv_37ns_13eOg_U13;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U14;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U15;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U16;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U17;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U18;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U19;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U20;
    calc_mul_12ns_36sfYi<1,3,12,36,48>* calc_mul_12ns_36sfYi_U21;
    calc_mux_832_16_1_1<1,1,16,16,16,16,16,16,16,16,32,16>* calc_mux_832_16_1_1_U22;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<53> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<36> > X0_V;
    sc_signal< sc_lv<36> > Y0_V;
    sc_signal< sc_lv<36> > X1_V;
    sc_signal< sc_lv<12> > width_V;
    sc_signal< sc_lv<16> > maxIter;
    sc_signal< sc_logic > buf_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln96_reg_2419;
    sc_signal< sc_logic > buf_r_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln96_reg_2419_pp0_iter1_reg;
    sc_signal< sc_logic > buf_r_blk_n_B;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln96_reg_2419_pp0_iter6_reg;
    sc_signal< sc_logic > buf_r_AWVALID;
    sc_signal< sc_logic > buf_r_AWREADY;
    sc_signal< sc_lv<32> > buf_r_AWADDR;
    sc_signal< sc_logic > buf_r_WVALID;
    sc_signal< sc_logic > buf_r_WREADY;
    sc_signal< sc_lv<16> > buf_r_WDATA;
    sc_signal< sc_logic > buf_r_ARREADY;
    sc_signal< sc_logic > buf_r_RVALID;
    sc_signal< sc_lv<16> > buf_r_RDATA;
    sc_signal< sc_logic > buf_r_RLAST;
    sc_signal< sc_lv<1> > buf_r_RID;
    sc_signal< sc_lv<1> > buf_r_RUSER;
    sc_signal< sc_lv<2> > buf_r_RRESP;
    sc_signal< sc_logic > buf_r_BVALID;
    sc_signal< sc_logic > buf_r_BREADY;
    sc_signal< sc_lv<2> > buf_r_BRESP;
    sc_signal< sc_lv<1> > buf_r_BID;
    sc_signal< sc_lv<1> > buf_r_BUSER;
    sc_signal< sc_lv<24> > index_1_reg_432;
    sc_signal< sc_lv<12> > i_op_assign_reg_442;
    sc_signal< sc_lv<36> > grp_fu_1937_p3;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<12> > width_V_read_reg_1962;
    sc_signal< sc_lv<36> > Y0_V_read_reg_1971;
    sc_signal< sc_lv<36> > X0_V_read_reg_1976;
    sc_signal< sc_lv<36> > add_ln703_3_fu_1094_p2;
    sc_signal< sc_lv<36> > reg_1989;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<36> > trunc_ln1192_2_fu_812_p1;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<3> > trunc_ln99_fu_1795_p1;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state53_io;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state54_io;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln96_fu_1783_p2;
    sc_signal< sc_lv<12> > tmp_17_reg_1994;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<9> > lshr_ln_reg_1999;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > icmp_ln85_fu_664_p2;
    sc_signal< sc_lv<24> > zext_ln1118_fu_639_p1;
    sc_signal< sc_lv<24> > zext_ln1118_reg_2004;
    sc_signal< sc_lv<48> > sext_ln1118_fu_642_p1;
    sc_signal< sc_lv<48> > sext_ln1118_reg_2011;
    sc_signal< sc_lv<48> > sext_ln703_fu_646_p1;
    sc_signal< sc_lv<48> > sext_ln703_reg_2023;
    sc_signal< sc_lv<37> > rhs_V_4_fu_649_p1;
    sc_signal< sc_lv<37> > rhs_V_4_reg_2035;
    sc_signal< sc_lv<36> > reg_2040;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_453_ap_return;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > grp_mandel_calc_fu_453_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_453_ap_done;
    sc_signal< sc_logic > grp_mandel_calc_fu_461_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_461_ap_done;
    sc_signal< sc_logic > grp_mandel_calc_fu_469_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_469_ap_done;
    sc_signal< sc_logic > grp_mandel_calc_fu_477_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_477_ap_done;
    sc_signal< sc_logic > grp_mandel_calc_fu_485_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_485_ap_done;
    sc_signal< sc_logic > grp_mandel_calc_fu_493_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_493_ap_done;
    sc_signal< sc_logic > grp_mandel_calc_fu_501_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_501_ap_done;
    sc_signal< sc_logic > grp_mandel_calc_fu_509_ap_ready;
    sc_signal< sc_logic > grp_mandel_calc_fu_509_ap_done;
    sc_signal< bool > ap_block_state50_on_subcall_done;
    sc_signal< sc_lv<36> > trunc_ln1192_fu_804_p1;
    sc_signal< sc_lv<12> > grp_fu_1789_p2;
    sc_signal< sc_lv<12> > line_V_reg_2043;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<36> > select_ln340_18_fu_1554_p3;
    sc_signal< sc_lv<48> > reg_2052;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_461_ap_return;
    sc_signal< sc_lv<36> > grp_fu_1945_p2;
    sc_signal< sc_lv<48> > grp_fu_728_p2;
    sc_signal< sc_lv<48> > zext_ln1116_fu_669_p1;
    sc_signal< sc_lv<1> > and_ln785_7_fu_1462_p2;
    sc_signal< sc_lv<1> > and_ln785_7_reg_2057;
    sc_signal< sc_lv<48> > reg_2062;
    sc_signal< sc_lv<36> > select_ln340_19_fu_1589_p3;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_469_ap_return;
    sc_signal< sc_lv<36> > add_ln703_2_fu_1012_p2;
    sc_signal< sc_lv<48> > zext_ln1116_2_fu_709_p1;
    sc_signal< sc_lv<37> > zext_ln1148_fu_531_p1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<48> > grp_fu_698_p2;
    sc_signal< sc_lv<36> > trunc_ln1192_1_fu_808_p1;
    sc_signal< sc_lv<36> > reg_2067;
    sc_signal< sc_lv<1> > and_ln786_18_fu_1404_p2;
    sc_signal< sc_lv<1> > and_ln786_18_reg_2072;
    sc_signal< sc_lv<16> > maxIter_read_reg_2077;
    sc_signal< sc_lv<12> > add_ln700_fu_658_p2;
    sc_signal< sc_lv<12> > add_ln700_reg_2097;
    sc_signal< sc_lv<37> > grp_fu_1866_p2;
    sc_signal< sc_lv<48> > reg_2107;
    sc_signal< sc_lv<36> > select_ln340_20_fu_1624_p3;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_477_ap_return;
    sc_signal< sc_lv<16> > tmp_16_fu_1840_p10;
    sc_signal< sc_lv<36> > add_ln703_4_fu_1176_p2;
    sc_signal< sc_lv<48> > zext_ln1116_1_fu_694_p1;
    sc_signal< sc_lv<48> > grp_fu_713_p2;
    sc_signal< sc_lv<36> > select_ln340_21_fu_1659_p3;
    sc_signal< sc_lv<48> > reg_2137;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_485_ap_return;
    sc_signal< sc_lv<48> > grp_fu_673_p2;
    sc_signal< sc_lv<48> > zext_ln1116_3_fu_724_p1;
    sc_signal< sc_lv<36> > reg_2142;
    sc_signal< sc_lv<36> > trunc_ln1192_3_fu_816_p1;
    sc_signal< sc_lv<48> > reg_2147;
    sc_signal< sc_lv<36> > select_ln340_22_fu_1694_p3;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_493_ap_return;
    sc_signal< sc_lv<36> > add_ln703_6_fu_1340_p2;
    sc_signal< sc_lv<48> > zext_ln1116_4_fu_739_p1;
    sc_signal< sc_lv<48> > grp_fu_743_p2;
    sc_signal< sc_lv<36> > trunc_ln1192_4_fu_820_p1;
    sc_signal< sc_lv<36> > trunc_ln1192_4_reg_2152;
    sc_signal< sc_lv<36> > add_ln703_1_fu_930_p2;
    sc_signal< sc_lv<48> > reg_2157;
    sc_signal< sc_lv<36> > select_ln340_23_fu_1729_p3;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_501_ap_return;
    sc_signal< sc_lv<48> > zext_ln1116_5_fu_754_p1;
    sc_signal< sc_lv<48> > grp_fu_758_p2;
    sc_signal< sc_lv<36> > trunc_ln1192_5_fu_824_p1;
    sc_signal< sc_lv<36> > trunc_ln1192_5_reg_2162;
    sc_signal< sc_lv<48> > reg_2167;
    sc_signal< sc_lv<36> > select_ln340_24_fu_1764_p3;
    sc_signal< sc_lv<16> > grp_mandel_calc_fu_509_ap_return;
    sc_signal< sc_lv<36> > add_ln703_7_fu_1422_p2;
    sc_signal< sc_lv<48> > zext_ln1116_6_fu_769_p1;
    sc_signal< sc_lv<48> > grp_fu_773_p2;
    sc_signal< sc_lv<36> > trunc_ln1192_6_fu_828_p1;
    sc_signal< sc_lv<36> > trunc_ln1192_6_reg_2172;
    sc_signal< sc_lv<36> > add_ln703_5_fu_1258_p2;
    sc_signal< sc_lv<48> > reg_2177;
    sc_signal< sc_lv<48> > zext_ln1116_7_fu_784_p1;
    sc_signal< sc_lv<48> > grp_fu_788_p2;
    sc_signal< sc_lv<36> > trunc_ln1192_7_fu_832_p1;
    sc_signal< sc_lv<36> > trunc_ln1192_7_reg_2182;
    sc_signal< sc_lv<1> > and_ln785_fu_888_p2;
    sc_signal< sc_lv<1> > and_ln785_reg_2193;
    sc_signal< sc_lv<1> > and_ln786_fu_912_p2;
    sc_signal< sc_lv<1> > and_ln786_reg_2199;
    sc_signal< sc_lv<1> > and_ln785_1_fu_970_p2;
    sc_signal< sc_lv<1> > and_ln785_1_reg_2212;
    sc_signal< sc_lv<1> > and_ln786_13_fu_994_p2;
    sc_signal< sc_lv<1> > and_ln786_13_reg_2218;
    sc_signal< sc_lv<1> > and_ln785_2_fu_1052_p2;
    sc_signal< sc_lv<1> > and_ln785_2_reg_2231;
    sc_signal< sc_lv<1> > and_ln786_14_fu_1076_p2;
    sc_signal< sc_lv<1> > and_ln786_14_reg_2237;
    sc_signal< sc_lv<1> > and_ln785_3_fu_1134_p2;
    sc_signal< sc_lv<1> > and_ln785_3_reg_2250;
    sc_signal< sc_lv<1> > and_ln786_15_fu_1158_p2;
    sc_signal< sc_lv<1> > and_ln786_15_reg_2256;
    sc_signal< sc_lv<1> > and_ln785_4_fu_1216_p2;
    sc_signal< sc_lv<1> > and_ln785_4_reg_2269;
    sc_signal< sc_lv<1> > and_ln786_16_fu_1240_p2;
    sc_signal< sc_lv<1> > and_ln786_16_reg_2275;
    sc_signal< sc_lv<1> > and_ln785_5_fu_1298_p2;
    sc_signal< sc_lv<1> > and_ln785_5_reg_2288;
    sc_signal< sc_lv<1> > and_ln786_17_fu_1322_p2;
    sc_signal< sc_lv<1> > and_ln786_17_reg_2294;
    sc_signal< sc_lv<1> > and_ln785_6_fu_1380_p2;
    sc_signal< sc_lv<1> > and_ln785_6_reg_2307;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > and_ln786_19_fu_1486_p2;
    sc_signal< sc_lv<1> > and_ln786_19_reg_2332;
    sc_signal< sc_lv<1> > icmp_ln96_reg_2419_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln96_reg_2419_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln96_reg_2419_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln96_reg_2419_pp0_iter5_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<8> > mem_0_address0;
    sc_signal< sc_logic > mem_0_ce0;
    sc_signal< sc_logic > mem_0_we0;
    sc_signal< sc_lv<16> > mem_0_d0;
    sc_signal< sc_lv<16> > mem_0_q0;
    sc_signal< sc_lv<8> > mem_1_address0;
    sc_signal< sc_logic > mem_1_ce0;
    sc_signal< sc_logic > mem_1_we0;
    sc_signal< sc_lv<16> > mem_1_d0;
    sc_signal< sc_lv<16> > mem_1_q0;
    sc_signal< sc_lv<8> > mem_2_address0;
    sc_signal< sc_logic > mem_2_ce0;
    sc_signal< sc_logic > mem_2_we0;
    sc_signal< sc_lv<16> > mem_2_d0;
    sc_signal< sc_lv<16> > mem_2_q0;
    sc_signal< sc_lv<8> > mem_3_address0;
    sc_signal< sc_logic > mem_3_ce0;
    sc_signal< sc_logic > mem_3_we0;
    sc_signal< sc_lv<16> > mem_3_d0;
    sc_signal< sc_lv<16> > mem_3_q0;
    sc_signal< sc_lv<8> > mem_4_address0;
    sc_signal< sc_logic > mem_4_ce0;
    sc_signal< sc_logic > mem_4_we0;
    sc_signal< sc_lv<16> > mem_4_d0;
    sc_signal< sc_lv<16> > mem_4_q0;
    sc_signal< sc_lv<8> > mem_5_address0;
    sc_signal< sc_logic > mem_5_ce0;
    sc_signal< sc_logic > mem_5_we0;
    sc_signal< sc_lv<16> > mem_5_d0;
    sc_signal< sc_lv<16> > mem_5_q0;
    sc_signal< sc_lv<8> > mem_6_address0;
    sc_signal< sc_logic > mem_6_ce0;
    sc_signal< sc_logic > mem_6_we0;
    sc_signal< sc_lv<16> > mem_6_d0;
    sc_signal< sc_lv<16> > mem_6_q0;
    sc_signal< sc_lv<8> > mem_7_address0;
    sc_signal< sc_logic > mem_7_ce0;
    sc_signal< sc_logic > mem_7_we0;
    sc_signal< sc_lv<16> > mem_7_d0;
    sc_signal< sc_lv<16> > mem_7_q0;
    sc_signal< sc_logic > grp_mandel_calc_fu_453_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_453_ap_idle;
    sc_signal< sc_logic > grp_mandel_calc_fu_461_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_461_ap_idle;
    sc_signal< sc_lv<36> > grp_mandel_calc_fu_461_x_in_V;
    sc_signal< sc_logic > grp_mandel_calc_fu_469_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_469_ap_idle;
    sc_signal< sc_lv<36> > grp_mandel_calc_fu_469_x_in_V;
    sc_signal< sc_logic > grp_mandel_calc_fu_477_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_477_ap_idle;
    sc_signal< sc_lv<36> > grp_mandel_calc_fu_477_x_in_V;
    sc_signal< sc_logic > grp_mandel_calc_fu_485_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_485_ap_idle;
    sc_signal< sc_lv<36> > grp_mandel_calc_fu_485_x_in_V;
    sc_signal< sc_logic > grp_mandel_calc_fu_493_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_493_ap_idle;
    sc_signal< sc_lv<36> > grp_mandel_calc_fu_493_x_in_V;
    sc_signal< sc_logic > grp_mandel_calc_fu_501_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_501_ap_idle;
    sc_signal< sc_lv<36> > grp_mandel_calc_fu_501_x_in_V;
    sc_signal< sc_logic > grp_mandel_calc_fu_509_ap_start;
    sc_signal< sc_logic > grp_mandel_calc_fu_509_ap_idle;
    sc_signal< sc_lv<36> > grp_mandel_calc_fu_509_x_in_V;
    sc_signal< sc_lv<24> > indvars_iv_reg_378;
    sc_signal< sc_lv<36> > p_Val2_30_reg_388;
    sc_signal< sc_lv<12> > t_V_1_reg_398;
    sc_signal< sc_lv<24> > index_0_reg_409;
    sc_signal< sc_lv<12> > tmp_V_1_0_reg_421;
    sc_signal< sc_lv<1> > icmp_ln79_fu_653_p2;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > grp_mandel_calc_fu_453_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > grp_mandel_calc_fu_461_ap_start_reg;
    sc_signal< sc_logic > grp_mandel_calc_fu_469_ap_start_reg;
    sc_signal< sc_logic > grp_mandel_calc_fu_477_ap_start_reg;
    sc_signal< sc_logic > grp_mandel_calc_fu_485_ap_start_reg;
    sc_signal< sc_logic > grp_mandel_calc_fu_493_ap_start_reg;
    sc_signal< sc_logic > grp_mandel_calc_fu_501_ap_start_reg;
    sc_signal< sc_logic > grp_mandel_calc_fu_509_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln91_fu_1772_p1;
    sc_signal< sc_lv<64> > zext_ln99_1_fu_1809_p1;
    sc_signal< sc_lv<64> > zext_ln99_2_fu_1827_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<36> > rhs_V_fu_521_p0;
    sc_signal< sc_lv<14> > shl_ln_fu_616_p3;
    sc_signal< sc_lv<14> > zext_ln79_fu_613_p1;
    sc_signal< sc_lv<37> > grp_fu_534_p0;
    sc_signal< sc_lv<13> > grp_fu_534_p1;
    sc_signal< sc_lv<37> > grp_fu_534_p2;
    sc_signal< sc_lv<1> > p_Result_21_fu_551_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_539_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_559_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_577_p2;
    sc_signal< sc_lv<1> > grp_fu_589_p0;
    sc_signal< sc_lv<1> > or_ln340_19_fu_1492_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_1903_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_571_p2;
    sc_signal< sc_lv<36> > grp_fu_589_p2;
    sc_signal< sc_lv<36> > y_V_fu_1879_p1;
    sc_signal< sc_lv<36> > p_Val2_29_fu_547_p1;
    sc_signal< sc_lv<1> > grp_fu_597_p0;
    sc_signal< sc_lv<1> > underflow_fu_565_p2;
    sc_signal< sc_lv<1> > underflow_7_fu_1897_p2;
    sc_signal< sc_lv<36> > grp_fu_597_p2;
    sc_signal< sc_lv<14> > sub_ln79_fu_525_p2;
    sc_signal< sc_lv<36> > sext_ln1118_fu_642_p0;
    sc_signal< sc_lv<36> > rhs_V_4_fu_649_p0;
    sc_signal< sc_lv<12> > grp_fu_673_p0;
    sc_signal< sc_lv<36> > grp_fu_673_p1;
    sc_signal< sc_lv<12> > or_ln700_fu_688_p2;
    sc_signal< sc_lv<12> > grp_fu_698_p0;
    sc_signal< sc_lv<36> > grp_fu_698_p1;
    sc_signal< sc_lv<12> > or_ln700_1_fu_703_p2;
    sc_signal< sc_lv<12> > grp_fu_713_p0;
    sc_signal< sc_lv<36> > grp_fu_713_p1;
    sc_signal< sc_lv<12> > or_ln700_2_fu_718_p2;
    sc_signal< sc_lv<12> > grp_fu_728_p0;
    sc_signal< sc_lv<36> > grp_fu_728_p1;
    sc_signal< sc_lv<12> > or_ln700_3_fu_733_p2;
    sc_signal< sc_lv<12> > grp_fu_743_p0;
    sc_signal< sc_lv<36> > grp_fu_743_p1;
    sc_signal< sc_lv<12> > or_ln700_4_fu_748_p2;
    sc_signal< sc_lv<12> > grp_fu_758_p0;
    sc_signal< sc_lv<36> > grp_fu_758_p1;
    sc_signal< sc_lv<12> > or_ln700_5_fu_763_p2;
    sc_signal< sc_lv<12> > grp_fu_773_p0;
    sc_signal< sc_lv<36> > grp_fu_773_p1;
    sc_signal< sc_lv<12> > or_ln700_6_fu_778_p2;
    sc_signal< sc_lv<12> > grp_fu_788_p0;
    sc_signal< sc_lv<36> > grp_fu_788_p1;
    sc_signal< sc_lv<48> > add_ln1192_fu_848_p2;
    sc_signal< sc_lv<12> > tmp_9_fu_860_p4;
    sc_signal< sc_lv<1> > tmp_47_fu_852_p3;
    sc_signal< sc_lv<1> > icmp_ln785_fu_870_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_840_p3;
    sc_signal< sc_lv<1> > or_ln785_fu_876_p2;
    sc_signal< sc_lv<1> > xor_ln785_fu_882_p2;
    sc_signal< sc_lv<1> > icmp_ln786_fu_900_p2;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_894_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_906_p2;
    sc_signal< sc_lv<48> > add_ln1192_1_fu_918_p2;
    sc_signal< sc_lv<12> > tmp_s_fu_942_p4;
    sc_signal< sc_lv<1> > tmp_49_fu_934_p3;
    sc_signal< sc_lv<1> > icmp_ln785_1_fu_952_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_922_p3;
    sc_signal< sc_lv<1> > or_ln785_6_fu_958_p2;
    sc_signal< sc_lv<1> > xor_ln785_11_fu_964_p2;
    sc_signal< sc_lv<1> > icmp_ln786_1_fu_982_p2;
    sc_signal< sc_lv<1> > xor_ln786_9_fu_976_p2;
    sc_signal< sc_lv<1> > or_ln786_1_fu_988_p2;
    sc_signal< sc_lv<48> > add_ln1192_2_fu_1000_p2;
    sc_signal< sc_lv<12> > tmp_10_fu_1024_p4;
    sc_signal< sc_lv<1> > tmp_51_fu_1016_p3;
    sc_signal< sc_lv<1> > icmp_ln785_2_fu_1034_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_1004_p3;
    sc_signal< sc_lv<1> > or_ln785_7_fu_1040_p2;
    sc_signal< sc_lv<1> > xor_ln785_12_fu_1046_p2;
    sc_signal< sc_lv<1> > icmp_ln786_2_fu_1064_p2;
    sc_signal< sc_lv<1> > xor_ln786_10_fu_1058_p2;
    sc_signal< sc_lv<1> > or_ln786_2_fu_1070_p2;
    sc_signal< sc_lv<48> > add_ln1192_3_fu_1082_p2;
    sc_signal< sc_lv<12> > tmp_11_fu_1106_p4;
    sc_signal< sc_lv<1> > tmp_53_fu_1098_p3;
    sc_signal< sc_lv<1> > icmp_ln785_3_fu_1116_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_1086_p3;
    sc_signal< sc_lv<1> > or_ln785_8_fu_1122_p2;
    sc_signal< sc_lv<1> > xor_ln785_13_fu_1128_p2;
    sc_signal< sc_lv<1> > icmp_ln786_3_fu_1146_p2;
    sc_signal< sc_lv<1> > xor_ln786_11_fu_1140_p2;
    sc_signal< sc_lv<1> > or_ln786_3_fu_1152_p2;
    sc_signal< sc_lv<48> > add_ln1192_4_fu_1164_p2;
    sc_signal< sc_lv<12> > tmp_12_fu_1188_p4;
    sc_signal< sc_lv<1> > tmp_55_fu_1180_p3;
    sc_signal< sc_lv<1> > icmp_ln785_4_fu_1198_p2;
    sc_signal< sc_lv<1> > tmp_54_fu_1168_p3;
    sc_signal< sc_lv<1> > or_ln785_9_fu_1204_p2;
    sc_signal< sc_lv<1> > xor_ln785_14_fu_1210_p2;
    sc_signal< sc_lv<1> > icmp_ln786_4_fu_1228_p2;
    sc_signal< sc_lv<1> > xor_ln786_12_fu_1222_p2;
    sc_signal< sc_lv<1> > or_ln786_4_fu_1234_p2;
    sc_signal< sc_lv<48> > add_ln1192_5_fu_1246_p2;
    sc_signal< sc_lv<12> > tmp_13_fu_1270_p4;
    sc_signal< sc_lv<1> > tmp_57_fu_1262_p3;
    sc_signal< sc_lv<1> > icmp_ln785_5_fu_1280_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_1250_p3;
    sc_signal< sc_lv<1> > or_ln785_10_fu_1286_p2;
    sc_signal< sc_lv<1> > xor_ln785_15_fu_1292_p2;
    sc_signal< sc_lv<1> > icmp_ln786_5_fu_1310_p2;
    sc_signal< sc_lv<1> > xor_ln786_13_fu_1304_p2;
    sc_signal< sc_lv<1> > or_ln786_5_fu_1316_p2;
    sc_signal< sc_lv<48> > add_ln1192_6_fu_1328_p2;
    sc_signal< sc_lv<12> > tmp_14_fu_1352_p4;
    sc_signal< sc_lv<1> > tmp_59_fu_1344_p3;
    sc_signal< sc_lv<1> > icmp_ln785_6_fu_1362_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_1332_p3;
    sc_signal< sc_lv<1> > or_ln785_11_fu_1368_p2;
    sc_signal< sc_lv<1> > xor_ln785_16_fu_1374_p2;
    sc_signal< sc_lv<1> > icmp_ln786_6_fu_1392_p2;
    sc_signal< sc_lv<1> > xor_ln786_14_fu_1386_p2;
    sc_signal< sc_lv<1> > or_ln786_6_fu_1398_p2;
    sc_signal< sc_lv<48> > add_ln1192_7_fu_1410_p2;
    sc_signal< sc_lv<12> > tmp_15_fu_1434_p4;
    sc_signal< sc_lv<1> > tmp_61_fu_1426_p3;
    sc_signal< sc_lv<1> > icmp_ln785_7_fu_1444_p2;
    sc_signal< sc_lv<1> > tmp_60_fu_1414_p3;
    sc_signal< sc_lv<1> > or_ln785_12_fu_1450_p2;
    sc_signal< sc_lv<1> > xor_ln785_17_fu_1456_p2;
    sc_signal< sc_lv<1> > icmp_ln786_7_fu_1474_p2;
    sc_signal< sc_lv<1> > xor_ln786_15_fu_1468_p2;
    sc_signal< sc_lv<1> > or_ln786_7_fu_1480_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_1496_p2;
    sc_signal< sc_lv<1> > or_ln340_21_fu_1527_p2;
    sc_signal< sc_lv<36> > select_ln340_9_fu_1519_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_1531_p2;
    sc_signal< sc_lv<36> > select_ln388_9_fu_1548_p2;
    sc_signal< sc_lv<1> > or_ln340_22_fu_1536_p2;
    sc_signal< sc_lv<36> > select_ln340_9_fu_1519_p3;
    sc_signal< sc_lv<36> > select_ln388_9_fu_1548_p3;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_1566_p2;
    sc_signal< sc_lv<1> > or_ln340_23_fu_1562_p2;
    sc_signal< sc_lv<36> > select_ln340_10_fu_1576_p2;
    sc_signal< sc_lv<36> > select_ln388_10_fu_1583_p2;
    sc_signal< sc_lv<1> > or_ln340_24_fu_1571_p2;
    sc_signal< sc_lv<36> > select_ln340_10_fu_1576_p3;
    sc_signal< sc_lv<36> > select_ln388_10_fu_1583_p3;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_1601_p2;
    sc_signal< sc_lv<1> > or_ln340_25_fu_1597_p2;
    sc_signal< sc_lv<1> > or_ln340_26_fu_1606_p2;
    sc_signal< sc_lv<36> > select_ln340_11_fu_1611_p3;
    sc_signal< sc_lv<36> > select_ln388_11_fu_1618_p3;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_1636_p2;
    sc_signal< sc_lv<1> > or_ln340_28_fu_1632_p2;
    sc_signal< sc_lv<36> > select_ln340_12_fu_1646_p2;
    sc_signal< sc_lv<36> > select_ln388_12_fu_1653_p2;
    sc_signal< sc_lv<1> > or_ln340_29_fu_1641_p2;
    sc_signal< sc_lv<36> > select_ln340_12_fu_1646_p3;
    sc_signal< sc_lv<36> > select_ln388_12_fu_1653_p3;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_1671_p2;
    sc_signal< sc_lv<1> > or_ln340_30_fu_1667_p2;
    sc_signal< sc_lv<36> > select_ln340_13_fu_1681_p2;
    sc_signal< sc_lv<36> > select_ln388_13_fu_1688_p2;
    sc_signal< sc_lv<1> > or_ln340_31_fu_1676_p2;
    sc_signal< sc_lv<36> > select_ln340_13_fu_1681_p3;
    sc_signal< sc_lv<36> > select_ln388_13_fu_1688_p3;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_1706_p2;
    sc_signal< sc_lv<1> > or_ln340_32_fu_1702_p2;
    sc_signal< sc_lv<36> > select_ln340_14_fu_1716_p2;
    sc_signal< sc_lv<36> > select_ln388_14_fu_1723_p2;
    sc_signal< sc_lv<1> > or_ln340_33_fu_1711_p2;
    sc_signal< sc_lv<36> > select_ln340_14_fu_1716_p3;
    sc_signal< sc_lv<36> > select_ln388_14_fu_1723_p3;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_1741_p2;
    sc_signal< sc_lv<1> > or_ln340_34_fu_1737_p2;
    sc_signal< sc_lv<36> > select_ln340_15_fu_1751_p2;
    sc_signal< sc_lv<36> > select_ln388_15_fu_1758_p2;
    sc_signal< sc_lv<1> > or_ln340_35_fu_1746_p2;
    sc_signal< sc_lv<36> > select_ln340_15_fu_1751_p3;
    sc_signal< sc_lv<36> > select_ln388_15_fu_1758_p3;
    sc_signal< sc_lv<12> > grp_fu_1789_p0;
    sc_signal< sc_lv<9> > lshr_ln1_fu_1799_p4;
    sc_signal< sc_lv<3> > zext_ln99_fu_1837_p0;
    sc_signal< sc_lv<32> > tmp_16_fu_1840_p9;
    sc_signal< sc_lv<37> > grp_fu_1866_p0;
    sc_signal< sc_lv<37> > lhs_V_3_fu_1862_p1;
    sc_signal< sc_lv<37> > lhs_V_fu_517_p1;
    sc_signal< sc_lv<37> > grp_fu_1866_p1;
    sc_signal< sc_lv<37> > rhs_V_fu_521_p1;
    sc_signal< sc_lv<1> > p_Result_23_fu_1883_p3;
    sc_signal< sc_lv<1> > p_Result_22_fu_1871_p3;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1891_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_1909_p2;
    sc_signal< sc_lv<1> > grp_fu_1937_p0;
    sc_signal< sc_lv<1> > or_ln340_20_fu_1501_p2;
    sc_signal< sc_lv<1> > or_ln340_27_fu_1915_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_583_p2;
    sc_signal< sc_lv<36> > grp_fu_589_p3;
    sc_signal< sc_lv<36> > grp_fu_597_p3;
    sc_signal< sc_lv<36> > grp_fu_1945_p0;
    sc_signal< sc_lv<36> > grp_fu_1945_p1;
    sc_signal< sc_logic > grp_fu_534_ap_start;
    sc_signal< sc_logic > grp_fu_534_ap_done;
    sc_signal< sc_lv<53> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<37> > grp_fu_534_p10;
    sc_signal< sc_lv<48> > grp_fu_673_p00;
    sc_signal< sc_lv<48> > grp_fu_698_p00;
    sc_signal< sc_lv<48> > grp_fu_713_p00;
    sc_signal< sc_lv<48> > grp_fu_728_p00;
    sc_signal< sc_lv<48> > grp_fu_743_p00;
    sc_signal< sc_lv<48> > grp_fu_758_p00;
    sc_signal< sc_lv<48> > grp_fu_773_p00;
    sc_signal< sc_lv<48> > grp_fu_788_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<53> ap_ST_fsm_state1;
    static const sc_lv<53> ap_ST_fsm_state2;
    static const sc_lv<53> ap_ST_fsm_state3;
    static const sc_lv<53> ap_ST_fsm_state4;
    static const sc_lv<53> ap_ST_fsm_state5;
    static const sc_lv<53> ap_ST_fsm_state6;
    static const sc_lv<53> ap_ST_fsm_state7;
    static const sc_lv<53> ap_ST_fsm_state8;
    static const sc_lv<53> ap_ST_fsm_state9;
    static const sc_lv<53> ap_ST_fsm_state10;
    static const sc_lv<53> ap_ST_fsm_state11;
    static const sc_lv<53> ap_ST_fsm_state12;
    static const sc_lv<53> ap_ST_fsm_state13;
    static const sc_lv<53> ap_ST_fsm_state14;
    static const sc_lv<53> ap_ST_fsm_state15;
    static const sc_lv<53> ap_ST_fsm_state16;
    static const sc_lv<53> ap_ST_fsm_state17;
    static const sc_lv<53> ap_ST_fsm_state18;
    static const sc_lv<53> ap_ST_fsm_state19;
    static const sc_lv<53> ap_ST_fsm_state20;
    static const sc_lv<53> ap_ST_fsm_state21;
    static const sc_lv<53> ap_ST_fsm_state22;
    static const sc_lv<53> ap_ST_fsm_state23;
    static const sc_lv<53> ap_ST_fsm_state24;
    static const sc_lv<53> ap_ST_fsm_state25;
    static const sc_lv<53> ap_ST_fsm_state26;
    static const sc_lv<53> ap_ST_fsm_state27;
    static const sc_lv<53> ap_ST_fsm_state28;
    static const sc_lv<53> ap_ST_fsm_state29;
    static const sc_lv<53> ap_ST_fsm_state30;
    static const sc_lv<53> ap_ST_fsm_state31;
    static const sc_lv<53> ap_ST_fsm_state32;
    static const sc_lv<53> ap_ST_fsm_state33;
    static const sc_lv<53> ap_ST_fsm_state34;
    static const sc_lv<53> ap_ST_fsm_state35;
    static const sc_lv<53> ap_ST_fsm_state36;
    static const sc_lv<53> ap_ST_fsm_state37;
    static const sc_lv<53> ap_ST_fsm_state38;
    static const sc_lv<53> ap_ST_fsm_state39;
    static const sc_lv<53> ap_ST_fsm_state40;
    static const sc_lv<53> ap_ST_fsm_state41;
    static const sc_lv<53> ap_ST_fsm_state42;
    static const sc_lv<53> ap_ST_fsm_state43;
    static const sc_lv<53> ap_ST_fsm_state44;
    static const sc_lv<53> ap_ST_fsm_state45;
    static const sc_lv<53> ap_ST_fsm_state46;
    static const sc_lv<53> ap_ST_fsm_state47;
    static const sc_lv<53> ap_ST_fsm_state48;
    static const sc_lv<53> ap_ST_fsm_state49;
    static const sc_lv<53> ap_ST_fsm_state50;
    static const sc_lv<53> ap_ST_fsm_state51;
    static const sc_lv<53> ap_ST_fsm_pp0_stage0;
    static const sc_lv<53> ap_ST_fsm_state60;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_33;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_BUF_R_TARGET_ADDR;
    static const int C_M_AXI_BUF_R_USER_VALUE;
    static const int C_M_AXI_BUF_R_PROT_VALUE;
    static const int C_M_AXI_BUF_R_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<36> ap_const_lv36_7FFFFFFFF;
    static const sc_lv<36> ap_const_lv36_800000000;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<12> ap_const_lv12_3;
    static const sc_lv<12> ap_const_lv12_4;
    static const sc_lv<12> ap_const_lv12_5;
    static const sc_lv<12> ap_const_lv12_6;
    static const sc_lv<12> ap_const_lv12_7;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<24> ap_const_lv24_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_1_fu_918_p2();
    void thread_add_ln1192_2_fu_1000_p2();
    void thread_add_ln1192_3_fu_1082_p2();
    void thread_add_ln1192_4_fu_1164_p2();
    void thread_add_ln1192_5_fu_1246_p2();
    void thread_add_ln1192_6_fu_1328_p2();
    void thread_add_ln1192_7_fu_1410_p2();
    void thread_add_ln1192_fu_848_p2();
    void thread_add_ln700_fu_658_p2();
    void thread_add_ln703_1_fu_930_p2();
    void thread_add_ln703_2_fu_1012_p2();
    void thread_add_ln703_3_fu_1094_p2();
    void thread_add_ln703_4_fu_1176_p2();
    void thread_add_ln703_5_fu_1258_p2();
    void thread_add_ln703_6_fu_1340_p2();
    void thread_add_ln703_7_fu_1422_p2();
    void thread_and_ln785_1_fu_970_p2();
    void thread_and_ln785_2_fu_1052_p2();
    void thread_and_ln785_3_fu_1134_p2();
    void thread_and_ln785_4_fu_1216_p2();
    void thread_and_ln785_5_fu_1298_p2();
    void thread_and_ln785_6_fu_1380_p2();
    void thread_and_ln785_7_fu_1462_p2();
    void thread_and_ln785_fu_888_p2();
    void thread_and_ln786_13_fu_994_p2();
    void thread_and_ln786_14_fu_1076_p2();
    void thread_and_ln786_15_fu_1158_p2();
    void thread_and_ln786_16_fu_1240_p2();
    void thread_and_ln786_17_fu_1322_p2();
    void thread_and_ln786_18_fu_1404_p2();
    void thread_and_ln786_19_fu_1486_p2();
    void thread_and_ln786_fu_912_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state60();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state50_on_subcall_done();
    void thread_ap_block_state52_pp0_stage0_iter0();
    void thread_ap_block_state53_io();
    void thread_ap_block_state53_pp0_stage0_iter1();
    void thread_ap_block_state54_io();
    void thread_ap_block_state54_pp0_stage0_iter2();
    void thread_ap_block_state55_pp0_stage0_iter3();
    void thread_ap_block_state56_pp0_stage0_iter4();
    void thread_ap_block_state57_pp0_stage0_iter5();
    void thread_ap_block_state58_pp0_stage0_iter6();
    void thread_ap_block_state59_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state52();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_buf_r_AWADDR();
    void thread_buf_r_AWVALID();
    void thread_buf_r_BREADY();
    void thread_buf_r_WDATA();
    void thread_buf_r_WVALID();
    void thread_buf_r_blk_n_AW();
    void thread_buf_r_blk_n_B();
    void thread_buf_r_blk_n_W();
    void thread_grp_fu_1789_p0();
    void thread_grp_fu_1789_p2();
    void thread_grp_fu_1866_p0();
    void thread_grp_fu_1866_p1();
    void thread_grp_fu_1866_p2();
    void thread_grp_fu_1937_p0();
    void thread_grp_fu_1937_p3();
    void thread_grp_fu_1945_p0();
    void thread_grp_fu_1945_p1();
    void thread_grp_fu_1945_p2();
    void thread_grp_fu_534_ap_start();
    void thread_grp_fu_534_p0();
    void thread_grp_fu_534_p1();
    void thread_grp_fu_534_p10();
    void thread_grp_fu_589_p0();
    void thread_grp_fu_589_p2();
    void thread_grp_fu_589_p3();
    void thread_grp_fu_597_p0();
    void thread_grp_fu_597_p2();
    void thread_grp_fu_597_p3();
    void thread_grp_fu_673_p0();
    void thread_grp_fu_673_p00();
    void thread_grp_fu_673_p1();
    void thread_grp_fu_698_p0();
    void thread_grp_fu_698_p00();
    void thread_grp_fu_698_p1();
    void thread_grp_fu_713_p0();
    void thread_grp_fu_713_p00();
    void thread_grp_fu_713_p1();
    void thread_grp_fu_728_p0();
    void thread_grp_fu_728_p00();
    void thread_grp_fu_728_p1();
    void thread_grp_fu_743_p0();
    void thread_grp_fu_743_p00();
    void thread_grp_fu_743_p1();
    void thread_grp_fu_758_p0();
    void thread_grp_fu_758_p00();
    void thread_grp_fu_758_p1();
    void thread_grp_fu_773_p0();
    void thread_grp_fu_773_p00();
    void thread_grp_fu_773_p1();
    void thread_grp_fu_788_p0();
    void thread_grp_fu_788_p00();
    void thread_grp_fu_788_p1();
    void thread_grp_mandel_calc_fu_453_ap_start();
    void thread_grp_mandel_calc_fu_461_ap_start();
    void thread_grp_mandel_calc_fu_461_x_in_V();
    void thread_grp_mandel_calc_fu_469_ap_start();
    void thread_grp_mandel_calc_fu_469_x_in_V();
    void thread_grp_mandel_calc_fu_477_ap_start();
    void thread_grp_mandel_calc_fu_477_x_in_V();
    void thread_grp_mandel_calc_fu_485_ap_start();
    void thread_grp_mandel_calc_fu_485_x_in_V();
    void thread_grp_mandel_calc_fu_493_ap_start();
    void thread_grp_mandel_calc_fu_493_x_in_V();
    void thread_grp_mandel_calc_fu_501_ap_start();
    void thread_grp_mandel_calc_fu_501_x_in_V();
    void thread_grp_mandel_calc_fu_509_ap_start();
    void thread_grp_mandel_calc_fu_509_x_in_V();
    void thread_icmp_ln785_1_fu_952_p2();
    void thread_icmp_ln785_2_fu_1034_p2();
    void thread_icmp_ln785_3_fu_1116_p2();
    void thread_icmp_ln785_4_fu_1198_p2();
    void thread_icmp_ln785_5_fu_1280_p2();
    void thread_icmp_ln785_6_fu_1362_p2();
    void thread_icmp_ln785_7_fu_1444_p2();
    void thread_icmp_ln785_fu_870_p2();
    void thread_icmp_ln786_1_fu_982_p2();
    void thread_icmp_ln786_2_fu_1064_p2();
    void thread_icmp_ln786_3_fu_1146_p2();
    void thread_icmp_ln786_4_fu_1228_p2();
    void thread_icmp_ln786_5_fu_1310_p2();
    void thread_icmp_ln786_6_fu_1392_p2();
    void thread_icmp_ln786_7_fu_1474_p2();
    void thread_icmp_ln786_fu_900_p2();
    void thread_icmp_ln79_fu_653_p2();
    void thread_icmp_ln85_fu_664_p2();
    void thread_icmp_ln96_fu_1783_p2();
    void thread_lhs_V_3_fu_1862_p1();
    void thread_lhs_V_fu_517_p1();
    void thread_lshr_ln1_fu_1799_p4();
    void thread_mem_0_address0();
    void thread_mem_0_ce0();
    void thread_mem_0_d0();
    void thread_mem_0_we0();
    void thread_mem_1_address0();
    void thread_mem_1_ce0();
    void thread_mem_1_d0();
    void thread_mem_1_we0();
    void thread_mem_2_address0();
    void thread_mem_2_ce0();
    void thread_mem_2_d0();
    void thread_mem_2_we0();
    void thread_mem_3_address0();
    void thread_mem_3_ce0();
    void thread_mem_3_d0();
    void thread_mem_3_we0();
    void thread_mem_4_address0();
    void thread_mem_4_ce0();
    void thread_mem_4_d0();
    void thread_mem_4_we0();
    void thread_mem_5_address0();
    void thread_mem_5_ce0();
    void thread_mem_5_d0();
    void thread_mem_5_we0();
    void thread_mem_6_address0();
    void thread_mem_6_ce0();
    void thread_mem_6_d0();
    void thread_mem_6_we0();
    void thread_mem_7_address0();
    void thread_mem_7_ce0();
    void thread_mem_7_d0();
    void thread_mem_7_we0();
    void thread_or_ln340_19_fu_1492_p2();
    void thread_or_ln340_20_fu_1501_p2();
    void thread_or_ln340_21_fu_1527_p2();
    void thread_or_ln340_22_fu_1536_p2();
    void thread_or_ln340_23_fu_1562_p2();
    void thread_or_ln340_24_fu_1571_p2();
    void thread_or_ln340_25_fu_1597_p2();
    void thread_or_ln340_26_fu_1606_p2();
    void thread_or_ln340_27_fu_1915_p2();
    void thread_or_ln340_28_fu_1632_p2();
    void thread_or_ln340_29_fu_1641_p2();
    void thread_or_ln340_30_fu_1667_p2();
    void thread_or_ln340_31_fu_1676_p2();
    void thread_or_ln340_32_fu_1702_p2();
    void thread_or_ln340_33_fu_1711_p2();
    void thread_or_ln340_34_fu_1737_p2();
    void thread_or_ln340_35_fu_1746_p2();
    void thread_or_ln340_fu_583_p2();
    void thread_or_ln700_1_fu_703_p2();
    void thread_or_ln700_2_fu_718_p2();
    void thread_or_ln700_3_fu_733_p2();
    void thread_or_ln700_4_fu_748_p2();
    void thread_or_ln700_5_fu_763_p2();
    void thread_or_ln700_6_fu_778_p2();
    void thread_or_ln700_fu_688_p2();
    void thread_or_ln785_10_fu_1286_p2();
    void thread_or_ln785_11_fu_1368_p2();
    void thread_or_ln785_12_fu_1450_p2();
    void thread_or_ln785_6_fu_958_p2();
    void thread_or_ln785_7_fu_1040_p2();
    void thread_or_ln785_8_fu_1122_p2();
    void thread_or_ln785_9_fu_1204_p2();
    void thread_or_ln785_fu_876_p2();
    void thread_or_ln786_1_fu_988_p2();
    void thread_or_ln786_2_fu_1070_p2();
    void thread_or_ln786_3_fu_1152_p2();
    void thread_or_ln786_4_fu_1234_p2();
    void thread_or_ln786_5_fu_1316_p2();
    void thread_or_ln786_6_fu_1398_p2();
    void thread_or_ln786_7_fu_1480_p2();
    void thread_or_ln786_fu_906_p2();
    void thread_p_Result_21_fu_551_p3();
    void thread_p_Result_22_fu_1871_p3();
    void thread_p_Result_23_fu_1883_p3();
    void thread_p_Result_s_fu_539_p3();
    void thread_p_Val2_29_fu_547_p1();
    void thread_rhs_V_4_fu_649_p0();
    void thread_rhs_V_4_fu_649_p1();
    void thread_rhs_V_fu_521_p0();
    void thread_rhs_V_fu_521_p1();
    void thread_select_ln340_10_fu_1576_p2();
    void thread_select_ln340_10_fu_1576_p3();
    void thread_select_ln340_11_fu_1611_p3();
    void thread_select_ln340_12_fu_1646_p2();
    void thread_select_ln340_12_fu_1646_p3();
    void thread_select_ln340_13_fu_1681_p2();
    void thread_select_ln340_13_fu_1681_p3();
    void thread_select_ln340_14_fu_1716_p2();
    void thread_select_ln340_14_fu_1716_p3();
    void thread_select_ln340_15_fu_1751_p2();
    void thread_select_ln340_15_fu_1751_p3();
    void thread_select_ln340_18_fu_1554_p3();
    void thread_select_ln340_19_fu_1589_p3();
    void thread_select_ln340_20_fu_1624_p3();
    void thread_select_ln340_21_fu_1659_p3();
    void thread_select_ln340_22_fu_1694_p3();
    void thread_select_ln340_23_fu_1729_p3();
    void thread_select_ln340_24_fu_1764_p3();
    void thread_select_ln340_9_fu_1519_p2();
    void thread_select_ln340_9_fu_1519_p3();
    void thread_select_ln388_10_fu_1583_p2();
    void thread_select_ln388_10_fu_1583_p3();
    void thread_select_ln388_11_fu_1618_p3();
    void thread_select_ln388_12_fu_1653_p2();
    void thread_select_ln388_12_fu_1653_p3();
    void thread_select_ln388_13_fu_1688_p2();
    void thread_select_ln388_13_fu_1688_p3();
    void thread_select_ln388_14_fu_1723_p2();
    void thread_select_ln388_14_fu_1723_p3();
    void thread_select_ln388_15_fu_1758_p2();
    void thread_select_ln388_15_fu_1758_p3();
    void thread_select_ln388_9_fu_1548_p2();
    void thread_select_ln388_9_fu_1548_p3();
    void thread_sext_ln1118_fu_642_p0();
    void thread_sext_ln1118_fu_642_p1();
    void thread_sext_ln703_fu_646_p1();
    void thread_shl_ln_fu_616_p3();
    void thread_sub_ln79_fu_525_p2();
    void thread_tmp_10_fu_1024_p4();
    void thread_tmp_11_fu_1106_p4();
    void thread_tmp_12_fu_1188_p4();
    void thread_tmp_13_fu_1270_p4();
    void thread_tmp_14_fu_1352_p4();
    void thread_tmp_15_fu_1434_p4();
    void thread_tmp_16_fu_1840_p9();
    void thread_tmp_46_fu_840_p3();
    void thread_tmp_47_fu_852_p3();
    void thread_tmp_48_fu_922_p3();
    void thread_tmp_49_fu_934_p3();
    void thread_tmp_50_fu_1004_p3();
    void thread_tmp_51_fu_1016_p3();
    void thread_tmp_52_fu_1086_p3();
    void thread_tmp_53_fu_1098_p3();
    void thread_tmp_54_fu_1168_p3();
    void thread_tmp_55_fu_1180_p3();
    void thread_tmp_56_fu_1250_p3();
    void thread_tmp_57_fu_1262_p3();
    void thread_tmp_58_fu_1332_p3();
    void thread_tmp_59_fu_1344_p3();
    void thread_tmp_60_fu_1414_p3();
    void thread_tmp_61_fu_1426_p3();
    void thread_tmp_9_fu_860_p4();
    void thread_tmp_s_fu_942_p4();
    void thread_trunc_ln1192_1_fu_808_p1();
    void thread_trunc_ln1192_2_fu_812_p1();
    void thread_trunc_ln1192_3_fu_816_p1();
    void thread_trunc_ln1192_4_fu_820_p1();
    void thread_trunc_ln1192_5_fu_824_p1();
    void thread_trunc_ln1192_6_fu_828_p1();
    void thread_trunc_ln1192_7_fu_832_p1();
    void thread_trunc_ln1192_fu_804_p1();
    void thread_trunc_ln99_fu_1795_p1();
    void thread_underflow_7_fu_1897_p2();
    void thread_underflow_fu_565_p2();
    void thread_xor_ln340_10_fu_1706_p2();
    void thread_xor_ln340_11_fu_1741_p2();
    void thread_xor_ln340_12_fu_1903_p2();
    void thread_xor_ln340_2_fu_571_p2();
    void thread_xor_ln340_3_fu_1496_p2();
    void thread_xor_ln340_4_fu_1531_p2();
    void thread_xor_ln340_5_fu_1566_p2();
    void thread_xor_ln340_6_fu_1601_p2();
    void thread_xor_ln340_7_fu_1636_p2();
    void thread_xor_ln340_8_fu_1909_p2();
    void thread_xor_ln340_9_fu_1671_p2();
    void thread_xor_ln340_fu_577_p2();
    void thread_xor_ln785_11_fu_964_p2();
    void thread_xor_ln785_12_fu_1046_p2();
    void thread_xor_ln785_13_fu_1128_p2();
    void thread_xor_ln785_14_fu_1210_p2();
    void thread_xor_ln785_15_fu_1292_p2();
    void thread_xor_ln785_16_fu_1374_p2();
    void thread_xor_ln785_17_fu_1456_p2();
    void thread_xor_ln785_fu_882_p2();
    void thread_xor_ln786_10_fu_1058_p2();
    void thread_xor_ln786_11_fu_1140_p2();
    void thread_xor_ln786_12_fu_1222_p2();
    void thread_xor_ln786_13_fu_1304_p2();
    void thread_xor_ln786_14_fu_1386_p2();
    void thread_xor_ln786_15_fu_1468_p2();
    void thread_xor_ln786_7_fu_894_p2();
    void thread_xor_ln786_8_fu_1891_p2();
    void thread_xor_ln786_9_fu_976_p2();
    void thread_xor_ln786_fu_559_p2();
    void thread_y_V_fu_1879_p1();
    void thread_zext_ln1116_1_fu_694_p1();
    void thread_zext_ln1116_2_fu_709_p1();
    void thread_zext_ln1116_3_fu_724_p1();
    void thread_zext_ln1116_4_fu_739_p1();
    void thread_zext_ln1116_5_fu_754_p1();
    void thread_zext_ln1116_6_fu_769_p1();
    void thread_zext_ln1116_7_fu_784_p1();
    void thread_zext_ln1116_fu_669_p1();
    void thread_zext_ln1118_fu_639_p1();
    void thread_zext_ln1148_fu_531_p1();
    void thread_zext_ln79_fu_613_p1();
    void thread_zext_ln91_fu_1772_p1();
    void thread_zext_ln99_1_fu_1809_p1();
    void thread_zext_ln99_2_fu_1827_p1();
    void thread_zext_ln99_fu_1837_p0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
