/* Copyright (c) 2014, The Linux Foundation. All rights reserved.

 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *   * Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *   * Redistributions in binary form must reproduce the above
 *     copyright notice, this list of conditions and the following
 *     disclaimer in the documentation and/or other materials provided
 *     with the distribution.
 *   * Neither the name of The Linux Foundation. nor the names of its
 *     contributors may be used to endorse or promote products derived
 *     from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <Library/LKEnvLib.h>

#include <Library/PlatformIdLib.h>
#include <Library/QcomUsbPhyLib.h>

#define QUSB2_PHY_BASE PcdGet64(PcdUsb2PhyBase)
#define GCC_QUSB2_PHY_BCR PcdGet64(PcdUsb2GccPhyBcr)
#define QUSB2PHY_PORT_POWERDOWN                                                \
  (QUSB2_PHY_BASE + PcdGet64(PcdUsb2PhyPortPowerDownOffset))
#define QUSB2PHY_PORT_UTMI_CTRL2                                               \
  (QUSB2_PHY_BASE + PcdGet64(PcdUsb2PhyPortUtmiCtrl2Offset))
#define QUSB2PHY_PORT_TUNE1                                                    \
  (QUSB2_PHY_BASE + PcdGet64(PcdUsb2PhyPortTune1Offset))
#define QUSB2PHY_PORT_TUNE2                                                    \
  (QUSB2_PHY_BASE + PcdGet64(PcdUsb2PhyPortTune2Offset))
#define QUSB2PHY_PORT_TUNE3                                                    \
  (QUSB2_PHY_BASE + PcdGet64(PcdUsb2PhyPortTune3Offset))
#define QUSB2PHY_PORT_TUNE4                                                    \
  (QUSB2_PHY_BASE + PcdGet64(PcdUsb2PhyPortTune4Offset))

void qusb2_phy_reset(void)
{
  uint32_t val;

  /* Block Reset */
  val = readl(GCC_QUSB2_PHY_BCR) | BIT(0);
  writel(val, GCC_QUSB2_PHY_BCR);
  udelay(10);
  writel(val & ~BIT(0), GCC_QUSB2_PHY_BCR);

  /* set CLAMP_N_EN and stay with disabled USB PHY */
  writel(0x23, QUSB2PHY_PORT_POWERDOWN);

  /* Set HS impedance to 42ohms */
  writel(0xA0, QUSB2PHY_PORT_TUNE1);

  /* Set TX current to 19mA, TX SR and TX bias current to 1, 1 */
  writel(0xA5, QUSB2PHY_PORT_TUNE2);

  /* Increase autocalibration bias circuit settling time
   * and enable utocalibration  */
  writel(0x81, QUSB2PHY_PORT_TUNE3);

  writel(0x85, QUSB2PHY_PORT_TUNE4);
  /* Wait for tuning params to take effect right before re-enabling power*/
  udelay(10);

  /* Disable the PHY */
  writel(0x23, QUSB2PHY_PORT_POWERDOWN);
  /* Enable ULPI mode */
  if (platform_is_msm8994())
    writel(0x0, QUSB2PHY_PORT_UTMI_CTRL2);
  /* Enable PHY */
  /* set CLAMP_N_EN and USB PHY is enabled*/
  writel(0x22, QUSB2PHY_PORT_POWERDOWN);
}
