Version 4
SHEET 1 1200 680
WIRE 160 80 -48 80
WIRE 112 128 -96 128
WIRE -48 144 -48 80
WIRE 272 144 208 144
WIRE 112 176 16 176
WIRE -96 208 -96 128
WIRE 176 208 64 208
WIRE 16 240 16 176
WIRE 64 256 64 208
WIRE -96 304 -96 208
WIRE -64 304 -96 304
WIRE 16 304 16 240
WIRE 16 304 0 304
WIRE 64 304 64 256
FLAG -48 224 0
FLAG 272 144 sout
FLAG 64 384 0
FLAG 0 384 0
FLAG -64 384 0
FLAG -96 208 Va
FLAG 16 240 Vb
FLAG 64 256 Vsel
SYMBOL s_2x1_mux 160 128 R0
SYMATTR InstName X1
SYMBOL voltage -48 128 R0
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL voltage 0 288 R0
WINDOW 3 -16 154 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vb
SYMATTR Value PULSE(0 5 0 .1p .1p 1u  2u 8)
SYMBOL voltage 64 288 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vsel
SYMATTR Value PULSE(0 5 0 .1p .1p 2u 4u 4)
SYMBOL voltage -64 288 R0
SYMATTR InstName Va
SYMATTR Value PULSE(0 5 0 .1p .1p 4u  8u 2)
TEXT 328 72 Left 2 !.tran 16u
TEXT 216 -24 Left 2 !.lib Z:\\home\\sdanthinne\\Documents\\307\\gateTransistorModels\\DetailedModel.mod
