mkdir -p sim
cd sim && vcs /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/pkg/types.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cacheline_adaptor.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/arbiter.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/register.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/MEMWB_latch.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/pc_reg.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/IFID_latch.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/hdu.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/cmp.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/EXMEM_latch.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/control_op.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/regfile.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/control_register.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/ir.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/datapath.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/IDEX_latch.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/control_types.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/alu.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/mp4.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/bus_adapter.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/cache_datapath.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/compare.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/ff_array.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/cache_control.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/tag_ff_array.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/ff_array_plru.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/cache.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/data_ff_array.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/rvfimon.v /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/mon_itf.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/burst_memory.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/monitor.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/top_tb.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/bmem_itf.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/mem_itf.sv /home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/magic_dual_port.sv  -full64 -lca -sverilog +lint=all,noNS -timescale=1ns/1ns -debug_acc+all -kdb -fsdb -suppress=LCA_FEATURES_ENABLED -msg_config=../vcs_warn.config -l compile.log -top top_tb -o top_tb
                         Chronologic VCS (TM)
      Version R-2020.12-SP1-1_Full64 -- Wed Nov  1 22:49:13 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/pkg/types.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cacheline_adaptor.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/arbiter.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/register.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/MEMWB_latch.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/pc_reg.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/IFID_latch.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/hdu.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/cmp.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/EXMEM_latch.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/control_op.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/regfile.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/control_register.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/ir.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/datapath.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/IDEX_latch.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/control_types.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cpu/alu.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/mp4.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/bus_adapter.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/cache_datapath.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/compare.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/ff_array.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/cache_control.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/tag_ff_array.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/ff_array_plru.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/cache.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hdl/cache/data_ff_array.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/rvfimon.v'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/mon_itf.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/burst_memory.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/monitor.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/top_tb.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/bmem_itf.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/mem_itf.sv'
Parsing design file '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/hvl/magic_dual_port.sv'
Top Level Modules:
       top_tb
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

66 modules and 0 UDP read.
recompiling module mp4
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/sim/csrc'
make[1]: Leaving directory '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/sim/csrc'
make[1]: Entering directory '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../top_tb.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../top_tb ]; then chmod a-x ../top_tb; fi
g++  -o ../top_tb      -rdynamic  -Wl,-rpath='$ORIGIN'/top_tb.daidir -Wl,-rpath=./top_tb.daidir -Wl,-rpath=/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib -L/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _3958679_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib/vcs_save_restore_new.o /software/Synopsys-2021_x86_64/verdi/R-2020.12-SP1-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../top_tb up to date
make[1]: Leaving directory '/home/youyouy2/Desktop/fa23_ece411_AG05/mp4/sim/csrc'
CPU time: 1.949 seconds to compile + .431 seconds to elab + .407 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
bash check_compile_error.sh
[0;32mCompile Successful [0m
