// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30_ram) {
        ram[0] = "0b00111111100000000010110101111010";
        ram[1] = "0b10111110001101101001101110100011";
        ram[2] = "0b10111111111011011101000110001000";
        ram[3] = "0b00111111001111101001001011001000";
        ram[4] = "0b10111110011001010101101011100111";
        ram[5] = "0b10111110110001010000101000011000";
        ram[6] = "0b00111100110001111000000000011110";
        ram[7] = "0b00111100110111101011110010011110";
        ram[8] = "0b00111110100100001111100101100101";
        ram[9] = "0b10111111011011001100010110101001";
        ram[10] = "0b00111111100111011001100100111000";
        ram[11] = "0b10111111101000011100010000001001";
        ram[12] = "0b10111110100110011101001100011011";
        ram[13] = "0b10111110110111111100001011000000";
        ram[14] = "0b10111100110111010000000101111101";
        ram[15] = "0b00111101100001001001111000101101";
        ram[16] = "0b10111110101100110110010010100001";
        ram[17] = "0b10111111000000011111000110101010";
        ram[18] = "0b00111110101111001000011100101101";
        ram[19] = "0b00111111010011011001001100110110";
        ram[20] = "0b10111110101110001010000011011111";
        ram[21] = "0b10111101101110101001010011000010";
        ram[22] = "0b00111110100111001010000101101101";
        ram[23] = "0b00111101010101111011000011011101";
        ram[24] = "0b00111110000010100000001001110110";
        ram[25] = "0b10111110011111010100001100000101";
        ram[26] = "0b10111101001101011101101100011110";
        ram[27] = "0b10111110111111010010101111111110";
        ram[28] = "0b10111101110101011010010000110101";
        ram[29] = "0b00111110000000101011001101010011";
        ram[30] = "0b10111111100001100010001110000010";
        ram[31] = "0b00111110010001101010001010000111";
        ram[32] = "0b10111110011111101011110000010110";
        ram[33] = "0b10111110101000000011101011101101";
        ram[34] = "0b00111110001110111011010011010100";
        ram[35] = "0b10111110011001011000000001110111";
        ram[36] = "0b00111111000001110111100100110110";
        ram[37] = "0b00111110111001100111101100111110";
        ram[38] = "0b10111110111101111001100111110000";
        ram[39] = "0b10111111010110101010100000110010";
        ram[40] = "0b00111110110111111001011001111001";
        ram[41] = "0b10111110101111111001000010100011";
        ram[42] = "0b00111100001100100000110111110000";
        ram[43] = "0b00111110100010100001111011010011";
        ram[44] = "0b00111110000100001100010110100110";
        ram[45] = "0b00111110110011001100101011111101";
        ram[46] = "0b00111111010000110000001011010010";
        ram[47] = "0b00111111011001010010101010111011";
        ram[48] = "0b10111110100111111111110001110100";
        ram[49] = "0b10111111101001101100111010101101";
        ram[50] = "0b10111111010010110111011110000110";
        ram[51] = "0b10111111001111010000010100010011";
        ram[52] = "0b10111110100110011000110101011011";
        ram[53] = "0b10111101101010000001100001100100";
        ram[54] = "0b00111111000000111100000001011010";
        ram[55] = "0b00111110101110001111010110100010";
        ram[56] = "0b00111111010101101100010010010100";
        ram[57] = "0b10111101111000110100111100101011";
        ram[58] = "0b00111110010111100111100111111001";
        ram[59] = "0b10111110010111101010100100100010";
        ram[60] = "0b10111111001011101001010010011001";
        ram[61] = "0b00111101000111010011001001010111";
        ram[62] = "0b00111101101000010110010000100111";
        ram[63] = "0b10111110000000010101100010110001";
        ram[64] = "0b00111110101111000111011011110011";
        ram[65] = "0b00111110110101111010001010000010";
        ram[66] = "0b00111100001111011101010011010001";
        ram[67] = "0b10111110100001000100011100111000";
        ram[68] = "0b10111111000011011011110110000010";
        ram[69] = "0b10111111101100010001111001010010";
        ram[70] = "0b00111110000100101100010110001110";
        ram[71] = "0b00111111001110100111001111111110";
        ram[72] = "0b10111110100010010110111111010100";
        ram[73] = "0b10111110101011011010101010001100";
        ram[74] = "0b10111110001010010111001101111110";
        ram[75] = "0b00111101011010001010111100100110";
        ram[76] = "0b10111101001100110110000000111100";
        ram[77] = "0b10111110100110111111010100011001";
        ram[78] = "0b10111110110010001011111110101001";
        ram[79] = "0b10111111111000011011101010010010";
        ram[80] = "0b10111110110010010011101010011010";
        ram[81] = "0b10111111010001101010111101110100";
        ram[82] = "0b10111110001001101111111011011011";
        ram[83] = "0b10111101100000110010100000000111";
        ram[84] = "0b10111101000100011101101110110101";
        ram[85] = "0b00111110000111101101000011110111";
        ram[86] = "0b00111110000111001000111000010011";
        ram[87] = "0b10111101110101010001100111101111";
        ram[88] = "0b00111111010100010011000001100000";
        ram[89] = "0b10111111000000001000001101100111";
        ram[90] = "0b00111111101000101010101000110011";
        ram[91] = "0b01000000000111111010100111011011";
        ram[92] = "0b00111111001000111010011110010111";
        ram[93] = "0b00111110010011100110000110101000";
        ram[94] = "0b10111011100110111111101111000100";
        ram[95] = "0b10111110101011010111010000001110";
        ram[96] = "0b00111011011011100011001111011110";
        ram[97] = "0b10111110000011101010111101111100";
        ram[98] = "0b00111111000000000111110010100000";
        ram[99] = "0b00111111111110110111010010011110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30_ram("nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30() {
    delete meminst;
}


};//endmodule
#endif
