D:/infrahw/project-CPUx32/parts_made/sign_extends/sign_extend8to32.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/sign_extends/sign_extend8to32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend8to32

Top level modules:
	sign_extend8to32

} {} {}} D:/infrahw/project-CPUx32/parts_made/selectors/selector4b.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/selectors/selector4b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module selector4b

Top level modules:
	selector4b

} {} {}} D:/infrahw/project-CPUx32/parts_made/and_or.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/and_or.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module and_or

Top level modules:
	and_or

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_ShiftInput.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_ShiftInput.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ShiftInput

Top level modules:
	mux_ShiftInput

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_IorD.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_IorD.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_IorD

Top level modules:
	mux_IorD

} {} {}} D:/infrahw/project-CPUx32/parts_given/Instr_Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/infrahw/project-CPUx32/parts_given/Instr_Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_ShiftQtd.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_ShiftQtd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ShiftQtd

Top level modules:
	mux_ShiftQtd

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_ExtendOp.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_ExtendOp.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ExtendOp

Top level modules:
	mux_ExtendOp

} {} {}} D:/infrahw/project-CPUx32/parts_made/concatenators/concat25b.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/concatenators/concat25b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module concat25b

Top level modules:
	concat25b

} {} {}} D:/infrahw/project-CPUx32/parts_given/ula32.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/infrahw/project-CPUx32/parts_given/ula32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} D:/infrahw/project-CPUx32/parts_made/shift_left/shift_left2_26to28.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/shift_left/shift_left2_26to28.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_left2_26to28

Top level modules:
	shift_left2_26to28

} {} {}} D:/infrahw/project-CPUx32/parts_made/selectors/selector16b.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/selectors/selector16b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module selector16b

Top level modules:
	selector16b

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_LoadAMem.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_LoadAMem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_LoadAMem

Top level modules:
	mux_LoadAMem

} {} {}} D:/infrahw/project-CPUx32/parts_given/RegDesloc.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/infrahw/project-CPUx32/parts_given/RegDesloc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc

} {} {}} D:/infrahw/project-CPUx32/parts_given/Banco_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/infrahw/project-CPUx32/parts_given/Banco_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_RegDST.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_RegDST.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_RegDST

Top level modules:
	mux_RegDST

} {} {}} D:/infrahw/project-CPUx32/parts_made/selectors/selector8b.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/selectors/selector8b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module selector8b

Top level modules:
	selector8b

} {} {}} D:/infrahw/project-CPUx32/parts_made/mult_and_div/div.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/mult_and_div/div.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module div

Top level modules:
	div

} {} {}} D:/infrahw/project-CPUx32/parts_given/Memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/infrahw/project-CPUx32/parts_given/Memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_PCsrc.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_PCsrc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_PCsrc

Top level modules:
	mux_PCsrc

} {} {}} D:/infrahw/project-CPUx32/parts_made/cpu.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} D:/infrahw/project-CPUx32/parts_made/sign_extends/sign_extend16to32.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/sign_extends/sign_extend16to32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend16to32

Top level modules:
	sign_extend16to32

} {} {}} D:/infrahw/project-CPUx32/parts_made/concatenators/concat32b.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/concatenators/concat32b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module concat32b

Top level modules:
	concat32b

} {} {}} {D:/infrahw/project-CPUx32/parts_made/muxs/mux_WriteData .v} {1 {vlog -work work -stats=none {D:/infrahw/project-CPUx32/parts_made/muxs/mux_WriteData .v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_WriteData

Top level modules:
	mux_WriteData

} {} {}} D:/infrahw/project-CPUx32/parts_made/sign_extends/sign_extend1to32.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/sign_extends/sign_extend1to32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend1to32

Top level modules:
	sign_extend1to32

} {} {}} D:/infrahw/project-CPUx32/parts_given/Registrador.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/infrahw/project-CPUx32/parts_given/Registrador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_memToReg.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_memToReg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_memToReg

Top level modules:
	mux_memToReg

} {} {}} D:/infrahw/project-CPUx32/parts_made/shift_left/shift_left2_32to32.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/shift_left/shift_left2_32to32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_left2_32to32

Top level modules:
	shift_left2_32to32

} {} {}} D:/infrahw/project-CPUx32/parts_made/Brancher.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/Brancher.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Brancher

Top level modules:
	Brancher

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_HI.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_HI.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_HI

Top level modules:
	mux_HI

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_LoadBMem.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_LoadBMem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_LoadBMem

Top level modules:
	mux_LoadBMem

} {} {}} D:/infrahw/project-CPUx32/parts_made/mult_and_div/mult.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/mult_and_div/mult.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult

Top level modules:
	mult

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_LOW.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_LOW.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_LOW

Top level modules:
	mux_LOW

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_ALUsrcA.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_ALUsrcA.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ALUsrcA

Top level modules:
	mux_ALUsrcA

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_ByteHalfword.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_ByteHalfword.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ByteHalfword

Top level modules:
	mux_ByteHalfword

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_ALUsrcB.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_ALUsrcB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ALUsrcB

Top level modules:
	mux_ALUsrcB

} {} {}} D:/infrahw/project-CPUx32/parts_made/muxs/mux_INTCause.v {1 {vlog -work work -stats=none D:/infrahw/project-CPUx32/parts_made/muxs/mux_INTCause.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_INTCause

Top level modules:
	mux_INTCause

} {} {}}
