// Seed: 3684960493
module module_0 (
    output supply1 id_0,
    input tri1 id_1
);
  assign id_0 = ~-1 == -1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output logic id_2,
    output wire id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input logic id_11,
    output tri id_12,
    input tri0 id_13,
    input wor id_14
);
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_6,
      id_10
  );
  final begin : LABEL_0
    if (id_9) id_2 <= id_11;
    else id_4 = 1;
  end
  assign id_3 = id_14;
  wire id_17;
endmodule
