#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Apr 27 08:49:02 2024
# Process ID: 19216
# Current directory: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26048 C:\Users\ikhla\Desktop\semester 4\CA\project\test2\task1\lab11.xpr
# Log file: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/vivado.log
# Journal file: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.582 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index4' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index5' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index6' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index8' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index4' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index5' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index6' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index8' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol index1, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:82]
INFO: [VRFC 10-2458] undeclared symbol index2, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:83]
INFO: [VRFC 10-2458] undeclared symbol index3, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:84]
INFO: [VRFC 10-2458] undeclared symbol index4, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:85]
INFO: [VRFC 10-2458] undeclared symbol index5, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:86]
INFO: [VRFC 10-2458] undeclared symbol index6, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:87]
INFO: [VRFC 10-2458] undeclared symbol index7, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:88]
INFO: [VRFC 10-2458] undeclared symbol index8, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:89]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index4' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index5' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index6' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index8' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.582 ; gain = 0.000
create_bd_design "design_1"
Wrote  : <C:\Users\ikhla\Desktop\semester 4\CA\project\test2\task1\lab11.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1285.121 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1499.328 ; gain = 474.746
reset_run impl_1 -from_step place_design
launch_runs impl_1 -next_step 
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Apr 27 14:51:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: riscV_processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2036.766 ; gain = 112.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscV_processor' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (2#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (3#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'parser' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v:3]
INFO: [Synth 8-6155] done synthesizing module 'parser' (5#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v:4]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v:3]
	Parameter ld_ins bound to: 2'b00 
	Parameter sd_ins bound to: 2'b01 
	Parameter br_ins bound to: 2'b11 
WARNING: [Synth 8-567] referenced signal 'sel' should be on the sensitivity list [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (8#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (9#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu_64bit' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v:3]
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter Sub bound to: 4'b0110 
	Parameter NOR bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'alu_64bit' (10#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (11#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v:4]
INFO: [Synth 8-6157] synthesizing module 'branching_unit' [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v:18]
INFO: [Synth 8-6155] done synthesizing module 'branching_unit' (12#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'riscV_processor' (13#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2762.234 ; gain = 838.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2762.234 ; gain = 838.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2762.234 ; gain = 838.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 2762.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2762.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2762.234 ; gain = 838.266
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2762.234 ; gain = 838.266
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/vivado_pid19216.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.031 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2880.031 ; gain = 0.000
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/vivado_pid19216.debug)
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 18:26:37 2024...
