INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw2dom/lab2_cw2dom.srcs/sources_1/new/logic_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw2dom/lab2_cw2dom.srcs/sim_1/new/tb_logic_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_logic_module
