library (openlane_manchester_baby) {
  comment                        : "";
  delay_model                    : table_lookup;
  simulation                     : false;
  capacitive_load_unit (1,pF);
  leakage_power_unit             : 1pW;
  current_unit                   : "1A";
  pulling_resistance_unit        : "1kohm";
  time_unit                      : "1ns";
  voltage_unit                   : "1v";
  library_features(report_delay_calculation);

  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 20;
  slew_lower_threshold_pct_fall : 20;
  slew_upper_threshold_pct_rise : 80;
  slew_upper_threshold_pct_fall : 80;
  slew_derate_from_library : 1.0;


  nom_process                    : 1.0;
  nom_temperature                : 25.0;
  nom_voltage                    : 1.80;

  lu_table_template(template_1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00050,  0.00159,  0.00506,  0.01608,  0.05115,  0.16265,  0.51728");
  }
  type ("ram_addr_o") {
    base_type : array;
    data_type : bit;
    bit_width : 5;
    bit_from : 4;
    bit_to : 0;
  }
  type ("ram_data_io") {
    base_type : array;
    data_type : bit;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0;
  }

  cell ("openlane_manchester_baby") {
    interface_timing : true;
    pin("clock") {
      direction : input;
      capacitance : 0.0079;
    }
    pin("logisim_clock_tree_0_out") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.56018,0.56451,0.57576,0.60320,0.67626,0.90031,1.61003");
	}
	rise_transition(template_1) {
          values("0.02226,0.02554,0.03530,0.06461,0.16185,0.48279,1.50666");
	}
	cell_fall(template_1) {
          values("0.52572,0.52963,0.53974,0.56289,0.61707,0.76927,1.24898");
	}
	fall_transition(template_1) {
          values("0.02066,0.02330,0.03049,0.04996,0.10913,0.30680,0.95055");
	}
      }
    }
    pin("ram_rw_en_o") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("1.24447,1.24961,1.26182,1.29130,1.37172,1.60401,2.29907");
	}
	rise_transition(template_1) {
          values("0.01883,0.02313,0.03527,0.07185,0.18500,0.52137,1.50788");
	}
	cell_fall(template_1) {
          values("1.11445,1.11914,1.12940,1.15048,1.19590,1.31207,1.64695");
	}
	fall_transition(template_1) {
          values("0.01777,0.02068,0.02792,0.04567,0.09385,0.24227,0.69703");
	}
      }
    }
    pin("reset_i") {
      direction : input;
      capacitance : 0.0023;
      timing() {
        related_pin : "clock";
        timing_type : hold_rising;
	fall_constraint(scalar) {
          values("-0.08828");
	}
      }
      timing() {
        related_pin : "clock";
        timing_type : setup_rising;
	fall_constraint(scalar) {
          values("0.38310");
	}
      }
    }
    pin("stop_lamp_o") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.61336,0.61766,0.62888,0.65628,0.72932,0.95292,1.66158");
	}
	rise_transition(template_1) {
          values("0.02224,0.02559,0.03531,0.06471,0.16190,0.48223,1.50554");
	}
	cell_fall(template_1) {
          values("0.62410,0.62803,0.63821,0.66134,0.71542,0.86780,1.34800");
	}
	fall_transition(template_1) {
          values("0.02072,0.02331,0.03049,0.04989,0.10902,0.30671,0.94746");
	}
      }
    }
    pin("VPWR") {
      direction : input;
      capacitance : 0.0000;
    }
    pin("VGND") {
      direction : input;
      capacitance : 0.0000;
    }
    bus("ram_addr_o") {
      bus_type : ram_addr_o;
      direction : output;
      capacitance : 0.0000;
    pin("ram_addr_o[4]") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("1.37422,1.37921,1.39125,1.42071,1.50123,1.73453,2.41927");
	}
	rise_transition(template_1) {
          values("0.01732,0.02173,0.03420,0.07132,0.18443,0.52106,1.50717");
	}
	cell_fall(template_1) {
          values("1.46496,1.46974,1.48002,1.50105,1.54641,1.66252,1.99685");
	}
	fall_transition(template_1) {
          values("0.01773,0.02062,0.02791,0.04576,0.09393,0.24244,0.69514");
	}
      }
    }
    pin("ram_addr_o[3]") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("1.37185,1.37685,1.38888,1.41834,1.49885,1.73212,2.41683");
	}
	rise_transition(template_1) {
          values("0.01732,0.02173,0.03420,0.07132,0.18444,0.52110,1.50708");
	}
	cell_fall(template_1) {
          values("1.46306,1.46783,1.47811,1.49914,1.54450,1.66061,1.99493");
	}
	fall_transition(template_1) {
          values("0.01773,0.02063,0.02791,0.04576,0.09394,0.24247,0.69517");
	}
      }
    }
    pin("ram_addr_o[2]") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("1.38276,1.38776,1.39979,1.42924,1.50979,1.74308,2.42860");
	}
	rise_transition(template_1) {
          values("0.01738,0.02177,0.03422,0.07134,0.18444,0.52099,1.50740");
	}
	cell_fall(template_1) {
          values("1.47146,1.47629,1.48657,1.50762,1.55296,1.66907,2.00342");
	}
	fall_transition(template_1) {
          values("0.01776,0.02060,0.02791,0.04574,0.09390,0.24234,0.69506");
	}
      }
    }
    pin("ram_addr_o[1]") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("1.38869,1.39369,1.40572,1.43517,1.51570,1.74888,2.43539");
	}
	rise_transition(template_1) {
          values("0.01745,0.02183,0.03427,0.07136,0.18449,0.52101,1.50747");
	}
	cell_fall(template_1) {
          values("1.47564,1.48050,1.49078,1.51184,1.55717,1.67329,2.00765");
	}
	fall_transition(template_1) {
          values("0.01778,0.02059,0.02791,0.04573,0.09388,0.24228,0.69500");
	}
      }
    }
    pin("ram_addr_o[0]") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clock";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("1.38728,1.39161,1.40286,1.43030,1.50337,1.72743,2.43719");
	}
	rise_transition(template_1) {
          values("0.02226,0.02554,0.03530,0.06461,0.16185,0.48281,1.50670");
	}
	cell_fall(template_1) {
          values("1.48562,1.48953,1.49962,1.52276,1.57690,1.72922,2.20935");
	}
	fall_transition(template_1) {
          values("0.02072,0.02335,0.03049,0.04989,0.10906,0.30670,0.94735");
	}
      }
    }
    }
    bus("ram_data_io") {
      bus_type : ram_data_io;
      direction : inout;
      capacitance : 0.0000;
    pin("ram_data_io[31]") {
      direction : inout;
      capacitance : 0.0505;
    }
    pin("ram_data_io[30]") {
      direction : inout;
      capacitance : 0.0503;
    }
    pin("ram_data_io[29]") {
      direction : inout;
      capacitance : 0.0497;
    }
    pin("ram_data_io[28]") {
      direction : inout;
      capacitance : 0.0490;
    }
    pin("ram_data_io[27]") {
      direction : inout;
      capacitance : 0.0479;
    }
    pin("ram_data_io[26]") {
      direction : inout;
      capacitance : 0.0475;
    }
    pin("ram_data_io[25]") {
      direction : inout;
      capacitance : 0.0470;
    }
    pin("ram_data_io[24]") {
      direction : inout;
      capacitance : 0.0471;
    }
    pin("ram_data_io[23]") {
      direction : inout;
      capacitance : 0.0469;
    }
    pin("ram_data_io[22]") {
      direction : inout;
      capacitance : 0.0490;
    }
    pin("ram_data_io[21]") {
      direction : inout;
      capacitance : 0.0496;
    }
    pin("ram_data_io[20]") {
      direction : inout;
      capacitance : 0.0498;
    }
    pin("ram_data_io[19]") {
      direction : inout;
      capacitance : 0.0495;
    }
    pin("ram_data_io[18]") {
      direction : inout;
      capacitance : 0.0483;
    }
    pin("ram_data_io[17]") {
      direction : inout;
      capacitance : 0.0482;
    }
    pin("ram_data_io[16]") {
      direction : inout;
      capacitance : 0.0487;
    }
    pin("ram_data_io[15]") {
      direction : inout;
      capacitance : 0.0509;
    }
    pin("ram_data_io[14]") {
      direction : inout;
      capacitance : 0.0511;
    }
    pin("ram_data_io[13]") {
      direction : inout;
      capacitance : 0.0500;
    }
    pin("ram_data_io[12]") {
      direction : inout;
      capacitance : 0.0489;
    }
    pin("ram_data_io[11]") {
      direction : inout;
      capacitance : 0.0478;
    }
    pin("ram_data_io[10]") {
      direction : inout;
      capacitance : 0.0481;
    }
    pin("ram_data_io[9]") {
      direction : inout;
      capacitance : 0.0481;
    }
    pin("ram_data_io[8]") {
      direction : inout;
      capacitance : 0.0479;
    }
    pin("ram_data_io[7]") {
      direction : inout;
      capacitance : 0.0482;
    }
    pin("ram_data_io[6]") {
      direction : inout;
      capacitance : 0.0475;
    }
    pin("ram_data_io[5]") {
      direction : inout;
      capacitance : 0.0476;
    }
    pin("ram_data_io[4]") {
      direction : inout;
      capacitance : 0.0474;
    }
    pin("ram_data_io[3]") {
      direction : inout;
      capacitance : 0.0470;
    }
    pin("ram_data_io[2]") {
      direction : inout;
      capacitance : 0.0483;
    }
    pin("ram_data_io[1]") {
      direction : inout;
      capacitance : 0.0494;
    }
    pin("ram_data_io[0]") {
      direction : inout;
      capacitance : 0.0505;
    }
    }
  }

}
