Classic Timing Analyzer report for led_size
Fri Jul 20 10:59:07 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 16.757 ns                                      ; led_sig[2] ; led_in[1]  ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 19.456 ns                                      ; sw_l[2]    ; led_in[1]  ; --         ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[0] ; led_sig[0] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[0] ; led_sig[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.496 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[1] ; led_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[3] ; led_sig[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[3] ; led_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[2] ; led_sig[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[2] ; led_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[1] ; led_sig[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[0] ; led_sig[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[0] ; led_sig[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig[1] ; led_sig[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.535 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To            ; From Clock ;
+-------+--------------+------------+------------+---------------+------------+
; N/A   ; None         ; 16.757 ns  ; led_sig[2] ; led_in[1]     ; clk_in     ;
; N/A   ; None         ; 16.055 ns  ; led_sig[1] ; led_in[1]     ; clk_in     ;
; N/A   ; None         ; 15.613 ns  ; led_sig[0] ; led_in[1]     ; clk_in     ;
; N/A   ; None         ; 14.864 ns  ; led_sig[1] ; led_in[0]     ; clk_in     ;
; N/A   ; None         ; 14.859 ns  ; led_sig[0] ; led_in[0]     ; clk_in     ;
; N/A   ; None         ; 14.830 ns  ; led_sig[1] ; led_in[2]     ; clk_in     ;
; N/A   ; None         ; 14.647 ns  ; led_sig[0] ; led_in[2]     ; clk_in     ;
; N/A   ; None         ; 14.317 ns  ; led_sig[3] ; led_in[1]     ; clk_in     ;
; N/A   ; None         ; 13.949 ns  ; led_sig[1] ; led_in[3]     ; clk_in     ;
; N/A   ; None         ; 13.876 ns  ; led_sig[3] ; led_in[0]     ; clk_in     ;
; N/A   ; None         ; 13.489 ns  ; led_sig[2] ; led_in[3]     ; clk_in     ;
; N/A   ; None         ; 13.341 ns  ; led_sig[3] ; led_in[2]     ; clk_in     ;
; N/A   ; None         ; 13.186 ns  ; led_sig[2] ; led_in[0]     ; clk_in     ;
; N/A   ; None         ; 13.142 ns  ; led_sig[0] ; led_in[3]     ; clk_in     ;
; N/A   ; None         ; 12.890 ns  ; led_sig[3] ; led_in[3]     ; clk_in     ;
; N/A   ; None         ; 12.651 ns  ; led_sig[2] ; led_in[2]     ; clk_in     ;
; N/A   ; None         ; 9.340 ns   ; led_sig[1] ; led_sig_in[1] ; clk_in     ;
; N/A   ; None         ; 9.338 ns   ; led_sig[2] ; led_sig_in[2] ; clk_in     ;
; N/A   ; None         ; 9.248 ns   ; led_sig[3] ; led_sig_in[3] ; clk_in     ;
; N/A   ; None         ; 8.691 ns   ; led_sig[0] ; led_sig_in[0] ; clk_in     ;
+-------+--------------+------------+------------+---------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+---------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To        ;
+-------+-------------------+-----------------+---------+-----------+
; N/A   ; None              ; 19.456 ns       ; sw_l[2] ; led_in[1] ;
; N/A   ; None              ; 18.897 ns       ; sw_l[0] ; led_in[1] ;
; N/A   ; None              ; 18.781 ns       ; sw_r[1] ; led_in[1] ;
; N/A   ; None              ; 18.292 ns       ; sw_l[3] ; led_in[1] ;
; N/A   ; None              ; 18.252 ns       ; sw_l[1] ; led_in[1] ;
; N/A   ; None              ; 18.221 ns       ; sw_r[0] ; led_in[1] ;
; N/A   ; None              ; 17.769 ns       ; sw_r[3] ; led_in[1] ;
; N/A   ; None              ; 17.677 ns       ; sw_r[2] ; led_in[1] ;
; N/A   ; None              ; 15.885 ns       ; sw_l[2] ; led_in[0] ;
; N/A   ; None              ; 15.350 ns       ; sw_l[2] ; led_in[2] ;
; N/A   ; None              ; 15.326 ns       ; sw_l[0] ; led_in[0] ;
; N/A   ; None              ; 15.210 ns       ; sw_r[1] ; led_in[0] ;
; N/A   ; None              ; 14.791 ns       ; sw_l[0] ; led_in[2] ;
; N/A   ; None              ; 14.721 ns       ; sw_l[3] ; led_in[0] ;
; N/A   ; None              ; 14.681 ns       ; sw_l[1] ; led_in[0] ;
; N/A   ; None              ; 14.675 ns       ; sw_r[1] ; led_in[2] ;
; N/A   ; None              ; 14.650 ns       ; sw_r[0] ; led_in[0] ;
; N/A   ; None              ; 14.198 ns       ; sw_r[3] ; led_in[0] ;
; N/A   ; None              ; 14.186 ns       ; sw_l[3] ; led_in[2] ;
; N/A   ; None              ; 14.146 ns       ; sw_l[1] ; led_in[2] ;
; N/A   ; None              ; 14.115 ns       ; sw_r[0] ; led_in[2] ;
; N/A   ; None              ; 14.106 ns       ; sw_r[2] ; led_in[0] ;
; N/A   ; None              ; 13.663 ns       ; sw_r[3] ; led_in[2] ;
; N/A   ; None              ; 13.571 ns       ; sw_r[2] ; led_in[2] ;
; N/A   ; None              ; 12.250 ns       ; sw_l[3] ; led_in[3] ;
; N/A   ; None              ; 10.760 ns       ; sw_r[3] ; led_in[3] ;
+-------+-------------------+-----------------+---------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jul 20 10:59:07 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led_size -c led_size
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" Internal fmax is restricted to 304.04 MHz between source register "led_sig[0]" and destination register "led_sig[0]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.496 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N2; Fanout = 11; REG Node = 'led_sig[0]'
            Info: 2: + IC(1.313 ns) + CELL(1.183 ns) = 2.496 ns; Loc. = LC_X4_Y7_N2; Fanout = 11; REG Node = 'led_sig[0]'
            Info: Total cell delay = 1.183 ns ( 47.40 % )
            Info: Total interconnect delay = 1.313 ns ( 52.60 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk_in'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N2; Fanout = 11; REG Node = 'led_sig[0]'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
            Info: - Longest clock path from clock "clk_in" to source register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk_in'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N2; Fanout = 11; REG Node = 'led_sig[0]'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_in" to destination pin "led_in[1]" through register "led_sig[2]" is 16.757 ns
    Info: + Longest clock path from clock "clk_in" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N0; Fanout = 8; REG Node = 'led_sig[2]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 12.562 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N0; Fanout = 8; REG Node = 'led_sig[2]'
        Info: 2: + IC(1.008 ns) + CELL(0.511 ns) = 1.519 ns; Loc. = LC_X4_Y7_N6; Fanout = 2; COMB Node = 'Mux3~5'
        Info: 3: + IC(0.729 ns) + CELL(0.914 ns) = 3.162 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'Mux2~0'
        Info: 4: + IC(2.534 ns) + CELL(0.200 ns) = 5.896 ns; Loc. = LC_X2_Y6_N3; Fanout = 1; COMB Node = 'Mux2~2'
        Info: 5: + IC(4.344 ns) + CELL(2.322 ns) = 12.562 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'led_in[1]'
        Info: Total cell delay = 3.947 ns ( 31.42 % )
        Info: Total interconnect delay = 8.615 ns ( 68.58 % )
Info: Longest tpd from source pin "sw_l[2]" to destination pin "led_in[1]" is 19.456 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_117; Fanout = 4; PIN Node = 'sw_l[2]'
    Info: 2: + IC(4.146 ns) + CELL(0.511 ns) = 5.789 ns; Loc. = LC_X2_Y6_N5; Fanout = 1; COMB Node = 'Mux3~2'
    Info: 3: + IC(2.424 ns) + CELL(0.200 ns) = 8.413 ns; Loc. = LC_X4_Y7_N6; Fanout = 2; COMB Node = 'Mux3~5'
    Info: 4: + IC(0.729 ns) + CELL(0.914 ns) = 10.056 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'Mux2~0'
    Info: 5: + IC(2.534 ns) + CELL(0.200 ns) = 12.790 ns; Loc. = LC_X2_Y6_N3; Fanout = 1; COMB Node = 'Mux2~2'
    Info: 6: + IC(4.344 ns) + CELL(2.322 ns) = 19.456 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'led_in[1]'
    Info: Total cell delay = 5.279 ns ( 27.13 % )
    Info: Total interconnect delay = 14.177 ns ( 72.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Jul 20 10:59:07 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


