Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_024.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_024.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_024.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_024.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_023.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_023.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_023.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_023.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_022.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_022.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_022.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_022.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_015.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_015.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_015.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_015.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at de2_115_WEB_Qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at TERASIC_SRAM.v(46): extended using "x" or "z" File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/TERASIC_SRAM.v Line: 46
Warning (10273): Verilog HDL warning at de2_115_WEB_Qsys_sdram_test_component.v(238): extended using "x" or "z" File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_sdram_test_component.v Line: 238
Warning (10273): Verilog HDL warning at de2_115_WEB_Qsys_sdram_test_component.v(239): extended using "x" or "z" File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_sdram_test_component.v Line: 239
Warning (10273): Verilog HDL warning at de2_115_WEB_Qsys_sdram_test_component.v(240): extended using "x" or "z" File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_sdram_test_component.v Line: 240
Warning (10273): Verilog HDL warning at de2_115_WEB_Qsys_sdram_test_component.v(241): extended using "x" or "z" File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/de2_115_WEB_Qsys_sdram_test_component.v Line: 241
Warning (10268): Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/AUDIO_IF.v Line: 166
Warning (10268): Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments File: /home/nestor/repositorios/DE2-115_ros_ethernet/de2_115_WEB_Qsys/synthesis/submodules/AUDIO_IF.v Line: 182
Warning (10273): Verilog HDL warning at DE2_115_WEB_SERVER.v(679): extended using "x" or "z" File: /home/nestor/repositorios/DE2-115_ros_ethernet/DE2_115_WEB_SERVER.v Line: 679
Warning (10273): Verilog HDL warning at DE2_115_WEB_SERVER.v(680): extended using "x" or "z" File: /home/nestor/repositorios/DE2-115_ros_ethernet/DE2_115_WEB_SERVER.v Line: 680
