--- /nix/store/650ba1vdbm71dcfcsb3872j6q3zbil1w-test-outputs/Ops/Ops.log
+++ /nix/store/cpdlyhkvn56avjf4idy5izcqdxniax3w-test-outputs/Ops/Ops.log
@@ -75,116 +75,116 @@
 [firtool] Running "export-verilog"
 [firtool]   Running "hw.module(prepare-for-emission)"
 [firtool]   -- Done in 0.000 sec
 [firtool] -- Done in 0.000 sec
 ===-------------------------------------------------------------------------===
                          ... Execution time report ...
 ===-------------------------------------------------------------------------===
-  Total Execution Time: 0.0039 seconds
+  Total Execution Time: 0.0037 seconds
 
   ----Wall Time----  ----Name----
-    0.0004 (  9.2%)  FIR Parser
+    0.0004 ( 11.0%)  FIR Parser
     0.0000 (  0.0%)    Parse annotations
     0.0000 (  0.0%)    Parse OMIR
-    0.0002 (  5.5%)    Parse modules
-    0.0001 (  2.5%)    Verify circuit
-    0.0017 ( 42.2%)  'firrtl.circuit' Pipeline
-    0.0001 (  2.1%)    LowerFIRRTLAnnotations
-    0.0001 (  3.7%)    'firrtl.module' Pipeline
-    0.0000 (  1.1%)      DropName
-    0.0001 (  2.5%)      CSE
+    0.0002 (  5.6%)    Parse modules
+    0.0001 (  2.4%)    Verify circuit
+    0.0016 ( 42.4%)  'firrtl.circuit' Pipeline
+    0.0001 (  1.8%)    LowerFIRRTLAnnotations
+    0.0001 (  3.2%)    'firrtl.module' Pipeline
+    0.0000 (  0.9%)      DropName
+    0.0001 (  2.2%)      CSE
     0.0000 (  0.0%)        (A) DominanceInfo
     0.0000 (  0.1%)    InjectDUTHierarchy
     0.0000 (  0.2%)    'firrtl.module' Pipeline
     0.0000 (  0.2%)      LowerCHIRRTLPass
-    0.0001 (  2.8%)    InferWidths
-    0.0000 (  1.0%)    MemToRegOfVec
-    0.0001 (  1.7%)    InferResets
+    0.0001 (  3.1%)    InferWidths
+    0.0000 (  1.3%)    MemToRegOfVec
+    0.0001 (  1.8%)    InferResets
     0.0000 (  0.2%)      (A) circt::firrtl::InstanceGraph
-    0.0000 (  0.3%)    WireDFT
-    0.0001 (  1.6%)    LowerFIRRTLTypes
-    0.0002 (  4.6%)    'firrtl.module' Pipeline
-    0.0002 (  4.5%)      ExpandWhens
+    0.0000 (  0.4%)    WireDFT
+    0.0001 (  1.7%)    LowerFIRRTLTypes
+    0.0001 (  2.6%)    'firrtl.module' Pipeline
+    0.0001 (  2.5%)      ExpandWhens
     0.0000 (  0.0%)      SFCCompat
-    0.0001 (  1.3%)    Inliner
-    0.0000 (  0.7%)    'firrtl.module' Pipeline
-    0.0000 (  0.7%)      RandomizeRegisterInit
-    0.0000 (  0.9%)    CheckCombCycles
+    0.0001 (  1.5%)    Inliner
+    0.0000 (  0.9%)    'firrtl.module' Pipeline
+    0.0000 (  0.8%)      RandomizeRegisterInit
+    0.0000 (  1.1%)    CheckCombCycles
     0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
-    0.0002 (  5.2%)    'firrtl.module' Pipeline
-    0.0002 (  4.8%)      Canonicalizer
+    0.0002 (  5.0%)    'firrtl.module' Pipeline
+    0.0002 (  4.7%)      Canonicalizer
     0.0000 (  0.3%)      InferReadWrite
-    0.0000 (  0.5%)    PrefixModules
-    0.0000 (  0.0%)      (A) circt::firrtl::InstanceGraph
+    0.0000 (  0.6%)    PrefixModules
+    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
     0.0000 (  0.0%)      (A) circt::firrtl::NLATable
-    0.0000 (  1.0%)    IMConstProp
+    0.0000 (  1.1%)    IMConstProp
     0.0000 (  0.2%)    AddSeqMemPorts
-    0.0000 (  0.0%)      (A) circt::firrtl::InstanceGraph
-    0.0000 (  0.6%)    CreateSiFiveMetadata
-    0.0000 (  0.2%)    ExtractInstances
+    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
+    0.0000 (  0.7%)    CreateSiFiveMetadata
+    0.0000 (  0.3%)    ExtractInstances
     0.0000 (  0.0%)      (A) circt::firrtl::NLATable
     0.0000 (  0.1%)    GrandCentral
-    0.0000 (  0.1%)    GrandCentralTaps
-    0.0000 (  0.1%)    GrandCentralSignalMappings
-    0.0000 (  0.7%)    SymbolDCE
-    0.0000 (  0.2%)    BlackBoxReader
-    0.0000 (  0.0%)      (A) circt::firrtl::InstanceGraph
-    0.0001 (  1.5%)    'firrtl.module' Pipeline
-    0.0000 (  0.3%)      DropName
-    0.0000 (  1.1%)      Canonicalizer
-    0.0000 (  1.0%)    IMDeadCodeElim
-    0.0000 (  0.0%)      (A) circt::firrtl::InstanceGraph
-    0.0000 (  0.1%)    EmitOMIR
+    0.0000 (  0.2%)    GrandCentralTaps
+    0.0000 (  0.2%)    GrandCentralSignalMappings
+    0.0000 (  0.8%)    SymbolDCE
+    0.0000 (  0.3%)    BlackBoxReader
+    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
+    0.0001 (  2.2%)    'firrtl.module' Pipeline
+    0.0000 (  0.5%)      DropName
+    0.0001 (  1.7%)      Canonicalizer
+    0.0000 (  1.1%)    IMDeadCodeElim
+    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
+    0.0000 (  0.2%)    EmitOMIR
     0.0001 (  3.2%)    ResolveTraces
     0.0000 (  0.0%)      (A) circt::firrtl::NLATable
-    0.0001 (  1.5%)    LowerXMR
+    0.0000 (  1.0%)    LowerXMR
     0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
-    0.0002 (  5.3%)  LowerFIRRTLToHW
+    0.0002 (  5.0%)  LowerFIRRTLToHW
     0.0000 (  0.0%)    (A) circt::firrtl::NLATable
-    0.0000 (  0.0%)    (A) circt::firrtl::InstanceGraph
-    0.0002 (  5.3%)  'hw.module' Pipeline
-    0.0001 (  1.4%)    CSE
+    0.0000 (  0.1%)    (A) circt::firrtl::InstanceGraph
+    0.0002 (  5.0%)  'hw.module' Pipeline
+    0.0000 (  1.2%)    CSE
     0.0000 (  0.0%)      (A) DominanceInfo
-    0.0001 (  3.4%)    Canonicalizer
+    0.0001 (  3.3%)    Canonicalizer
     0.0000 (  0.3%)    CSE
     0.0000 (  0.0%)      (A) DominanceInfo
     0.0000 (  0.2%)    LowerSeqFIRRTLToSV
-    0.0000 (  0.2%)  HWMemSimImpl
-    0.0001 (  2.0%)  'hw.module' Pipeline
-    0.0000 (  0.5%)    CSE
+    0.0000 (  0.3%)  HWMemSimImpl
+    0.0000 (  1.3%)  'hw.module' Pipeline
+    0.0000 (  0.3%)    CSE
     0.0000 (  0.0%)      (A) DominanceInfo
-    0.0000 (  1.0%)    Canonicalizer
-    0.0000 (  0.4%)    CSE
+    0.0000 (  0.7%)    Canonicalizer
+    0.0000 (  0.3%)    CSE
     0.0000 (  0.0%)      (A) DominanceInfo
     0.0000 (  0.0%)    HWCleanup
-    0.0000 (  0.3%)  'hw.module' Pipeline
+    0.0000 (  0.2%)  'hw.module' Pipeline
     0.0000 (  0.0%)    HWLegalizeModules
     0.0000 (  0.2%)    PrettifyVerilog
-    0.0000 (  0.6%)  StripDebugInfoWithPred
-    0.0003 (  7.3%)  ExportVerilog
-    0.0001 (  3.1%)  'builtin.module' Pipeline
-    0.0001 (  2.7%)    'hw.module' Pipeline
-    0.0001 (  2.6%)      PrepareForEmission
-    0.0006 ( 15.7%)  Rest
-    0.0039 (100.0%)  Total
-	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/Ops.fir -o /nix/store/650ba1vdbm71dcfcsb3872j6q3zbil1w-test-outputs/Ops/Ops.sv -mlir-timing -verbose-pass-executions"
+    0.0000 (  0.9%)  StripDebugInfoWithPred
+    0.0003 (  8.3%)  ExportVerilog
+    0.0001 (  2.9%)  'builtin.module' Pipeline
+    0.0001 (  2.4%)    'hw.module' Pipeline
+    0.0001 (  2.4%)      PrepareForEmission
+    0.0005 ( 14.7%)  Rest
+    0.0037 (100.0%)  Total
+	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/Ops.fir -o /nix/store/cpdlyhkvn56avjf4idy5izcqdxniax3w-test-outputs/Ops/Ops.sv -mlir-timing -verbose-pass-executions"
 	User time (seconds): 0.00
 	System time (seconds): 0.00
 	Percent of CPU this job got: 100%
 	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.01
 	Average shared text size (kbytes): 0
 	Average unshared data size (kbytes): 0
 	Average stack size (kbytes): 0
 	Average total size (kbytes): 0
-	Maximum resident set size (kbytes): 68240
+	Maximum resident set size (kbytes): 68040
 	Average resident set size (kbytes): 0
 	Major (requiring I/O) page faults: 0
-	Minor (reclaiming a frame) page faults: 3811
-	Voluntary context switches: 41
-	Involuntary context switches: 6
+	Minor (reclaiming a frame) page faults: 3818
+	Voluntary context switches: 35
+	Involuntary context switches: 19
 	Swaps: 0
 	File system inputs: 0
 	File system outputs: 8
 	Socket messages sent: 0
 	Socket messages received: 0
 	Signals delivered: 0
 	Page size (bytes): 4096
