{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0d3b5350",
   "metadata": {},
   "source": [
    "### A3.1.1. Cache Hierarchy"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8923ad3c",
   "metadata": {},
   "source": [
    "$$\n",
    "T_{\\text{effective}} = h \\cdot T_{\\text{cache}} + (1 - h) \\cdot T_{\\text{memory}}\n",
    "$$\n",
    "\n",
    "where $h$ is the hit rate, $T_{\\text{cache}}$ the cache access latency, and $T_{\\text{memory}}$ the main memory latency."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1571d464",
   "metadata": {},
   "source": [
    "**Explanation:**\n",
    "\n",
    "Modern CPUs bridge the processor‚Äìmemory speed gap with a **cache hierarchy** ‚Äî small, fast SRAM buffers organized in levels (L1, L2, L3) between the CPU core and main memory (DRAM).\n",
    "\n",
    "| Level | Typical Size | Typical Latency | Scope |\n",
    "|-------|-------------|-----------------|-------|\n",
    "| L1d   | 32‚Äì64 KB    | ~4 cycles       | Per core |\n",
    "| L1i   | 32‚Äì64 KB    | ~4 cycles       | Per core (instructions) |\n",
    "| L2    | 256 KB‚Äì1 MB | ~12 cycles      | Per core |\n",
    "| L3    | 4‚Äì64 MB     | ~40 cycles      | Shared across cores |\n",
    "| DRAM  | GBs         | ~200 cycles     | System-wide |\n",
    "\n",
    "**Key Concepts:**\n",
    "\n",
    "- **Cache line** ‚Äî the unit of transfer between levels, typically 64 bytes. Accessing one byte loads the entire line.\n",
    "- **Spatial locality** ‚Äî accessing data near recently accessed data (sequential array traversal).\n",
    "- **Temporal locality** ‚Äî accessing the same data again soon (loop variables).\n",
    "- **Associativity** ‚Äî how many cache lines a given address can map to (direct-mapped, N-way set-associative, fully associative).\n",
    "- **Eviction policy** ‚Äî which line to replace on a miss (typically LRU or pseudo-LRU).\n",
    "\n",
    "**Common Cache Pathologies:**\n",
    "\n",
    "- **Capacity miss** ‚Äî working set exceeds cache size.\n",
    "- **Conflict miss** ‚Äî multiple addresses compete for the same set in a set-associative cache.\n",
    "- **False sharing** ‚Äî two cores write to different variables on the same cache line, causing invalidation traffic.\n",
    "\n",
    "**Example:**\n",
    "\n",
    "Row-major traversal of a 2D array accesses contiguous memory (spatial locality), yielding high hit rates. Column-major traversal strides by row length, causing a cache miss on every access."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4764cf27",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import time\n",
    "\n",
    "MATRIX_SIZE = 4096\n",
    "matrix = np.random.rand(MATRIX_SIZE, MATRIX_SIZE)\n",
    "\n",
    "start = time.perf_counter()\n",
    "row_sum = 0.0\n",
    "for row in range(MATRIX_SIZE):\n",
    "    for col in range(MATRIX_SIZE):\n",
    "        row_sum += matrix[row, col]\n",
    "row_major_time = time.perf_counter() - start\n",
    "\n",
    "start = time.perf_counter()\n",
    "col_sum = 0.0\n",
    "for col in range(MATRIX_SIZE):\n",
    "    for row in range(MATRIX_SIZE):\n",
    "        col_sum += matrix[row, col]\n",
    "col_major_time = time.perf_counter() - start\n",
    "\n",
    "cache_line_bytes = 64\n",
    "element_bytes = matrix.itemsize\n",
    "elements_per_line = cache_line_bytes // element_bytes\n",
    "\n",
    "print(f\"Matrix: {MATRIX_SIZE}x{MATRIX_SIZE}, element size: {element_bytes} bytes\")\n",
    "print(f\"Cache line: {cache_line_bytes} bytes = {elements_per_line} elements\")\n",
    "print(f\"Row-major time: {row_major_time:.3f}s\")\n",
    "print(f\"Col-major time: {col_major_time:.3f}s\")\n",
    "print(f\"Slowdown factor: {col_major_time / row_major_time:.1f}x\")\n",
    "\n",
    "hit_rate = 0.95\n",
    "cache_latency_cycles = 4\n",
    "memory_latency_cycles = 200\n",
    "effective_latency = hit_rate * cache_latency_cycles + (1 - hit_rate) * memory_latency_cycles\n",
    "print(f\"\\nEffective latency at {hit_rate:.0%} hit rate: {effective_latency:.1f} cycles\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "368a879f",
   "metadata": {},
   "source": [
    "**References:**\n",
    "\n",
    "[üìò Hennessy, J. & Patterson, D. (2019). *Computer Architecture: A Quantitative Approach (6th ed.).* Morgan Kaufmann.](https://www.elsevier.com/books/computer-architecture/hennessy/978-0-12-811905-1)\n",
    "\n",
    "[üìò Drepper, U. (2007). *What Every Programmer Should Know About Memory.* Red Hat.](https://people.freebsd.org/~lstewart/articles/cpumemory.pdf)\n",
    "\n",
    "---\n",
    "\n",
    "[Next: Translation Lookaside Buffer ‚û°Ô∏è](./02_translation_lookaside_buffer.ipynb)"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
