# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../A3T2.ip_user_files/bd/decoder4_16/ipshared/6d83/decoder3_8.v" \
"../../../../A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_decoder3_8_0_0/sim/decoder4_16_decoder3_8_0_0.v" \
"../../../../A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_decoder3_8_1_0/sim/decoder4_16_decoder3_8_1_0.v" \
"../../../../A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_xlconcat_0_0/sim/decoder4_16_xlconcat_0_0.v" \
"../../../../A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_util_vector_logic_0_1/sim/decoder4_16_util_vector_logic_0_1.v" \
"../../../../A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_util_vector_logic_1_0/sim/decoder4_16_util_vector_logic_1_0.v" \
"../../../../A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_util_vector_logic_2_0/sim/decoder4_16_util_vector_logic_2_0.v" \
"../../../../A3T2.ip_user_files/bd/decoder4_16/sim/decoder4_16.v" \
"../../../../A3T2.srcs/sources_1/bd/decoder4_16/hdl/decoder4_16_wrapper.v" \
"../../../../A3T2.srcs/sim_1/new/decoder4_16_bd_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
