|TQ4_hw6
clock => clock~0.IN1
reset => reset~0.IN1
ps2_key_pressed => ~NO_FANOUT~
ps2_out[0] => ~NO_FANOUT~
ps2_out[1] => ~NO_FANOUT~
ps2_out[2] => ~NO_FANOUT~
ps2_out[3] => ~NO_FANOUT~
ps2_out[4] => ~NO_FANOUT~
ps2_out[5] => ~NO_FANOUT~
ps2_out[6] => ~NO_FANOUT~
ps2_out[7] => ~NO_FANOUT~
lcd_write <= pipeProcessor:myProcessor.port4
lcd_data[0] <= pipeProcessor:myProcessor.port5
lcd_data[1] <= pipeProcessor:myProcessor.port5
lcd_data[2] <= pipeProcessor:myProcessor.port5
lcd_data[3] <= pipeProcessor:myProcessor.port5
lcd_data[4] <= pipeProcessor:myProcessor.port5
lcd_data[5] <= pipeProcessor:myProcessor.port5
lcd_data[6] <= pipeProcessor:myProcessor.port5
lcd_data[7] <= pipeProcessor:myProcessor.port5
lcd_data[8] <= pipeProcessor:myProcessor.port5
lcd_data[9] <= pipeProcessor:myProcessor.port5
lcd_data[10] <= pipeProcessor:myProcessor.port5
lcd_data[11] <= pipeProcessor:myProcessor.port5
lcd_data[12] <= pipeProcessor:myProcessor.port5
lcd_data[13] <= pipeProcessor:myProcessor.port5
lcd_data[14] <= pipeProcessor:myProcessor.port5
lcd_data[15] <= pipeProcessor:myProcessor.port5
lcd_data[16] <= pipeProcessor:myProcessor.port5
lcd_data[17] <= pipeProcessor:myProcessor.port5
lcd_data[18] <= pipeProcessor:myProcessor.port5
lcd_data[19] <= pipeProcessor:myProcessor.port5
lcd_data[20] <= pipeProcessor:myProcessor.port5
lcd_data[21] <= pipeProcessor:myProcessor.port5
lcd_data[22] <= pipeProcessor:myProcessor.port5
lcd_data[23] <= pipeProcessor:myProcessor.port5
lcd_data[24] <= pipeProcessor:myProcessor.port5
lcd_data[25] <= pipeProcessor:myProcessor.port5
lcd_data[26] <= pipeProcessor:myProcessor.port5
lcd_data[27] <= pipeProcessor:myProcessor.port5
lcd_data[28] <= pipeProcessor:myProcessor.port5
lcd_data[29] <= pipeProcessor:myProcessor.port5
lcd_data[30] <= pipeProcessor:myProcessor.port5
lcd_data[31] <= pipeProcessor:myProcessor.port5
RD_DEST[0] <= pipeProcessor:myProcessor.port6
RD_DEST[1] <= pipeProcessor:myProcessor.port6
RD_DEST[2] <= pipeProcessor:myProcessor.port6
RD_DEST[3] <= pipeProcessor:myProcessor.port6
RD_DEST[4] <= pipeProcessor:myProcessor.port6


|TQ4_hw6|pipeProcessor:myProcessor
aclr => aclr~0.IN6
clock => clock~0.IN6
pc_one1[0] <= pcOut[0].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[1] <= pcOut[1].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[2] <= pcOut[2].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[3] <= pcOut[3].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[4] <= pcOut[4].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[5] <= pcOut[5].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[6] <= pcOut[6].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[7] <= pcOut[7].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[8] <= pcOut[8].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[9] <= pcOut[9].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[10] <= pcOut[10].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[11] <= pcOut[11].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[12] <= pcOut[12].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[13] <= pcOut[13].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[14] <= pcOut[14].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[15] <= pcOut[15].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[16] <= pcOut[16].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[17] <= pcOut[17].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[18] <= pcOut[18].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[19] <= pcOut[19].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[20] <= pcOut[20].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[21] <= pcOut[21].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[22] <= pcOut[22].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[23] <= pcOut[23].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[24] <= pcOut[24].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[25] <= pcOut[25].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[26] <= pcOut[26].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[27] <= pcOut[27].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[28] <= pcOut[28].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[29] <= pcOut[29].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[30] <= pcOut[30].DB_MAX_OUTPUT_PORT_TYPE
pc_one1[31] <= pcOut[31].DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= insOut[0].DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= insOut[1].DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= insOut[2].DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= insOut[3].DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= insOut[4].DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= insOut[5].DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= insOut[6].DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= insOut[7].DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= insOut[8].DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= insOut[9].DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= insOut[10].DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= insOut[11].DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= insOut[12].DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= insOut[13].DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= insOut[14].DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= insOut[15].DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= insOut[16].DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= insOut[17].DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= insOut[18].DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= insOut[19].DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= insOut[20].DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= insOut[21].DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= insOut[22].DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= insOut[23].DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= insOut[24].DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= insOut[25].DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= insOut[26].DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= insOut[27].DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= insOut[28].DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= insOut[29].DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= insOut[30].DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= insOut[31].DB_MAX_OUTPUT_PORT_TYPE
FinalWr <= reg_WBack.DB_MAX_OUTPUT_PORT_TYPE
FINAL[0] <= data_WBack[0].DB_MAX_OUTPUT_PORT_TYPE
FINAL[1] <= data_WBack[1].DB_MAX_OUTPUT_PORT_TYPE
FINAL[2] <= data_WBack[2].DB_MAX_OUTPUT_PORT_TYPE
FINAL[3] <= data_WBack[3].DB_MAX_OUTPUT_PORT_TYPE
FINAL[4] <= data_WBack[4].DB_MAX_OUTPUT_PORT_TYPE
FINAL[5] <= data_WBack[5].DB_MAX_OUTPUT_PORT_TYPE
FINAL[6] <= data_WBack[6].DB_MAX_OUTPUT_PORT_TYPE
FINAL[7] <= data_WBack[7].DB_MAX_OUTPUT_PORT_TYPE
FINAL[8] <= data_WBack[8].DB_MAX_OUTPUT_PORT_TYPE
FINAL[9] <= data_WBack[9].DB_MAX_OUTPUT_PORT_TYPE
FINAL[10] <= data_WBack[10].DB_MAX_OUTPUT_PORT_TYPE
FINAL[11] <= data_WBack[11].DB_MAX_OUTPUT_PORT_TYPE
FINAL[12] <= data_WBack[12].DB_MAX_OUTPUT_PORT_TYPE
FINAL[13] <= data_WBack[13].DB_MAX_OUTPUT_PORT_TYPE
FINAL[14] <= data_WBack[14].DB_MAX_OUTPUT_PORT_TYPE
FINAL[15] <= data_WBack[15].DB_MAX_OUTPUT_PORT_TYPE
FINAL[16] <= data_WBack[16].DB_MAX_OUTPUT_PORT_TYPE
FINAL[17] <= data_WBack[17].DB_MAX_OUTPUT_PORT_TYPE
FINAL[18] <= data_WBack[18].DB_MAX_OUTPUT_PORT_TYPE
FINAL[19] <= data_WBack[19].DB_MAX_OUTPUT_PORT_TYPE
FINAL[20] <= data_WBack[20].DB_MAX_OUTPUT_PORT_TYPE
FINAL[21] <= data_WBack[21].DB_MAX_OUTPUT_PORT_TYPE
FINAL[22] <= data_WBack[22].DB_MAX_OUTPUT_PORT_TYPE
FINAL[23] <= data_WBack[23].DB_MAX_OUTPUT_PORT_TYPE
FINAL[24] <= data_WBack[24].DB_MAX_OUTPUT_PORT_TYPE
FINAL[25] <= data_WBack[25].DB_MAX_OUTPUT_PORT_TYPE
FINAL[26] <= data_WBack[26].DB_MAX_OUTPUT_PORT_TYPE
FINAL[27] <= data_WBack[27].DB_MAX_OUTPUT_PORT_TYPE
FINAL[28] <= data_WBack[28].DB_MAX_OUTPUT_PORT_TYPE
FINAL[29] <= data_WBack[29].DB_MAX_OUTPUT_PORT_TYPE
FINAL[30] <= data_WBack[30].DB_MAX_OUTPUT_PORT_TYPE
FINAL[31] <= data_WBack[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DEST[0] <= rd_WBack[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DEST[1] <= rd_WBack[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DEST[2] <= rd_WBack[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DEST[3] <= rd_WBack[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DEST[4] <= rd_WBack[4].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[0] <= pcMemout[0].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[1] <= pcMemout[1].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[2] <= pcMemout[2].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[3] <= pcMemout[3].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[4] <= pcMemout[4].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[5] <= pcMemout[5].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[6] <= pcMemout[6].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[7] <= pcMemout[7].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[8] <= pcMemout[8].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[9] <= pcMemout[9].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[10] <= pcMemout[10].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[11] <= pcMemout[11].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[12] <= pcMemout[12].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[13] <= pcMemout[13].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[14] <= pcMemout[14].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[15] <= pcMemout[15].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[16] <= pcMemout[16].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[17] <= pcMemout[17].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[18] <= pcMemout[18].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[19] <= pcMemout[19].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[20] <= pcMemout[20].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[21] <= pcMemout[21].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[22] <= pcMemout[22].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[23] <= pcMemout[23].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[24] <= pcMemout[24].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[25] <= pcMemout[25].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[26] <= pcMemout[26].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[27] <= pcMemout[27].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[28] <= pcMemout[28].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[29] <= pcMemout[29].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[30] <= pcMemout[30].DB_MAX_OUTPUT_PORT_TYPE
PC_Final[31] <= pcMemout[31].DB_MAX_OUTPUT_PORT_TYPE
fdCheck1 <= highFD1.DB_MAX_OUTPUT_PORT_TYPE
fdCheck2 <= highFD2.DB_MAX_OUTPUT_PORT_TYPE
stallCheck <= stall_1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod
clock => clock~0.IN4
br => br~0.IN1
jal_jr => jal_jr~0.IN1
jal_jrClr => stallClr~0.IN0
aclr => aclr~0.IN1
brVal[0] => brVal[0]~31.IN1
brVal[1] => brVal[1]~30.IN1
brVal[2] => brVal[2]~29.IN1
brVal[3] => brVal[3]~28.IN1
brVal[4] => brVal[4]~27.IN1
brVal[5] => brVal[5]~26.IN1
brVal[6] => brVal[6]~25.IN1
brVal[7] => brVal[7]~24.IN1
brVal[8] => brVal[8]~23.IN1
brVal[9] => brVal[9]~22.IN1
brVal[10] => brVal[10]~21.IN1
brVal[11] => brVal[11]~20.IN1
brVal[12] => brVal[12]~19.IN1
brVal[13] => brVal[13]~18.IN1
brVal[14] => brVal[14]~17.IN1
brVal[15] => brVal[15]~16.IN1
brVal[16] => brVal[16]~15.IN1
brVal[17] => brVal[17]~14.IN1
brVal[18] => brVal[18]~13.IN1
brVal[19] => brVal[19]~12.IN1
brVal[20] => brVal[20]~11.IN1
brVal[21] => brVal[21]~10.IN1
brVal[22] => brVal[22]~9.IN1
brVal[23] => brVal[23]~8.IN1
brVal[24] => brVal[24]~7.IN1
brVal[25] => brVal[25]~6.IN1
brVal[26] => brVal[26]~5.IN1
brVal[27] => brVal[27]~4.IN1
brVal[28] => brVal[28]~3.IN1
brVal[29] => brVal[29]~2.IN1
brVal[30] => brVal[30]~1.IN1
brVal[31] => brVal[31]~0.IN1
jal_jrVal[0] => jal_jrVal[0]~31.IN1
jal_jrVal[1] => jal_jrVal[1]~30.IN1
jal_jrVal[2] => jal_jrVal[2]~29.IN1
jal_jrVal[3] => jal_jrVal[3]~28.IN1
jal_jrVal[4] => jal_jrVal[4]~27.IN1
jal_jrVal[5] => jal_jrVal[5]~26.IN1
jal_jrVal[6] => jal_jrVal[6]~25.IN1
jal_jrVal[7] => jal_jrVal[7]~24.IN1
jal_jrVal[8] => jal_jrVal[8]~23.IN1
jal_jrVal[9] => jal_jrVal[9]~22.IN1
jal_jrVal[10] => jal_jrVal[10]~21.IN1
jal_jrVal[11] => jal_jrVal[11]~20.IN1
jal_jrVal[12] => jal_jrVal[12]~19.IN1
jal_jrVal[13] => jal_jrVal[13]~18.IN1
jal_jrVal[14] => jal_jrVal[14]~17.IN1
jal_jrVal[15] => jal_jrVal[15]~16.IN1
jal_jrVal[16] => jal_jrVal[16]~15.IN1
jal_jrVal[17] => jal_jrVal[17]~14.IN1
jal_jrVal[18] => jal_jrVal[18]~13.IN1
jal_jrVal[19] => jal_jrVal[19]~12.IN1
jal_jrVal[20] => jal_jrVal[20]~11.IN1
jal_jrVal[21] => jal_jrVal[21]~10.IN1
jal_jrVal[22] => jal_jrVal[22]~9.IN1
jal_jrVal[23] => jal_jrVal[23]~8.IN1
jal_jrVal[24] => jal_jrVal[24]~7.IN1
jal_jrVal[25] => jal_jrVal[25]~6.IN1
jal_jrVal[26] => jal_jrVal[26]~5.IN1
jal_jrVal[27] => jal_jrVal[27]~4.IN1
jal_jrVal[28] => jal_jrVal[28]~3.IN1
jal_jrVal[29] => jal_jrVal[29]~2.IN1
jal_jrVal[30] => jal_jrVal[30]~1.IN1
jal_jrVal[31] => jal_jrVal[31]~0.IN1
insOut[0] <= register:insoutReg.port4
insOut[1] <= register:insoutReg.port4
insOut[2] <= register:insoutReg.port4
insOut[3] <= register:insoutReg.port4
insOut[4] <= register:insoutReg.port4
insOut[5] <= register:insoutReg.port4
insOut[6] <= register:insoutReg.port4
insOut[7] <= register:insoutReg.port4
insOut[8] <= register:insoutReg.port4
insOut[9] <= register:insoutReg.port4
insOut[10] <= register:insoutReg.port4
insOut[11] <= register:insoutReg.port4
insOut[12] <= register:insoutReg.port4
insOut[13] <= register:insoutReg.port4
insOut[14] <= register:insoutReg.port4
insOut[15] <= register:insoutReg.port4
insOut[16] <= register:insoutReg.port4
insOut[17] <= register:insoutReg.port4
insOut[18] <= register:insoutReg.port4
insOut[19] <= register:insoutReg.port4
insOut[20] <= register:insoutReg.port4
insOut[21] <= register:insoutReg.port4
insOut[22] <= register:insoutReg.port4
insOut[23] <= register:insoutReg.port4
insOut[24] <= register:insoutReg.port4
insOut[25] <= register:insoutReg.port4
insOut[26] <= register:insoutReg.port4
insOut[27] <= register:insoutReg.port4
insOut[28] <= register:insoutReg.port4
insOut[29] <= register:insoutReg.port4
insOut[30] <= register:insoutReg.port4
insOut[31] <= register:insoutReg.port4
pcOut[0] <= register:pcoutReg.port4
pcOut[1] <= register:pcoutReg.port4
pcOut[2] <= register:pcoutReg.port4
pcOut[3] <= register:pcoutReg.port4
pcOut[4] <= register:pcoutReg.port4
pcOut[5] <= register:pcoutReg.port4
pcOut[6] <= register:pcoutReg.port4
pcOut[7] <= register:pcoutReg.port4
pcOut[8] <= register:pcoutReg.port4
pcOut[9] <= register:pcoutReg.port4
pcOut[10] <= register:pcoutReg.port4
pcOut[11] <= register:pcoutReg.port4
pcOut[12] <= register:pcoutReg.port4
pcOut[13] <= register:pcoutReg.port4
pcOut[14] <= register:pcoutReg.port4
pcOut[15] <= register:pcoutReg.port4
pcOut[16] <= register:pcoutReg.port4
pcOut[17] <= register:pcoutReg.port4
pcOut[18] <= register:pcoutReg.port4
pcOut[19] <= register:pcoutReg.port4
pcOut[20] <= register:pcoutReg.port4
pcOut[21] <= register:pcoutReg.port4
pcOut[22] <= register:pcoutReg.port4
pcOut[23] <= register:pcoutReg.port4
pcOut[24] <= register:pcoutReg.port4
pcOut[25] <= register:pcoutReg.port4
pcOut[26] <= register:pcoutReg.port4
pcOut[27] <= register:pcoutReg.port4
pcOut[28] <= register:pcoutReg.port4
pcOut[29] <= register:pcoutReg.port4
pcOut[30] <= register:pcoutReg.port4
pcOut[31] <= register:pcoutReg.port4
jOut[0] <= register:joutReg.port4
jOut[1] <= register:joutReg.port4
jOut[2] <= register:joutReg.port4
jOut[3] <= register:joutReg.port4
jOut[4] <= register:joutReg.port4
jOut[5] <= register:joutReg.port4
jOut[6] <= register:joutReg.port4
jOut[7] <= register:joutReg.port4
jOut[8] <= register:joutReg.port4
jOut[9] <= register:joutReg.port4
jOut[10] <= register:joutReg.port4
jOut[11] <= register:joutReg.port4
jOut[12] <= register:joutReg.port4
jOut[13] <= register:joutReg.port4
jOut[14] <= register:joutReg.port4
jOut[15] <= register:joutReg.port4
jOut[16] <= register:joutReg.port4
jOut[17] <= register:joutReg.port4
jOut[18] <= register:joutReg.port4
jOut[19] <= register:joutReg.port4
jOut[20] <= register:joutReg.port4
jOut[21] <= register:joutReg.port4
jOut[22] <= register:joutReg.port4
jOut[23] <= register:joutReg.port4
jOut[24] <= register:joutReg.port4
jOut[25] <= register:joutReg.port4
jOut[26] <= register:joutReg.port4
jOut[27] <= register:joutReg.port4
jOut[28] <= register:joutReg.port4
jOut[29] <= register:joutReg.port4
jOut[30] <= register:joutReg.port4
jOut[31] <= register:joutReg.port4
stallA => stallA~0.IN1
stallB => stallB~0.IN1


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem
address[0] => address[0]~11.IN1
address[1] => address[1]~10.IN1
address[2] => address[2]~9.IN1
address[3] => address[3]~8.IN1
address[4] => address[4]~7.IN1
address[5] => address[5]~6.IN1
address[6] => address[6]~5.IN1
address[7] => address[7]~4.IN1
address[8] => address[8]~3.IN1
address[9] => address[9]~2.IN1
address[10] => address[10]~1.IN1
address[11] => address[11]~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7h81:auto_generated.address_a[0]
address_a[1] => altsyncram_7h81:auto_generated.address_a[1]
address_a[2] => altsyncram_7h81:auto_generated.address_a[2]
address_a[3] => altsyncram_7h81:auto_generated.address_a[3]
address_a[4] => altsyncram_7h81:auto_generated.address_a[4]
address_a[5] => altsyncram_7h81:auto_generated.address_a[5]
address_a[6] => altsyncram_7h81:auto_generated.address_a[6]
address_a[7] => altsyncram_7h81:auto_generated.address_a[7]
address_a[8] => altsyncram_7h81:auto_generated.address_a[8]
address_a[9] => altsyncram_7h81:auto_generated.address_a[9]
address_a[10] => altsyncram_7h81:auto_generated.address_a[10]
address_a[11] => altsyncram_7h81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7h81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7h81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7h81:auto_generated.q_a[0]
q_a[1] <= altsyncram_7h81:auto_generated.q_a[1]
q_a[2] <= altsyncram_7h81:auto_generated.q_a[2]
q_a[3] <= altsyncram_7h81:auto_generated.q_a[3]
q_a[4] <= altsyncram_7h81:auto_generated.q_a[4]
q_a[5] <= altsyncram_7h81:auto_generated.q_a[5]
q_a[6] <= altsyncram_7h81:auto_generated.q_a[6]
q_a[7] <= altsyncram_7h81:auto_generated.q_a[7]
q_a[8] <= altsyncram_7h81:auto_generated.q_a[8]
q_a[9] <= altsyncram_7h81:auto_generated.q_a[9]
q_a[10] <= altsyncram_7h81:auto_generated.q_a[10]
q_a[11] <= altsyncram_7h81:auto_generated.q_a[11]
q_a[12] <= altsyncram_7h81:auto_generated.q_a[12]
q_a[13] <= altsyncram_7h81:auto_generated.q_a[13]
q_a[14] <= altsyncram_7h81:auto_generated.q_a[14]
q_a[15] <= altsyncram_7h81:auto_generated.q_a[15]
q_a[16] <= altsyncram_7h81:auto_generated.q_a[16]
q_a[17] <= altsyncram_7h81:auto_generated.q_a[17]
q_a[18] <= altsyncram_7h81:auto_generated.q_a[18]
q_a[19] <= altsyncram_7h81:auto_generated.q_a[19]
q_a[20] <= altsyncram_7h81:auto_generated.q_a[20]
q_a[21] <= altsyncram_7h81:auto_generated.q_a[21]
q_a[22] <= altsyncram_7h81:auto_generated.q_a[22]
q_a[23] <= altsyncram_7h81:auto_generated.q_a[23]
q_a[24] <= altsyncram_7h81:auto_generated.q_a[24]
q_a[25] <= altsyncram_7h81:auto_generated.q_a[25]
q_a[26] <= altsyncram_7h81:auto_generated.q_a[26]
q_a[27] <= altsyncram_7h81:auto_generated.q_a[27]
q_a[28] <= altsyncram_7h81:auto_generated.q_a[28]
q_a[29] <= altsyncram_7h81:auto_generated.q_a[29]
q_a[30] <= altsyncram_7h81:auto_generated.q_a[30]
q_a[31] <= altsyncram_7h81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|imem:insmem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jal_jrmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:brmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:stalArmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:stalBrmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcadd|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|CLA:pcsub2|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:pcmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:jumprmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|Mux2bin:insmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:pcoutReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:joutReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|fetch:fetchStageMod|register:insoutReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod
highFD1 => highFD1~0.IN1
highFD2 => highFD2~0.IN1
ins_in[0] => immediate[0].IN1
ins_in[1] => immediate[1].IN1
ins_in[2] => immediate[2].IN1
ins_in[3] => immediate[3].IN1
ins_in[4] => immediate[4].IN1
ins_in[5] => immediate[5].IN1
ins_in[6] => immediate[6].IN1
ins_in[7] => immediate[7].IN1
ins_in[8] => immediate[8].IN1
ins_in[9] => immediate[9].IN1
ins_in[10] => immediate[10].IN1
ins_in[11] => immediate[11].IN1
ins_in[12] => immediate[12].IN2
ins_in[13] => immediate[13].IN2
ins_in[14] => immediate[14].IN2
ins_in[15] => immediate[15].IN2
ins_in[16] => ins_in[16]~15.IN17
ins_in[17] => ins_in[17]~14.IN2
ins_in[18] => ins_in[18]~13.IN2
ins_in[19] => ins_in[19]~12.IN2
ins_in[20] => ins_in[20]~11.IN2
ins_in[21] => ins_in[21]~10.IN2
ins_in[22] => ins_in[22]~9.IN1
ins_in[23] => ins_in[23]~8.IN1
ins_in[24] => ins_in[24]~7.IN1
ins_in[25] => ins_in[25]~6.IN1
ins_in[26] => ins_in[26]~5.IN1
ins_in[27] => ins_in[27]~4.IN1
ins_in[28] => ins_in[28]~3.IN1
ins_in[29] => ins_in[29]~2.IN1
ins_in[30] => ins_in[30]~1.IN1
ins_in[31] => ins_in[31]~0.IN1
pc_in[0] => comb~64.IN0
pc_in[1] => comb~65.IN0
pc_in[2] => comb~66.IN0
pc_in[3] => comb~67.IN0
pc_in[4] => comb~68.IN0
pc_in[5] => comb~69.IN0
pc_in[6] => comb~70.IN0
pc_in[7] => comb~71.IN0
pc_in[8] => comb~72.IN0
pc_in[9] => comb~73.IN0
pc_in[10] => comb~74.IN0
pc_in[11] => comb~75.IN0
pc_in[12] => comb~76.IN0
pc_in[13] => comb~77.IN0
pc_in[14] => comb~78.IN0
pc_in[15] => comb~79.IN0
pc_in[16] => comb~80.IN0
pc_in[17] => comb~81.IN0
pc_in[18] => comb~82.IN0
pc_in[19] => comb~83.IN0
pc_in[20] => comb~84.IN0
pc_in[21] => comb~85.IN0
pc_in[22] => comb~86.IN0
pc_in[23] => comb~87.IN0
pc_in[24] => comb~88.IN0
pc_in[25] => comb~89.IN0
pc_in[26] => comb~90.IN0
pc_in[27] => comb~91.IN0
pc_in[28] => comb~92.IN0
pc_in[29] => comb~93.IN0
pc_in[30] => comb~94.IN0
pc_in[31] => comb~95.IN0
jump_in[0] => comb~96.IN0
jump_in[1] => comb~97.IN0
jump_in[2] => comb~98.IN0
jump_in[3] => comb~99.IN0
jump_in[4] => comb~100.IN0
jump_in[5] => comb~101.IN0
jump_in[6] => comb~102.IN0
jump_in[7] => comb~103.IN0
jump_in[8] => comb~104.IN0
jump_in[9] => comb~105.IN0
jump_in[10] => comb~106.IN0
jump_in[11] => comb~107.IN0
jump_in[12] => comb~108.IN0
jump_in[13] => comb~109.IN0
jump_in[14] => comb~110.IN0
jump_in[15] => comb~111.IN0
jump_in[16] => comb~112.IN0
jump_in[17] => comb~113.IN0
jump_in[18] => comb~114.IN0
jump_in[19] => comb~115.IN0
jump_in[20] => comb~116.IN0
jump_in[21] => comb~117.IN0
jump_in[22] => comb~118.IN0
jump_in[23] => comb~119.IN0
jump_in[24] => comb~120.IN0
jump_in[25] => comb~121.IN0
jump_in[26] => comb~122.IN0
jump_in[27] => comb~123.IN0
jump_in[28] => comb~124.IN0
jump_in[29] => comb~125.IN0
jump_in[30] => comb~126.IN0
jump_in[31] => comb~127.IN0
clock => clock~0.IN21
ctrl_writeEnable => ctrl_writeEnable~0.IN1
aclr1 => aclr1~0.IN1
wb_writeReg[0] => wb_writeReg[0]~4.IN1
wb_writeReg[1] => wb_writeReg[1]~3.IN1
wb_writeReg[2] => wb_writeReg[2]~2.IN1
wb_writeReg[3] => wb_writeReg[3]~1.IN1
wb_writeReg[4] => wb_writeReg[4]~0.IN1
wbdata_writeReg[0] => wbdata_writeReg[0]~31.IN3
wbdata_writeReg[1] => wbdata_writeReg[1]~30.IN3
wbdata_writeReg[2] => wbdata_writeReg[2]~29.IN3
wbdata_writeReg[3] => wbdata_writeReg[3]~28.IN3
wbdata_writeReg[4] => wbdata_writeReg[4]~27.IN3
wbdata_writeReg[5] => wbdata_writeReg[5]~26.IN3
wbdata_writeReg[6] => wbdata_writeReg[6]~25.IN3
wbdata_writeReg[7] => wbdata_writeReg[7]~24.IN3
wbdata_writeReg[8] => wbdata_writeReg[8]~23.IN3
wbdata_writeReg[9] => wbdata_writeReg[9]~22.IN3
wbdata_writeReg[10] => wbdata_writeReg[10]~21.IN3
wbdata_writeReg[11] => wbdata_writeReg[11]~20.IN3
wbdata_writeReg[12] => wbdata_writeReg[12]~19.IN3
wbdata_writeReg[13] => wbdata_writeReg[13]~18.IN3
wbdata_writeReg[14] => wbdata_writeReg[14]~17.IN3
wbdata_writeReg[15] => wbdata_writeReg[15]~16.IN3
wbdata_writeReg[16] => wbdata_writeReg[16]~15.IN3
wbdata_writeReg[17] => wbdata_writeReg[17]~14.IN3
wbdata_writeReg[18] => wbdata_writeReg[18]~13.IN3
wbdata_writeReg[19] => wbdata_writeReg[19]~12.IN3
wbdata_writeReg[20] => wbdata_writeReg[20]~11.IN3
wbdata_writeReg[21] => wbdata_writeReg[21]~10.IN3
wbdata_writeReg[22] => wbdata_writeReg[22]~9.IN3
wbdata_writeReg[23] => wbdata_writeReg[23]~8.IN3
wbdata_writeReg[24] => wbdata_writeReg[24]~7.IN3
wbdata_writeReg[25] => wbdata_writeReg[25]~6.IN3
wbdata_writeReg[26] => wbdata_writeReg[26]~5.IN3
wbdata_writeReg[27] => wbdata_writeReg[27]~4.IN3
wbdata_writeReg[28] => wbdata_writeReg[28]~3.IN3
wbdata_writeReg[29] => wbdata_writeReg[29]~2.IN3
wbdata_writeReg[30] => wbdata_writeReg[30]~1.IN3
wbdata_writeReg[31] => wbdata_writeReg[31]~0.IN3
data_readA[0] <= register:dataAReg.port4
data_readA[1] <= register:dataAReg.port4
data_readA[2] <= register:dataAReg.port4
data_readA[3] <= register:dataAReg.port4
data_readA[4] <= register:dataAReg.port4
data_readA[5] <= register:dataAReg.port4
data_readA[6] <= register:dataAReg.port4
data_readA[7] <= register:dataAReg.port4
data_readA[8] <= register:dataAReg.port4
data_readA[9] <= register:dataAReg.port4
data_readA[10] <= register:dataAReg.port4
data_readA[11] <= register:dataAReg.port4
data_readA[12] <= register:dataAReg.port4
data_readA[13] <= register:dataAReg.port4
data_readA[14] <= register:dataAReg.port4
data_readA[15] <= register:dataAReg.port4
data_readA[16] <= register:dataAReg.port4
data_readA[17] <= register:dataAReg.port4
data_readA[18] <= register:dataAReg.port4
data_readA[19] <= register:dataAReg.port4
data_readA[20] <= register:dataAReg.port4
data_readA[21] <= register:dataAReg.port4
data_readA[22] <= register:dataAReg.port4
data_readA[23] <= register:dataAReg.port4
data_readA[24] <= register:dataAReg.port4
data_readA[25] <= register:dataAReg.port4
data_readA[26] <= register:dataAReg.port4
data_readA[27] <= register:dataAReg.port4
data_readA[28] <= register:dataAReg.port4
data_readA[29] <= register:dataAReg.port4
data_readA[30] <= register:dataAReg.port4
data_readA[31] <= register:dataAReg.port4
data_readB[0] <= register:dataBReg.port4
data_readB[1] <= register:dataBReg.port4
data_readB[2] <= register:dataBReg.port4
data_readB[3] <= register:dataBReg.port4
data_readB[4] <= register:dataBReg.port4
data_readB[5] <= register:dataBReg.port4
data_readB[6] <= register:dataBReg.port4
data_readB[7] <= register:dataBReg.port4
data_readB[8] <= register:dataBReg.port4
data_readB[9] <= register:dataBReg.port4
data_readB[10] <= register:dataBReg.port4
data_readB[11] <= register:dataBReg.port4
data_readB[12] <= register:dataBReg.port4
data_readB[13] <= register:dataBReg.port4
data_readB[14] <= register:dataBReg.port4
data_readB[15] <= register:dataBReg.port4
data_readB[16] <= register:dataBReg.port4
data_readB[17] <= register:dataBReg.port4
data_readB[18] <= register:dataBReg.port4
data_readB[19] <= register:dataBReg.port4
data_readB[20] <= register:dataBReg.port4
data_readB[21] <= register:dataBReg.port4
data_readB[22] <= register:dataBReg.port4
data_readB[23] <= register:dataBReg.port4
data_readB[24] <= register:dataBReg.port4
data_readB[25] <= register:dataBReg.port4
data_readB[26] <= register:dataBReg.port4
data_readB[27] <= register:dataBReg.port4
data_readB[28] <= register:dataBReg.port4
data_readB[29] <= register:dataBReg.port4
data_readB[30] <= register:dataBReg.port4
data_readB[31] <= register:dataBReg.port4
immediateOut[0] <= register:immediateReg.port4
immediateOut[1] <= register:immediateReg.port4
immediateOut[2] <= register:immediateReg.port4
immediateOut[3] <= register:immediateReg.port4
immediateOut[4] <= register:immediateReg.port4
immediateOut[5] <= register:immediateReg.port4
immediateOut[6] <= register:immediateReg.port4
immediateOut[7] <= register:immediateReg.port4
immediateOut[8] <= register:immediateReg.port4
immediateOut[9] <= register:immediateReg.port4
immediateOut[10] <= register:immediateReg.port4
immediateOut[11] <= register:immediateReg.port4
immediateOut[12] <= register:immediateReg.port4
immediateOut[13] <= register:immediateReg.port4
immediateOut[14] <= register:immediateReg.port4
immediateOut[15] <= register:immediateReg.port4
immediateOut[16] <= register:immediateReg.port4
immediateOut[17] <= register:immediateReg.port4
immediateOut[18] <= register:immediateReg.port4
immediateOut[19] <= register:immediateReg.port4
immediateOut[20] <= register:immediateReg.port4
immediateOut[21] <= register:immediateReg.port4
immediateOut[22] <= register:immediateReg.port4
immediateOut[23] <= register:immediateReg.port4
immediateOut[24] <= register:immediateReg.port4
immediateOut[25] <= register:immediateReg.port4
immediateOut[26] <= register:immediateReg.port4
immediateOut[27] <= register:immediateReg.port4
immediateOut[28] <= register:immediateReg.port4
immediateOut[29] <= register:immediateReg.port4
immediateOut[30] <= register:immediateReg.port4
immediateOut[31] <= register:immediateReg.port4
RD[0] <= register2:rdreg.port4
RD[1] <= register2:rdreg.port4
RD[2] <= register2:rdreg.port4
RD[3] <= register2:rdreg.port4
RD[4] <= register2:rdreg.port4
ALUop[0] <= register2:alureg.port4
ALUop[1] <= register2:alureg.port4
ALUop[2] <= register2:alureg.port4
ALUop[3] <= register2:alureg.port4
ALUop[4] <= register2:alureg.port4
shiftamt[0] <= register2:shiftamtreg.port4
shiftamt[1] <= register2:shiftamtreg.port4
shiftamt[2] <= register2:shiftamtreg.port4
shiftamt[3] <= register2:shiftamtreg.port4
shiftamt[4] <= register2:shiftamtreg.port4
pcDecOut[0] <= register:pcdecReg.port4
pcDecOut[1] <= register:pcdecReg.port4
pcDecOut[2] <= register:pcdecReg.port4
pcDecOut[3] <= register:pcdecReg.port4
pcDecOut[4] <= register:pcdecReg.port4
pcDecOut[5] <= register:pcdecReg.port4
pcDecOut[6] <= register:pcdecReg.port4
pcDecOut[7] <= register:pcdecReg.port4
pcDecOut[8] <= register:pcdecReg.port4
pcDecOut[9] <= register:pcdecReg.port4
pcDecOut[10] <= register:pcdecReg.port4
pcDecOut[11] <= register:pcdecReg.port4
pcDecOut[12] <= register:pcdecReg.port4
pcDecOut[13] <= register:pcdecReg.port4
pcDecOut[14] <= register:pcdecReg.port4
pcDecOut[15] <= register:pcdecReg.port4
pcDecOut[16] <= register:pcdecReg.port4
pcDecOut[17] <= register:pcdecReg.port4
pcDecOut[18] <= register:pcdecReg.port4
pcDecOut[19] <= register:pcdecReg.port4
pcDecOut[20] <= register:pcdecReg.port4
pcDecOut[21] <= register:pcdecReg.port4
pcDecOut[22] <= register:pcdecReg.port4
pcDecOut[23] <= register:pcdecReg.port4
pcDecOut[24] <= register:pcdecReg.port4
pcDecOut[25] <= register:pcdecReg.port4
pcDecOut[26] <= register:pcdecReg.port4
pcDecOut[27] <= register:pcdecReg.port4
pcDecOut[28] <= register:pcdecReg.port4
pcDecOut[29] <= register:pcdecReg.port4
pcDecOut[30] <= register:pcdecReg.port4
pcDecOut[31] <= register:pcdecReg.port4
jrOp <= my_dff:jr1ff.port4
bOp <= my_dff:br1ff.port4
jalOp <= my_dff:jal1ff.port4
aluSrc <= my_dff:aluS1ff.port4
memWr <= my_dff:memW1ff.port4
regWr <= my_dff:regW1ff.port4
jump_Out[0] <= register:jumpDecReg.port4
jump_Out[1] <= register:jumpDecReg.port4
jump_Out[2] <= register:jumpDecReg.port4
jump_Out[3] <= register:jumpDecReg.port4
jump_Out[4] <= register:jumpDecReg.port4
jump_Out[5] <= register:jumpDecReg.port4
jump_Out[6] <= register:jumpDecReg.port4
jump_Out[7] <= register:jumpDecReg.port4
jump_Out[8] <= register:jumpDecReg.port4
jump_Out[9] <= register:jumpDecReg.port4
jump_Out[10] <= register:jumpDecReg.port4
jump_Out[11] <= register:jumpDecReg.port4
jump_Out[12] <= register:jumpDecReg.port4
jump_Out[13] <= register:jumpDecReg.port4
jump_Out[14] <= register:jumpDecReg.port4
jump_Out[15] <= register:jumpDecReg.port4
jump_Out[16] <= register:jumpDecReg.port4
jump_Out[17] <= register:jumpDecReg.port4
jump_Out[18] <= register:jumpDecReg.port4
jump_Out[19] <= register:jumpDecReg.port4
jump_Out[20] <= register:jumpDecReg.port4
jump_Out[21] <= register:jumpDecReg.port4
jump_Out[22] <= register:jumpDecReg.port4
jump_Out[23] <= register:jumpDecReg.port4
jump_Out[24] <= register:jumpDecReg.port4
jump_Out[25] <= register:jumpDecReg.port4
jump_Out[26] <= register:jumpDecReg.port4
jump_Out[27] <= register:jumpDecReg.port4
jump_Out[28] <= register:jumpDecReg.port4
jump_Out[29] <= register:jumpDecReg.port4
jump_Out[30] <= register:jumpDecReg.port4
jump_Out[31] <= register:jumpDecReg.port4
m2Reg <= my_dff:jreg1ff.port4
aclr => aclr~0.IN20
rs1DX[0] <= register2:rdreg2.port4
rs1DX[1] <= register2:rdreg2.port4
rs1DX[2] <= register2:rdreg2.port4
rs1DX[3] <= register2:rdreg2.port4
rs1DX[4] <= register2:rdreg2.port4
rs2DX[0] <= register2:rdreg1.port4
rs2DX[1] <= register2:rdreg1.port4
rs2DX[2] <= register2:rdreg1.port4
rs2DX[3] <= register2:rdreg1.port4
rs2DX[4] <= register2:rdreg1.port4
load <= load~4.DB_MAX_OUTPUT_PORT_TYPE
loadOut <= my_dff:loadDCFF.port4
store <= store~4.DB_MAX_OUTPUT_PORT_TYPE
storeOut <= my_dff:storeDCFF.port4
rs1FD[0] <= ins_in[17]~14.DB_MAX_OUTPUT_PORT_TYPE
rs1FD[1] <= ins_in[18]~13.DB_MAX_OUTPUT_PORT_TYPE
rs1FD[2] <= ins_in[19]~12.DB_MAX_OUTPUT_PORT_TYPE
rs1FD[3] <= ins_in[20]~11.DB_MAX_OUTPUT_PORT_TYPE
rs1FD[4] <= ins_in[21]~10.DB_MAX_OUTPUT_PORT_TYPE
rs2FD[0] <= ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
rs2FD[1] <= ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
rs2FD[2] <= ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
rs2FD[3] <= ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
rs2FD[4] <= ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
stallA => comb~0.IN1
stallA => comb~32.IN1
stallA => comb~64.IN1
stallA => comb~96.IN1
stallA => comb~1.IN1
stallA => comb~33.IN1
stallA => comb~65.IN1
stallA => comb~97.IN1
stallA => comb~2.IN1
stallA => comb~34.IN1
stallA => comb~66.IN1
stallA => comb~98.IN1
stallA => comb~3.IN1
stallA => comb~35.IN1
stallA => comb~67.IN1
stallA => comb~99.IN1
stallA => comb~4.IN1
stallA => comb~36.IN1
stallA => comb~68.IN1
stallA => comb~100.IN1
stallA => comb~5.IN1
stallA => comb~37.IN1
stallA => comb~69.IN1
stallA => comb~101.IN1
stallA => comb~6.IN1
stallA => comb~38.IN1
stallA => comb~70.IN1
stallA => comb~102.IN1
stallA => comb~7.IN1
stallA => comb~39.IN1
stallA => comb~71.IN1
stallA => comb~103.IN1
stallA => comb~8.IN1
stallA => comb~40.IN1
stallA => comb~72.IN1
stallA => comb~104.IN1
stallA => comb~9.IN1
stallA => comb~41.IN1
stallA => comb~73.IN1
stallA => comb~105.IN1
stallA => comb~10.IN1
stallA => comb~42.IN1
stallA => comb~74.IN1
stallA => comb~106.IN1
stallA => comb~11.IN1
stallA => comb~43.IN1
stallA => comb~75.IN1
stallA => comb~107.IN1
stallA => comb~12.IN1
stallA => comb~44.IN1
stallA => comb~76.IN1
stallA => comb~108.IN1
stallA => comb~13.IN1
stallA => comb~45.IN1
stallA => comb~77.IN1
stallA => comb~109.IN1
stallA => comb~14.IN1
stallA => comb~46.IN1
stallA => comb~78.IN1
stallA => comb~110.IN1
stallA => comb~15.IN1
stallA => comb~47.IN1
stallA => comb~79.IN1
stallA => comb~111.IN1
stallA => comb~16.IN1
stallA => comb~48.IN1
stallA => comb~80.IN1
stallA => comb~112.IN1
stallA => comb~17.IN1
stallA => comb~49.IN1
stallA => comb~81.IN1
stallA => comb~113.IN1
stallA => comb~18.IN1
stallA => comb~50.IN1
stallA => comb~82.IN1
stallA => comb~114.IN1
stallA => comb~19.IN1
stallA => comb~51.IN1
stallA => comb~83.IN1
stallA => comb~115.IN1
stallA => comb~20.IN1
stallA => comb~52.IN1
stallA => comb~84.IN1
stallA => comb~116.IN1
stallA => comb~21.IN1
stallA => comb~53.IN1
stallA => comb~85.IN1
stallA => comb~117.IN1
stallA => comb~22.IN1
stallA => comb~54.IN1
stallA => comb~86.IN1
stallA => comb~118.IN1
stallA => comb~23.IN1
stallA => comb~55.IN1
stallA => comb~87.IN1
stallA => comb~119.IN1
stallA => comb~24.IN1
stallA => comb~56.IN1
stallA => comb~88.IN1
stallA => comb~120.IN1
stallA => comb~25.IN1
stallA => comb~57.IN1
stallA => comb~89.IN1
stallA => comb~121.IN1
stallA => comb~26.IN1
stallA => comb~58.IN1
stallA => comb~90.IN1
stallA => comb~122.IN1
stallA => comb~27.IN1
stallA => comb~59.IN1
stallA => comb~91.IN1
stallA => comb~123.IN1
stallA => comb~28.IN1
stallA => comb~60.IN1
stallA => comb~92.IN1
stallA => comb~124.IN1
stallA => comb~29.IN1
stallA => comb~61.IN1
stallA => comb~93.IN1
stallA => comb~125.IN1
stallA => comb~30.IN1
stallA => comb~62.IN1
stallA => comb~94.IN1
stallA => comb~126.IN1
stallA => comb~31.IN1
stallA => comb~63.IN1
stallA => comb~95.IN1
stallA => comb~127.IN1
stallA => comb~136.IN0
stallA => comb~141.IN0
stallA => comb~137.IN0
stallA => comb~142.IN0
stallA => comb~138.IN0
stallA => comb~143.IN0
stallA => comb~139.IN0
stallA => comb~144.IN0
stallA => comb~140.IN0
stallA => comb~145.IN0
stallA => comb~128.IN1
stallA => comb~146.IN1
stallA => comb~147.IN1
stallA => comb~148.IN1
stallA => comb~149.IN1
stallA => comb~150.IN1
stallA => comb~151.IN1
stallA => comb~152.IN1
stallA => comb~153.IN1
bOp_2 <= my_dff:br2ff.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Dec2:decodeRtRd
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Mux2b:muxRtRd
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a2[0] => b~5.IN0
a2[1] => b~6.IN0
a2[2] => b~7.IN0
a2[3] => b~8.IN0
a2[4] => b~9.IN0
s[0] => b~5.IN1
s[0] => b~6.IN1
s[0] => b~7.IN1
s[0] => b~8.IN1
s[0] => b~9.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
b[0] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~14.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage
clock => clock~0.IN32
ctrl_writeEnable => enabled~0.IN1
ctrl_writeEnable => enabled~1.IN1
ctrl_writeEnable => enabled~2.IN1
ctrl_writeEnable => enabled~3.IN1
ctrl_writeEnable => enabled~4.IN1
ctrl_writeEnable => enabled~5.IN1
ctrl_writeEnable => enabled~6.IN1
ctrl_writeEnable => enabled~7.IN1
ctrl_writeEnable => enabled~8.IN1
ctrl_writeEnable => enabled~9.IN1
ctrl_writeEnable => enabled~10.IN1
ctrl_writeEnable => enabled~11.IN1
ctrl_writeEnable => enabled~12.IN1
ctrl_writeEnable => enabled~13.IN1
ctrl_writeEnable => enabled~14.IN1
ctrl_writeEnable => enabled~15.IN1
ctrl_writeEnable => enabled~16.IN1
ctrl_writeEnable => enabled~17.IN1
ctrl_writeEnable => enabled~18.IN1
ctrl_writeEnable => enabled~19.IN1
ctrl_writeEnable => enabled~20.IN1
ctrl_writeEnable => enabled~21.IN1
ctrl_writeEnable => enabled~22.IN1
ctrl_writeEnable => enabled~23.IN1
ctrl_writeEnable => enabled~24.IN1
ctrl_writeEnable => enabled~25.IN1
ctrl_writeEnable => enabled~26.IN1
ctrl_writeEnable => enabled~27.IN1
ctrl_writeEnable => enabled~28.IN1
ctrl_writeEnable => enabled~29.IN1
ctrl_writeEnable => enabled~30.IN1
ctrl_reset => ctrl_reset~0.IN32
ctrl_writeReg[0] => ctrl_writeReg[0]~4.IN1
ctrl_writeReg[1] => ctrl_writeReg[1]~3.IN1
ctrl_writeReg[2] => ctrl_writeReg[2]~2.IN1
ctrl_writeReg[3] => ctrl_writeReg[3]~1.IN1
ctrl_writeReg[4] => ctrl_writeReg[4]~0.IN1
ctrl_readRegA[0] => ctrl_readRegA[0]~4.IN1
ctrl_readRegA[1] => ctrl_readRegA[1]~3.IN1
ctrl_readRegA[2] => ctrl_readRegA[2]~2.IN1
ctrl_readRegA[3] => ctrl_readRegA[3]~1.IN1
ctrl_readRegA[4] => ctrl_readRegA[4]~0.IN1
ctrl_readRegB[0] => ctrl_readRegB[0]~4.IN1
ctrl_readRegB[1] => ctrl_readRegB[1]~3.IN1
ctrl_readRegB[2] => ctrl_readRegB[2]~2.IN1
ctrl_readRegB[3] => ctrl_readRegB[3]~1.IN1
ctrl_readRegB[4] => ctrl_readRegB[4]~0.IN1
data_writeReg[0] => data_writeReg[0]~31.IN32
data_writeReg[1] => data_writeReg[1]~30.IN32
data_writeReg[2] => data_writeReg[2]~29.IN32
data_writeReg[3] => data_writeReg[3]~28.IN32
data_writeReg[4] => data_writeReg[4]~27.IN32
data_writeReg[5] => data_writeReg[5]~26.IN32
data_writeReg[6] => data_writeReg[6]~25.IN32
data_writeReg[7] => data_writeReg[7]~24.IN32
data_writeReg[8] => data_writeReg[8]~23.IN32
data_writeReg[9] => data_writeReg[9]~22.IN32
data_writeReg[10] => data_writeReg[10]~21.IN32
data_writeReg[11] => data_writeReg[11]~20.IN32
data_writeReg[12] => data_writeReg[12]~19.IN32
data_writeReg[13] => data_writeReg[13]~18.IN32
data_writeReg[14] => data_writeReg[14]~17.IN32
data_writeReg[15] => data_writeReg[15]~16.IN32
data_writeReg[16] => data_writeReg[16]~15.IN32
data_writeReg[17] => data_writeReg[17]~14.IN32
data_writeReg[18] => data_writeReg[18]~13.IN32
data_writeReg[19] => data_writeReg[19]~12.IN32
data_writeReg[20] => data_writeReg[20]~11.IN32
data_writeReg[21] => data_writeReg[21]~10.IN32
data_writeReg[22] => data_writeReg[22]~9.IN32
data_writeReg[23] => data_writeReg[23]~8.IN32
data_writeReg[24] => data_writeReg[24]~7.IN32
data_writeReg[25] => data_writeReg[25]~6.IN32
data_writeReg[26] => data_writeReg[26]~5.IN32
data_writeReg[27] => data_writeReg[27]~4.IN32
data_writeReg[28] => data_writeReg[28]~3.IN32
data_writeReg[29] => data_writeReg[29]~2.IN32
data_writeReg[30] => data_writeReg[30]~1.IN32
data_writeReg[31] => data_writeReg[31]~0.IN32
data_readRegA[0] <= Mux32to1:rs1val.port33
data_readRegA[1] <= Mux32to1:rs1val.port33
data_readRegA[2] <= Mux32to1:rs1val.port33
data_readRegA[3] <= Mux32to1:rs1val.port33
data_readRegA[4] <= Mux32to1:rs1val.port33
data_readRegA[5] <= Mux32to1:rs1val.port33
data_readRegA[6] <= Mux32to1:rs1val.port33
data_readRegA[7] <= Mux32to1:rs1val.port33
data_readRegA[8] <= Mux32to1:rs1val.port33
data_readRegA[9] <= Mux32to1:rs1val.port33
data_readRegA[10] <= Mux32to1:rs1val.port33
data_readRegA[11] <= Mux32to1:rs1val.port33
data_readRegA[12] <= Mux32to1:rs1val.port33
data_readRegA[13] <= Mux32to1:rs1val.port33
data_readRegA[14] <= Mux32to1:rs1val.port33
data_readRegA[15] <= Mux32to1:rs1val.port33
data_readRegA[16] <= Mux32to1:rs1val.port33
data_readRegA[17] <= Mux32to1:rs1val.port33
data_readRegA[18] <= Mux32to1:rs1val.port33
data_readRegA[19] <= Mux32to1:rs1val.port33
data_readRegA[20] <= Mux32to1:rs1val.port33
data_readRegA[21] <= Mux32to1:rs1val.port33
data_readRegA[22] <= Mux32to1:rs1val.port33
data_readRegA[23] <= Mux32to1:rs1val.port33
data_readRegA[24] <= Mux32to1:rs1val.port33
data_readRegA[25] <= Mux32to1:rs1val.port33
data_readRegA[26] <= Mux32to1:rs1val.port33
data_readRegA[27] <= Mux32to1:rs1val.port33
data_readRegA[28] <= Mux32to1:rs1val.port33
data_readRegA[29] <= Mux32to1:rs1val.port33
data_readRegA[30] <= Mux32to1:rs1val.port33
data_readRegA[31] <= Mux32to1:rs1val.port33
data_readRegB[0] <= Mux32to1:rs2val.port33
data_readRegB[1] <= Mux32to1:rs2val.port33
data_readRegB[2] <= Mux32to1:rs2val.port33
data_readRegB[3] <= Mux32to1:rs2val.port33
data_readRegB[4] <= Mux32to1:rs2val.port33
data_readRegB[5] <= Mux32to1:rs2val.port33
data_readRegB[6] <= Mux32to1:rs2val.port33
data_readRegB[7] <= Mux32to1:rs2val.port33
data_readRegB[8] <= Mux32to1:rs2val.port33
data_readRegB[9] <= Mux32to1:rs2val.port33
data_readRegB[10] <= Mux32to1:rs2val.port33
data_readRegB[11] <= Mux32to1:rs2val.port33
data_readRegB[12] <= Mux32to1:rs2val.port33
data_readRegB[13] <= Mux32to1:rs2val.port33
data_readRegB[14] <= Mux32to1:rs2val.port33
data_readRegB[15] <= Mux32to1:rs2val.port33
data_readRegB[16] <= Mux32to1:rs2val.port33
data_readRegB[17] <= Mux32to1:rs2val.port33
data_readRegB[18] <= Mux32to1:rs2val.port33
data_readRegB[19] <= Mux32to1:rs2val.port33
data_readRegB[20] <= Mux32to1:rs2val.port33
data_readRegB[21] <= Mux32to1:rs2val.port33
data_readRegB[22] <= Mux32to1:rs2val.port33
data_readRegB[23] <= Mux32to1:rs2val.port33
data_readRegB[24] <= Mux32to1:rs2val.port33
data_readRegB[25] <= Mux32to1:rs2val.port33
data_readRegB[26] <= Mux32to1:rs2val.port33
data_readRegB[27] <= Mux32to1:rs2val.port33
data_readRegB[28] <= Mux32to1:rs2val.port33
data_readRegB[29] <= Mux32to1:rs2val.port33
data_readRegB[30] <= Mux32to1:rs2val.port33
data_readRegB[31] <= Mux32to1:rs2val.port33


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1
a[0] => a[0]~4.IN1
a[1] => a[1]~3.IN1
a[2] => a[2]~2.IN1
a[3] => a[3]~1.IN1
a[4] => a[4]~0.IN1
b[0] <= b~0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~3.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~4.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~5.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~6.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~7.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~8.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~9.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~14.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~15.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~16.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~17.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~18.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~19.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~20.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~21.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~22.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~23.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~24.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~25.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~26.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~27.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~28.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~29.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~30.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~31.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d0
a[0] => ShiftLeft0.IN34
a[1] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Dec5to32:dec1|Dec:d1
a[0] => ShiftLeft0.IN35
a[1] => ShiftLeft0.IN34
a[2] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg0|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg1|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg2|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg3|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg4|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg5|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg6|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg7|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg8|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg9|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg10|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg11|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg12|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg13|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg14|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg15|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg16|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg17|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg18|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg19|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg20|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg21|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg22|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg23|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg24|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg25|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg26|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg27|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg28|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg29|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg30|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|register:reg31|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val
a31[0] => a31[0]~31.IN1
a31[1] => a31[1]~30.IN1
a31[2] => a31[2]~29.IN1
a31[3] => a31[3]~28.IN1
a31[4] => a31[4]~27.IN1
a31[5] => a31[5]~26.IN1
a31[6] => a31[6]~25.IN1
a31[7] => a31[7]~24.IN1
a31[8] => a31[8]~23.IN1
a31[9] => a31[9]~22.IN1
a31[10] => a31[10]~21.IN1
a31[11] => a31[11]~20.IN1
a31[12] => a31[12]~19.IN1
a31[13] => a31[13]~18.IN1
a31[14] => a31[14]~17.IN1
a31[15] => a31[15]~16.IN1
a31[16] => a31[16]~15.IN1
a31[17] => a31[17]~14.IN1
a31[18] => a31[18]~13.IN1
a31[19] => a31[19]~12.IN1
a31[20] => a31[20]~11.IN1
a31[21] => a31[21]~10.IN1
a31[22] => a31[22]~9.IN1
a31[23] => a31[23]~8.IN1
a31[24] => a31[24]~7.IN1
a31[25] => a31[25]~6.IN1
a31[26] => a31[26]~5.IN1
a31[27] => a31[27]~4.IN1
a31[28] => a31[28]~3.IN1
a31[29] => a31[29]~2.IN1
a31[30] => a31[30]~1.IN1
a31[31] => a31[31]~0.IN1
a30[0] => a30[0]~31.IN1
a30[1] => a30[1]~30.IN1
a30[2] => a30[2]~29.IN1
a30[3] => a30[3]~28.IN1
a30[4] => a30[4]~27.IN1
a30[5] => a30[5]~26.IN1
a30[6] => a30[6]~25.IN1
a30[7] => a30[7]~24.IN1
a30[8] => a30[8]~23.IN1
a30[9] => a30[9]~22.IN1
a30[10] => a30[10]~21.IN1
a30[11] => a30[11]~20.IN1
a30[12] => a30[12]~19.IN1
a30[13] => a30[13]~18.IN1
a30[14] => a30[14]~17.IN1
a30[15] => a30[15]~16.IN1
a30[16] => a30[16]~15.IN1
a30[17] => a30[17]~14.IN1
a30[18] => a30[18]~13.IN1
a30[19] => a30[19]~12.IN1
a30[20] => a30[20]~11.IN1
a30[21] => a30[21]~10.IN1
a30[22] => a30[22]~9.IN1
a30[23] => a30[23]~8.IN1
a30[24] => a30[24]~7.IN1
a30[25] => a30[25]~6.IN1
a30[26] => a30[26]~5.IN1
a30[27] => a30[27]~4.IN1
a30[28] => a30[28]~3.IN1
a30[29] => a30[29]~2.IN1
a30[30] => a30[30]~1.IN1
a30[31] => a30[31]~0.IN1
a29[0] => a29[0]~31.IN1
a29[1] => a29[1]~30.IN1
a29[2] => a29[2]~29.IN1
a29[3] => a29[3]~28.IN1
a29[4] => a29[4]~27.IN1
a29[5] => a29[5]~26.IN1
a29[6] => a29[6]~25.IN1
a29[7] => a29[7]~24.IN1
a29[8] => a29[8]~23.IN1
a29[9] => a29[9]~22.IN1
a29[10] => a29[10]~21.IN1
a29[11] => a29[11]~20.IN1
a29[12] => a29[12]~19.IN1
a29[13] => a29[13]~18.IN1
a29[14] => a29[14]~17.IN1
a29[15] => a29[15]~16.IN1
a29[16] => a29[16]~15.IN1
a29[17] => a29[17]~14.IN1
a29[18] => a29[18]~13.IN1
a29[19] => a29[19]~12.IN1
a29[20] => a29[20]~11.IN1
a29[21] => a29[21]~10.IN1
a29[22] => a29[22]~9.IN1
a29[23] => a29[23]~8.IN1
a29[24] => a29[24]~7.IN1
a29[25] => a29[25]~6.IN1
a29[26] => a29[26]~5.IN1
a29[27] => a29[27]~4.IN1
a29[28] => a29[28]~3.IN1
a29[29] => a29[29]~2.IN1
a29[30] => a29[30]~1.IN1
a29[31] => a29[31]~0.IN1
a28[0] => a28[0]~31.IN1
a28[1] => a28[1]~30.IN1
a28[2] => a28[2]~29.IN1
a28[3] => a28[3]~28.IN1
a28[4] => a28[4]~27.IN1
a28[5] => a28[5]~26.IN1
a28[6] => a28[6]~25.IN1
a28[7] => a28[7]~24.IN1
a28[8] => a28[8]~23.IN1
a28[9] => a28[9]~22.IN1
a28[10] => a28[10]~21.IN1
a28[11] => a28[11]~20.IN1
a28[12] => a28[12]~19.IN1
a28[13] => a28[13]~18.IN1
a28[14] => a28[14]~17.IN1
a28[15] => a28[15]~16.IN1
a28[16] => a28[16]~15.IN1
a28[17] => a28[17]~14.IN1
a28[18] => a28[18]~13.IN1
a28[19] => a28[19]~12.IN1
a28[20] => a28[20]~11.IN1
a28[21] => a28[21]~10.IN1
a28[22] => a28[22]~9.IN1
a28[23] => a28[23]~8.IN1
a28[24] => a28[24]~7.IN1
a28[25] => a28[25]~6.IN1
a28[26] => a28[26]~5.IN1
a28[27] => a28[27]~4.IN1
a28[28] => a28[28]~3.IN1
a28[29] => a28[29]~2.IN1
a28[30] => a28[30]~1.IN1
a28[31] => a28[31]~0.IN1
a27[0] => a27[0]~31.IN1
a27[1] => a27[1]~30.IN1
a27[2] => a27[2]~29.IN1
a27[3] => a27[3]~28.IN1
a27[4] => a27[4]~27.IN1
a27[5] => a27[5]~26.IN1
a27[6] => a27[6]~25.IN1
a27[7] => a27[7]~24.IN1
a27[8] => a27[8]~23.IN1
a27[9] => a27[9]~22.IN1
a27[10] => a27[10]~21.IN1
a27[11] => a27[11]~20.IN1
a27[12] => a27[12]~19.IN1
a27[13] => a27[13]~18.IN1
a27[14] => a27[14]~17.IN1
a27[15] => a27[15]~16.IN1
a27[16] => a27[16]~15.IN1
a27[17] => a27[17]~14.IN1
a27[18] => a27[18]~13.IN1
a27[19] => a27[19]~12.IN1
a27[20] => a27[20]~11.IN1
a27[21] => a27[21]~10.IN1
a27[22] => a27[22]~9.IN1
a27[23] => a27[23]~8.IN1
a27[24] => a27[24]~7.IN1
a27[25] => a27[25]~6.IN1
a27[26] => a27[26]~5.IN1
a27[27] => a27[27]~4.IN1
a27[28] => a27[28]~3.IN1
a27[29] => a27[29]~2.IN1
a27[30] => a27[30]~1.IN1
a27[31] => a27[31]~0.IN1
a26[0] => a26[0]~31.IN1
a26[1] => a26[1]~30.IN1
a26[2] => a26[2]~29.IN1
a26[3] => a26[3]~28.IN1
a26[4] => a26[4]~27.IN1
a26[5] => a26[5]~26.IN1
a26[6] => a26[6]~25.IN1
a26[7] => a26[7]~24.IN1
a26[8] => a26[8]~23.IN1
a26[9] => a26[9]~22.IN1
a26[10] => a26[10]~21.IN1
a26[11] => a26[11]~20.IN1
a26[12] => a26[12]~19.IN1
a26[13] => a26[13]~18.IN1
a26[14] => a26[14]~17.IN1
a26[15] => a26[15]~16.IN1
a26[16] => a26[16]~15.IN1
a26[17] => a26[17]~14.IN1
a26[18] => a26[18]~13.IN1
a26[19] => a26[19]~12.IN1
a26[20] => a26[20]~11.IN1
a26[21] => a26[21]~10.IN1
a26[22] => a26[22]~9.IN1
a26[23] => a26[23]~8.IN1
a26[24] => a26[24]~7.IN1
a26[25] => a26[25]~6.IN1
a26[26] => a26[26]~5.IN1
a26[27] => a26[27]~4.IN1
a26[28] => a26[28]~3.IN1
a26[29] => a26[29]~2.IN1
a26[30] => a26[30]~1.IN1
a26[31] => a26[31]~0.IN1
a25[0] => a25[0]~31.IN1
a25[1] => a25[1]~30.IN1
a25[2] => a25[2]~29.IN1
a25[3] => a25[3]~28.IN1
a25[4] => a25[4]~27.IN1
a25[5] => a25[5]~26.IN1
a25[6] => a25[6]~25.IN1
a25[7] => a25[7]~24.IN1
a25[8] => a25[8]~23.IN1
a25[9] => a25[9]~22.IN1
a25[10] => a25[10]~21.IN1
a25[11] => a25[11]~20.IN1
a25[12] => a25[12]~19.IN1
a25[13] => a25[13]~18.IN1
a25[14] => a25[14]~17.IN1
a25[15] => a25[15]~16.IN1
a25[16] => a25[16]~15.IN1
a25[17] => a25[17]~14.IN1
a25[18] => a25[18]~13.IN1
a25[19] => a25[19]~12.IN1
a25[20] => a25[20]~11.IN1
a25[21] => a25[21]~10.IN1
a25[22] => a25[22]~9.IN1
a25[23] => a25[23]~8.IN1
a25[24] => a25[24]~7.IN1
a25[25] => a25[25]~6.IN1
a25[26] => a25[26]~5.IN1
a25[27] => a25[27]~4.IN1
a25[28] => a25[28]~3.IN1
a25[29] => a25[29]~2.IN1
a25[30] => a25[30]~1.IN1
a25[31] => a25[31]~0.IN1
a24[0] => a24[0]~31.IN1
a24[1] => a24[1]~30.IN1
a24[2] => a24[2]~29.IN1
a24[3] => a24[3]~28.IN1
a24[4] => a24[4]~27.IN1
a24[5] => a24[5]~26.IN1
a24[6] => a24[6]~25.IN1
a24[7] => a24[7]~24.IN1
a24[8] => a24[8]~23.IN1
a24[9] => a24[9]~22.IN1
a24[10] => a24[10]~21.IN1
a24[11] => a24[11]~20.IN1
a24[12] => a24[12]~19.IN1
a24[13] => a24[13]~18.IN1
a24[14] => a24[14]~17.IN1
a24[15] => a24[15]~16.IN1
a24[16] => a24[16]~15.IN1
a24[17] => a24[17]~14.IN1
a24[18] => a24[18]~13.IN1
a24[19] => a24[19]~12.IN1
a24[20] => a24[20]~11.IN1
a24[21] => a24[21]~10.IN1
a24[22] => a24[22]~9.IN1
a24[23] => a24[23]~8.IN1
a24[24] => a24[24]~7.IN1
a24[25] => a24[25]~6.IN1
a24[26] => a24[26]~5.IN1
a24[27] => a24[27]~4.IN1
a24[28] => a24[28]~3.IN1
a24[29] => a24[29]~2.IN1
a24[30] => a24[30]~1.IN1
a24[31] => a24[31]~0.IN1
a23[0] => a23[0]~31.IN1
a23[1] => a23[1]~30.IN1
a23[2] => a23[2]~29.IN1
a23[3] => a23[3]~28.IN1
a23[4] => a23[4]~27.IN1
a23[5] => a23[5]~26.IN1
a23[6] => a23[6]~25.IN1
a23[7] => a23[7]~24.IN1
a23[8] => a23[8]~23.IN1
a23[9] => a23[9]~22.IN1
a23[10] => a23[10]~21.IN1
a23[11] => a23[11]~20.IN1
a23[12] => a23[12]~19.IN1
a23[13] => a23[13]~18.IN1
a23[14] => a23[14]~17.IN1
a23[15] => a23[15]~16.IN1
a23[16] => a23[16]~15.IN1
a23[17] => a23[17]~14.IN1
a23[18] => a23[18]~13.IN1
a23[19] => a23[19]~12.IN1
a23[20] => a23[20]~11.IN1
a23[21] => a23[21]~10.IN1
a23[22] => a23[22]~9.IN1
a23[23] => a23[23]~8.IN1
a23[24] => a23[24]~7.IN1
a23[25] => a23[25]~6.IN1
a23[26] => a23[26]~5.IN1
a23[27] => a23[27]~4.IN1
a23[28] => a23[28]~3.IN1
a23[29] => a23[29]~2.IN1
a23[30] => a23[30]~1.IN1
a23[31] => a23[31]~0.IN1
a22[0] => a22[0]~31.IN1
a22[1] => a22[1]~30.IN1
a22[2] => a22[2]~29.IN1
a22[3] => a22[3]~28.IN1
a22[4] => a22[4]~27.IN1
a22[5] => a22[5]~26.IN1
a22[6] => a22[6]~25.IN1
a22[7] => a22[7]~24.IN1
a22[8] => a22[8]~23.IN1
a22[9] => a22[9]~22.IN1
a22[10] => a22[10]~21.IN1
a22[11] => a22[11]~20.IN1
a22[12] => a22[12]~19.IN1
a22[13] => a22[13]~18.IN1
a22[14] => a22[14]~17.IN1
a22[15] => a22[15]~16.IN1
a22[16] => a22[16]~15.IN1
a22[17] => a22[17]~14.IN1
a22[18] => a22[18]~13.IN1
a22[19] => a22[19]~12.IN1
a22[20] => a22[20]~11.IN1
a22[21] => a22[21]~10.IN1
a22[22] => a22[22]~9.IN1
a22[23] => a22[23]~8.IN1
a22[24] => a22[24]~7.IN1
a22[25] => a22[25]~6.IN1
a22[26] => a22[26]~5.IN1
a22[27] => a22[27]~4.IN1
a22[28] => a22[28]~3.IN1
a22[29] => a22[29]~2.IN1
a22[30] => a22[30]~1.IN1
a22[31] => a22[31]~0.IN1
a21[0] => a21[0]~31.IN1
a21[1] => a21[1]~30.IN1
a21[2] => a21[2]~29.IN1
a21[3] => a21[3]~28.IN1
a21[4] => a21[4]~27.IN1
a21[5] => a21[5]~26.IN1
a21[6] => a21[6]~25.IN1
a21[7] => a21[7]~24.IN1
a21[8] => a21[8]~23.IN1
a21[9] => a21[9]~22.IN1
a21[10] => a21[10]~21.IN1
a21[11] => a21[11]~20.IN1
a21[12] => a21[12]~19.IN1
a21[13] => a21[13]~18.IN1
a21[14] => a21[14]~17.IN1
a21[15] => a21[15]~16.IN1
a21[16] => a21[16]~15.IN1
a21[17] => a21[17]~14.IN1
a21[18] => a21[18]~13.IN1
a21[19] => a21[19]~12.IN1
a21[20] => a21[20]~11.IN1
a21[21] => a21[21]~10.IN1
a21[22] => a21[22]~9.IN1
a21[23] => a21[23]~8.IN1
a21[24] => a21[24]~7.IN1
a21[25] => a21[25]~6.IN1
a21[26] => a21[26]~5.IN1
a21[27] => a21[27]~4.IN1
a21[28] => a21[28]~3.IN1
a21[29] => a21[29]~2.IN1
a21[30] => a21[30]~1.IN1
a21[31] => a21[31]~0.IN1
a20[0] => a20[0]~31.IN1
a20[1] => a20[1]~30.IN1
a20[2] => a20[2]~29.IN1
a20[3] => a20[3]~28.IN1
a20[4] => a20[4]~27.IN1
a20[5] => a20[5]~26.IN1
a20[6] => a20[6]~25.IN1
a20[7] => a20[7]~24.IN1
a20[8] => a20[8]~23.IN1
a20[9] => a20[9]~22.IN1
a20[10] => a20[10]~21.IN1
a20[11] => a20[11]~20.IN1
a20[12] => a20[12]~19.IN1
a20[13] => a20[13]~18.IN1
a20[14] => a20[14]~17.IN1
a20[15] => a20[15]~16.IN1
a20[16] => a20[16]~15.IN1
a20[17] => a20[17]~14.IN1
a20[18] => a20[18]~13.IN1
a20[19] => a20[19]~12.IN1
a20[20] => a20[20]~11.IN1
a20[21] => a20[21]~10.IN1
a20[22] => a20[22]~9.IN1
a20[23] => a20[23]~8.IN1
a20[24] => a20[24]~7.IN1
a20[25] => a20[25]~6.IN1
a20[26] => a20[26]~5.IN1
a20[27] => a20[27]~4.IN1
a20[28] => a20[28]~3.IN1
a20[29] => a20[29]~2.IN1
a20[30] => a20[30]~1.IN1
a20[31] => a20[31]~0.IN1
a19[0] => a19[0]~31.IN1
a19[1] => a19[1]~30.IN1
a19[2] => a19[2]~29.IN1
a19[3] => a19[3]~28.IN1
a19[4] => a19[4]~27.IN1
a19[5] => a19[5]~26.IN1
a19[6] => a19[6]~25.IN1
a19[7] => a19[7]~24.IN1
a19[8] => a19[8]~23.IN1
a19[9] => a19[9]~22.IN1
a19[10] => a19[10]~21.IN1
a19[11] => a19[11]~20.IN1
a19[12] => a19[12]~19.IN1
a19[13] => a19[13]~18.IN1
a19[14] => a19[14]~17.IN1
a19[15] => a19[15]~16.IN1
a19[16] => a19[16]~15.IN1
a19[17] => a19[17]~14.IN1
a19[18] => a19[18]~13.IN1
a19[19] => a19[19]~12.IN1
a19[20] => a19[20]~11.IN1
a19[21] => a19[21]~10.IN1
a19[22] => a19[22]~9.IN1
a19[23] => a19[23]~8.IN1
a19[24] => a19[24]~7.IN1
a19[25] => a19[25]~6.IN1
a19[26] => a19[26]~5.IN1
a19[27] => a19[27]~4.IN1
a19[28] => a19[28]~3.IN1
a19[29] => a19[29]~2.IN1
a19[30] => a19[30]~1.IN1
a19[31] => a19[31]~0.IN1
a18[0] => a18[0]~31.IN1
a18[1] => a18[1]~30.IN1
a18[2] => a18[2]~29.IN1
a18[3] => a18[3]~28.IN1
a18[4] => a18[4]~27.IN1
a18[5] => a18[5]~26.IN1
a18[6] => a18[6]~25.IN1
a18[7] => a18[7]~24.IN1
a18[8] => a18[8]~23.IN1
a18[9] => a18[9]~22.IN1
a18[10] => a18[10]~21.IN1
a18[11] => a18[11]~20.IN1
a18[12] => a18[12]~19.IN1
a18[13] => a18[13]~18.IN1
a18[14] => a18[14]~17.IN1
a18[15] => a18[15]~16.IN1
a18[16] => a18[16]~15.IN1
a18[17] => a18[17]~14.IN1
a18[18] => a18[18]~13.IN1
a18[19] => a18[19]~12.IN1
a18[20] => a18[20]~11.IN1
a18[21] => a18[21]~10.IN1
a18[22] => a18[22]~9.IN1
a18[23] => a18[23]~8.IN1
a18[24] => a18[24]~7.IN1
a18[25] => a18[25]~6.IN1
a18[26] => a18[26]~5.IN1
a18[27] => a18[27]~4.IN1
a18[28] => a18[28]~3.IN1
a18[29] => a18[29]~2.IN1
a18[30] => a18[30]~1.IN1
a18[31] => a18[31]~0.IN1
a17[0] => a17[0]~31.IN1
a17[1] => a17[1]~30.IN1
a17[2] => a17[2]~29.IN1
a17[3] => a17[3]~28.IN1
a17[4] => a17[4]~27.IN1
a17[5] => a17[5]~26.IN1
a17[6] => a17[6]~25.IN1
a17[7] => a17[7]~24.IN1
a17[8] => a17[8]~23.IN1
a17[9] => a17[9]~22.IN1
a17[10] => a17[10]~21.IN1
a17[11] => a17[11]~20.IN1
a17[12] => a17[12]~19.IN1
a17[13] => a17[13]~18.IN1
a17[14] => a17[14]~17.IN1
a17[15] => a17[15]~16.IN1
a17[16] => a17[16]~15.IN1
a17[17] => a17[17]~14.IN1
a17[18] => a17[18]~13.IN1
a17[19] => a17[19]~12.IN1
a17[20] => a17[20]~11.IN1
a17[21] => a17[21]~10.IN1
a17[22] => a17[22]~9.IN1
a17[23] => a17[23]~8.IN1
a17[24] => a17[24]~7.IN1
a17[25] => a17[25]~6.IN1
a17[26] => a17[26]~5.IN1
a17[27] => a17[27]~4.IN1
a17[28] => a17[28]~3.IN1
a17[29] => a17[29]~2.IN1
a17[30] => a17[30]~1.IN1
a17[31] => a17[31]~0.IN1
a16[0] => a16[0]~31.IN1
a16[1] => a16[1]~30.IN1
a16[2] => a16[2]~29.IN1
a16[3] => a16[3]~28.IN1
a16[4] => a16[4]~27.IN1
a16[5] => a16[5]~26.IN1
a16[6] => a16[6]~25.IN1
a16[7] => a16[7]~24.IN1
a16[8] => a16[8]~23.IN1
a16[9] => a16[9]~22.IN1
a16[10] => a16[10]~21.IN1
a16[11] => a16[11]~20.IN1
a16[12] => a16[12]~19.IN1
a16[13] => a16[13]~18.IN1
a16[14] => a16[14]~17.IN1
a16[15] => a16[15]~16.IN1
a16[16] => a16[16]~15.IN1
a16[17] => a16[17]~14.IN1
a16[18] => a16[18]~13.IN1
a16[19] => a16[19]~12.IN1
a16[20] => a16[20]~11.IN1
a16[21] => a16[21]~10.IN1
a16[22] => a16[22]~9.IN1
a16[23] => a16[23]~8.IN1
a16[24] => a16[24]~7.IN1
a16[25] => a16[25]~6.IN1
a16[26] => a16[26]~5.IN1
a16[27] => a16[27]~4.IN1
a16[28] => a16[28]~3.IN1
a16[29] => a16[29]~2.IN1
a16[30] => a16[30]~1.IN1
a16[31] => a16[31]~0.IN1
a15[0] => a15[0]~31.IN1
a15[1] => a15[1]~30.IN1
a15[2] => a15[2]~29.IN1
a15[3] => a15[3]~28.IN1
a15[4] => a15[4]~27.IN1
a15[5] => a15[5]~26.IN1
a15[6] => a15[6]~25.IN1
a15[7] => a15[7]~24.IN1
a15[8] => a15[8]~23.IN1
a15[9] => a15[9]~22.IN1
a15[10] => a15[10]~21.IN1
a15[11] => a15[11]~20.IN1
a15[12] => a15[12]~19.IN1
a15[13] => a15[13]~18.IN1
a15[14] => a15[14]~17.IN1
a15[15] => a15[15]~16.IN1
a15[16] => a15[16]~15.IN1
a15[17] => a15[17]~14.IN1
a15[18] => a15[18]~13.IN1
a15[19] => a15[19]~12.IN1
a15[20] => a15[20]~11.IN1
a15[21] => a15[21]~10.IN1
a15[22] => a15[22]~9.IN1
a15[23] => a15[23]~8.IN1
a15[24] => a15[24]~7.IN1
a15[25] => a15[25]~6.IN1
a15[26] => a15[26]~5.IN1
a15[27] => a15[27]~4.IN1
a15[28] => a15[28]~3.IN1
a15[29] => a15[29]~2.IN1
a15[30] => a15[30]~1.IN1
a15[31] => a15[31]~0.IN1
a14[0] => a14[0]~31.IN1
a14[1] => a14[1]~30.IN1
a14[2] => a14[2]~29.IN1
a14[3] => a14[3]~28.IN1
a14[4] => a14[4]~27.IN1
a14[5] => a14[5]~26.IN1
a14[6] => a14[6]~25.IN1
a14[7] => a14[7]~24.IN1
a14[8] => a14[8]~23.IN1
a14[9] => a14[9]~22.IN1
a14[10] => a14[10]~21.IN1
a14[11] => a14[11]~20.IN1
a14[12] => a14[12]~19.IN1
a14[13] => a14[13]~18.IN1
a14[14] => a14[14]~17.IN1
a14[15] => a14[15]~16.IN1
a14[16] => a14[16]~15.IN1
a14[17] => a14[17]~14.IN1
a14[18] => a14[18]~13.IN1
a14[19] => a14[19]~12.IN1
a14[20] => a14[20]~11.IN1
a14[21] => a14[21]~10.IN1
a14[22] => a14[22]~9.IN1
a14[23] => a14[23]~8.IN1
a14[24] => a14[24]~7.IN1
a14[25] => a14[25]~6.IN1
a14[26] => a14[26]~5.IN1
a14[27] => a14[27]~4.IN1
a14[28] => a14[28]~3.IN1
a14[29] => a14[29]~2.IN1
a14[30] => a14[30]~1.IN1
a14[31] => a14[31]~0.IN1
a13[0] => a13[0]~31.IN1
a13[1] => a13[1]~30.IN1
a13[2] => a13[2]~29.IN1
a13[3] => a13[3]~28.IN1
a13[4] => a13[4]~27.IN1
a13[5] => a13[5]~26.IN1
a13[6] => a13[6]~25.IN1
a13[7] => a13[7]~24.IN1
a13[8] => a13[8]~23.IN1
a13[9] => a13[9]~22.IN1
a13[10] => a13[10]~21.IN1
a13[11] => a13[11]~20.IN1
a13[12] => a13[12]~19.IN1
a13[13] => a13[13]~18.IN1
a13[14] => a13[14]~17.IN1
a13[15] => a13[15]~16.IN1
a13[16] => a13[16]~15.IN1
a13[17] => a13[17]~14.IN1
a13[18] => a13[18]~13.IN1
a13[19] => a13[19]~12.IN1
a13[20] => a13[20]~11.IN1
a13[21] => a13[21]~10.IN1
a13[22] => a13[22]~9.IN1
a13[23] => a13[23]~8.IN1
a13[24] => a13[24]~7.IN1
a13[25] => a13[25]~6.IN1
a13[26] => a13[26]~5.IN1
a13[27] => a13[27]~4.IN1
a13[28] => a13[28]~3.IN1
a13[29] => a13[29]~2.IN1
a13[30] => a13[30]~1.IN1
a13[31] => a13[31]~0.IN1
a12[0] => a12[0]~31.IN1
a12[1] => a12[1]~30.IN1
a12[2] => a12[2]~29.IN1
a12[3] => a12[3]~28.IN1
a12[4] => a12[4]~27.IN1
a12[5] => a12[5]~26.IN1
a12[6] => a12[6]~25.IN1
a12[7] => a12[7]~24.IN1
a12[8] => a12[8]~23.IN1
a12[9] => a12[9]~22.IN1
a12[10] => a12[10]~21.IN1
a12[11] => a12[11]~20.IN1
a12[12] => a12[12]~19.IN1
a12[13] => a12[13]~18.IN1
a12[14] => a12[14]~17.IN1
a12[15] => a12[15]~16.IN1
a12[16] => a12[16]~15.IN1
a12[17] => a12[17]~14.IN1
a12[18] => a12[18]~13.IN1
a12[19] => a12[19]~12.IN1
a12[20] => a12[20]~11.IN1
a12[21] => a12[21]~10.IN1
a12[22] => a12[22]~9.IN1
a12[23] => a12[23]~8.IN1
a12[24] => a12[24]~7.IN1
a12[25] => a12[25]~6.IN1
a12[26] => a12[26]~5.IN1
a12[27] => a12[27]~4.IN1
a12[28] => a12[28]~3.IN1
a12[29] => a12[29]~2.IN1
a12[30] => a12[30]~1.IN1
a12[31] => a12[31]~0.IN1
a11[0] => a11[0]~31.IN1
a11[1] => a11[1]~30.IN1
a11[2] => a11[2]~29.IN1
a11[3] => a11[3]~28.IN1
a11[4] => a11[4]~27.IN1
a11[5] => a11[5]~26.IN1
a11[6] => a11[6]~25.IN1
a11[7] => a11[7]~24.IN1
a11[8] => a11[8]~23.IN1
a11[9] => a11[9]~22.IN1
a11[10] => a11[10]~21.IN1
a11[11] => a11[11]~20.IN1
a11[12] => a11[12]~19.IN1
a11[13] => a11[13]~18.IN1
a11[14] => a11[14]~17.IN1
a11[15] => a11[15]~16.IN1
a11[16] => a11[16]~15.IN1
a11[17] => a11[17]~14.IN1
a11[18] => a11[18]~13.IN1
a11[19] => a11[19]~12.IN1
a11[20] => a11[20]~11.IN1
a11[21] => a11[21]~10.IN1
a11[22] => a11[22]~9.IN1
a11[23] => a11[23]~8.IN1
a11[24] => a11[24]~7.IN1
a11[25] => a11[25]~6.IN1
a11[26] => a11[26]~5.IN1
a11[27] => a11[27]~4.IN1
a11[28] => a11[28]~3.IN1
a11[29] => a11[29]~2.IN1
a11[30] => a11[30]~1.IN1
a11[31] => a11[31]~0.IN1
a10[0] => a10[0]~31.IN1
a10[1] => a10[1]~30.IN1
a10[2] => a10[2]~29.IN1
a10[3] => a10[3]~28.IN1
a10[4] => a10[4]~27.IN1
a10[5] => a10[5]~26.IN1
a10[6] => a10[6]~25.IN1
a10[7] => a10[7]~24.IN1
a10[8] => a10[8]~23.IN1
a10[9] => a10[9]~22.IN1
a10[10] => a10[10]~21.IN1
a10[11] => a10[11]~20.IN1
a10[12] => a10[12]~19.IN1
a10[13] => a10[13]~18.IN1
a10[14] => a10[14]~17.IN1
a10[15] => a10[15]~16.IN1
a10[16] => a10[16]~15.IN1
a10[17] => a10[17]~14.IN1
a10[18] => a10[18]~13.IN1
a10[19] => a10[19]~12.IN1
a10[20] => a10[20]~11.IN1
a10[21] => a10[21]~10.IN1
a10[22] => a10[22]~9.IN1
a10[23] => a10[23]~8.IN1
a10[24] => a10[24]~7.IN1
a10[25] => a10[25]~6.IN1
a10[26] => a10[26]~5.IN1
a10[27] => a10[27]~4.IN1
a10[28] => a10[28]~3.IN1
a10[29] => a10[29]~2.IN1
a10[30] => a10[30]~1.IN1
a10[31] => a10[31]~0.IN1
a9[0] => a9[0]~31.IN1
a9[1] => a9[1]~30.IN1
a9[2] => a9[2]~29.IN1
a9[3] => a9[3]~28.IN1
a9[4] => a9[4]~27.IN1
a9[5] => a9[5]~26.IN1
a9[6] => a9[6]~25.IN1
a9[7] => a9[7]~24.IN1
a9[8] => a9[8]~23.IN1
a9[9] => a9[9]~22.IN1
a9[10] => a9[10]~21.IN1
a9[11] => a9[11]~20.IN1
a9[12] => a9[12]~19.IN1
a9[13] => a9[13]~18.IN1
a9[14] => a9[14]~17.IN1
a9[15] => a9[15]~16.IN1
a9[16] => a9[16]~15.IN1
a9[17] => a9[17]~14.IN1
a9[18] => a9[18]~13.IN1
a9[19] => a9[19]~12.IN1
a9[20] => a9[20]~11.IN1
a9[21] => a9[21]~10.IN1
a9[22] => a9[22]~9.IN1
a9[23] => a9[23]~8.IN1
a9[24] => a9[24]~7.IN1
a9[25] => a9[25]~6.IN1
a9[26] => a9[26]~5.IN1
a9[27] => a9[27]~4.IN1
a9[28] => a9[28]~3.IN1
a9[29] => a9[29]~2.IN1
a9[30] => a9[30]~1.IN1
a9[31] => a9[31]~0.IN1
a8[0] => a8[0]~31.IN1
a8[1] => a8[1]~30.IN1
a8[2] => a8[2]~29.IN1
a8[3] => a8[3]~28.IN1
a8[4] => a8[4]~27.IN1
a8[5] => a8[5]~26.IN1
a8[6] => a8[6]~25.IN1
a8[7] => a8[7]~24.IN1
a8[8] => a8[8]~23.IN1
a8[9] => a8[9]~22.IN1
a8[10] => a8[10]~21.IN1
a8[11] => a8[11]~20.IN1
a8[12] => a8[12]~19.IN1
a8[13] => a8[13]~18.IN1
a8[14] => a8[14]~17.IN1
a8[15] => a8[15]~16.IN1
a8[16] => a8[16]~15.IN1
a8[17] => a8[17]~14.IN1
a8[18] => a8[18]~13.IN1
a8[19] => a8[19]~12.IN1
a8[20] => a8[20]~11.IN1
a8[21] => a8[21]~10.IN1
a8[22] => a8[22]~9.IN1
a8[23] => a8[23]~8.IN1
a8[24] => a8[24]~7.IN1
a8[25] => a8[25]~6.IN1
a8[26] => a8[26]~5.IN1
a8[27] => a8[27]~4.IN1
a8[28] => a8[28]~3.IN1
a8[29] => a8[29]~2.IN1
a8[30] => a8[30]~1.IN1
a8[31] => a8[31]~0.IN1
a7[0] => a7[0]~31.IN1
a7[1] => a7[1]~30.IN1
a7[2] => a7[2]~29.IN1
a7[3] => a7[3]~28.IN1
a7[4] => a7[4]~27.IN1
a7[5] => a7[5]~26.IN1
a7[6] => a7[6]~25.IN1
a7[7] => a7[7]~24.IN1
a7[8] => a7[8]~23.IN1
a7[9] => a7[9]~22.IN1
a7[10] => a7[10]~21.IN1
a7[11] => a7[11]~20.IN1
a7[12] => a7[12]~19.IN1
a7[13] => a7[13]~18.IN1
a7[14] => a7[14]~17.IN1
a7[15] => a7[15]~16.IN1
a7[16] => a7[16]~15.IN1
a7[17] => a7[17]~14.IN1
a7[18] => a7[18]~13.IN1
a7[19] => a7[19]~12.IN1
a7[20] => a7[20]~11.IN1
a7[21] => a7[21]~10.IN1
a7[22] => a7[22]~9.IN1
a7[23] => a7[23]~8.IN1
a7[24] => a7[24]~7.IN1
a7[25] => a7[25]~6.IN1
a7[26] => a7[26]~5.IN1
a7[27] => a7[27]~4.IN1
a7[28] => a7[28]~3.IN1
a7[29] => a7[29]~2.IN1
a7[30] => a7[30]~1.IN1
a7[31] => a7[31]~0.IN1
a6[0] => a6[0]~31.IN1
a6[1] => a6[1]~30.IN1
a6[2] => a6[2]~29.IN1
a6[3] => a6[3]~28.IN1
a6[4] => a6[4]~27.IN1
a6[5] => a6[5]~26.IN1
a6[6] => a6[6]~25.IN1
a6[7] => a6[7]~24.IN1
a6[8] => a6[8]~23.IN1
a6[9] => a6[9]~22.IN1
a6[10] => a6[10]~21.IN1
a6[11] => a6[11]~20.IN1
a6[12] => a6[12]~19.IN1
a6[13] => a6[13]~18.IN1
a6[14] => a6[14]~17.IN1
a6[15] => a6[15]~16.IN1
a6[16] => a6[16]~15.IN1
a6[17] => a6[17]~14.IN1
a6[18] => a6[18]~13.IN1
a6[19] => a6[19]~12.IN1
a6[20] => a6[20]~11.IN1
a6[21] => a6[21]~10.IN1
a6[22] => a6[22]~9.IN1
a6[23] => a6[23]~8.IN1
a6[24] => a6[24]~7.IN1
a6[25] => a6[25]~6.IN1
a6[26] => a6[26]~5.IN1
a6[27] => a6[27]~4.IN1
a6[28] => a6[28]~3.IN1
a6[29] => a6[29]~2.IN1
a6[30] => a6[30]~1.IN1
a6[31] => a6[31]~0.IN1
a5[0] => a5[0]~31.IN1
a5[1] => a5[1]~30.IN1
a5[2] => a5[2]~29.IN1
a5[3] => a5[3]~28.IN1
a5[4] => a5[4]~27.IN1
a5[5] => a5[5]~26.IN1
a5[6] => a5[6]~25.IN1
a5[7] => a5[7]~24.IN1
a5[8] => a5[8]~23.IN1
a5[9] => a5[9]~22.IN1
a5[10] => a5[10]~21.IN1
a5[11] => a5[11]~20.IN1
a5[12] => a5[12]~19.IN1
a5[13] => a5[13]~18.IN1
a5[14] => a5[14]~17.IN1
a5[15] => a5[15]~16.IN1
a5[16] => a5[16]~15.IN1
a5[17] => a5[17]~14.IN1
a5[18] => a5[18]~13.IN1
a5[19] => a5[19]~12.IN1
a5[20] => a5[20]~11.IN1
a5[21] => a5[21]~10.IN1
a5[22] => a5[22]~9.IN1
a5[23] => a5[23]~8.IN1
a5[24] => a5[24]~7.IN1
a5[25] => a5[25]~6.IN1
a5[26] => a5[26]~5.IN1
a5[27] => a5[27]~4.IN1
a5[28] => a5[28]~3.IN1
a5[29] => a5[29]~2.IN1
a5[30] => a5[30]~1.IN1
a5[31] => a5[31]~0.IN1
a4[0] => a4[0]~31.IN1
a4[1] => a4[1]~30.IN1
a4[2] => a4[2]~29.IN1
a4[3] => a4[3]~28.IN1
a4[4] => a4[4]~27.IN1
a4[5] => a4[5]~26.IN1
a4[6] => a4[6]~25.IN1
a4[7] => a4[7]~24.IN1
a4[8] => a4[8]~23.IN1
a4[9] => a4[9]~22.IN1
a4[10] => a4[10]~21.IN1
a4[11] => a4[11]~20.IN1
a4[12] => a4[12]~19.IN1
a4[13] => a4[13]~18.IN1
a4[14] => a4[14]~17.IN1
a4[15] => a4[15]~16.IN1
a4[16] => a4[16]~15.IN1
a4[17] => a4[17]~14.IN1
a4[18] => a4[18]~13.IN1
a4[19] => a4[19]~12.IN1
a4[20] => a4[20]~11.IN1
a4[21] => a4[21]~10.IN1
a4[22] => a4[22]~9.IN1
a4[23] => a4[23]~8.IN1
a4[24] => a4[24]~7.IN1
a4[25] => a4[25]~6.IN1
a4[26] => a4[26]~5.IN1
a4[27] => a4[27]~4.IN1
a4[28] => a4[28]~3.IN1
a4[29] => a4[29]~2.IN1
a4[30] => a4[30]~1.IN1
a4[31] => a4[31]~0.IN1
a3[0] => a3[0]~31.IN1
a3[1] => a3[1]~30.IN1
a3[2] => a3[2]~29.IN1
a3[3] => a3[3]~28.IN1
a3[4] => a3[4]~27.IN1
a3[5] => a3[5]~26.IN1
a3[6] => a3[6]~25.IN1
a3[7] => a3[7]~24.IN1
a3[8] => a3[8]~23.IN1
a3[9] => a3[9]~22.IN1
a3[10] => a3[10]~21.IN1
a3[11] => a3[11]~20.IN1
a3[12] => a3[12]~19.IN1
a3[13] => a3[13]~18.IN1
a3[14] => a3[14]~17.IN1
a3[15] => a3[15]~16.IN1
a3[16] => a3[16]~15.IN1
a3[17] => a3[17]~14.IN1
a3[18] => a3[18]~13.IN1
a3[19] => a3[19]~12.IN1
a3[20] => a3[20]~11.IN1
a3[21] => a3[21]~10.IN1
a3[22] => a3[22]~9.IN1
a3[23] => a3[23]~8.IN1
a3[24] => a3[24]~7.IN1
a3[25] => a3[25]~6.IN1
a3[26] => a3[26]~5.IN1
a3[27] => a3[27]~4.IN1
a3[28] => a3[28]~3.IN1
a3[29] => a3[29]~2.IN1
a3[30] => a3[30]~1.IN1
a3[31] => a3[31]~0.IN1
a2[0] => a2[0]~31.IN1
a2[1] => a2[1]~30.IN1
a2[2] => a2[2]~29.IN1
a2[3] => a2[3]~28.IN1
a2[4] => a2[4]~27.IN1
a2[5] => a2[5]~26.IN1
a2[6] => a2[6]~25.IN1
a2[7] => a2[7]~24.IN1
a2[8] => a2[8]~23.IN1
a2[9] => a2[9]~22.IN1
a2[10] => a2[10]~21.IN1
a2[11] => a2[11]~20.IN1
a2[12] => a2[12]~19.IN1
a2[13] => a2[13]~18.IN1
a2[14] => a2[14]~17.IN1
a2[15] => a2[15]~16.IN1
a2[16] => a2[16]~15.IN1
a2[17] => a2[17]~14.IN1
a2[18] => a2[18]~13.IN1
a2[19] => a2[19]~12.IN1
a2[20] => a2[20]~11.IN1
a2[21] => a2[21]~10.IN1
a2[22] => a2[22]~9.IN1
a2[23] => a2[23]~8.IN1
a2[24] => a2[24]~7.IN1
a2[25] => a2[25]~6.IN1
a2[26] => a2[26]~5.IN1
a2[27] => a2[27]~4.IN1
a2[28] => a2[28]~3.IN1
a2[29] => a2[29]~2.IN1
a2[30] => a2[30]~1.IN1
a2[31] => a2[31]~0.IN1
a1[0] => a1[0]~31.IN1
a1[1] => a1[1]~30.IN1
a1[2] => a1[2]~29.IN1
a1[3] => a1[3]~28.IN1
a1[4] => a1[4]~27.IN1
a1[5] => a1[5]~26.IN1
a1[6] => a1[6]~25.IN1
a1[7] => a1[7]~24.IN1
a1[8] => a1[8]~23.IN1
a1[9] => a1[9]~22.IN1
a1[10] => a1[10]~21.IN1
a1[11] => a1[11]~20.IN1
a1[12] => a1[12]~19.IN1
a1[13] => a1[13]~18.IN1
a1[14] => a1[14]~17.IN1
a1[15] => a1[15]~16.IN1
a1[16] => a1[16]~15.IN1
a1[17] => a1[17]~14.IN1
a1[18] => a1[18]~13.IN1
a1[19] => a1[19]~12.IN1
a1[20] => a1[20]~11.IN1
a1[21] => a1[21]~10.IN1
a1[22] => a1[22]~9.IN1
a1[23] => a1[23]~8.IN1
a1[24] => a1[24]~7.IN1
a1[25] => a1[25]~6.IN1
a1[26] => a1[26]~5.IN1
a1[27] => a1[27]~4.IN1
a1[28] => a1[28]~3.IN1
a1[29] => a1[29]~2.IN1
a1[30] => a1[30]~1.IN1
a1[31] => a1[31]~0.IN1
a0[0] => a0[0]~31.IN1
a0[1] => a0[1]~30.IN1
a0[2] => a0[2]~29.IN1
a0[3] => a0[3]~28.IN1
a0[4] => a0[4]~27.IN1
a0[5] => a0[5]~26.IN1
a0[6] => a0[6]~25.IN1
a0[7] => a0[7]~24.IN1
a0[8] => a0[8]~23.IN1
a0[9] => a0[9]~22.IN1
a0[10] => a0[10]~21.IN1
a0[11] => a0[11]~20.IN1
a0[12] => a0[12]~19.IN1
a0[13] => a0[13]~18.IN1
a0[14] => a0[14]~17.IN1
a0[15] => a0[15]~16.IN1
a0[16] => a0[16]~15.IN1
a0[17] => a0[17]~14.IN1
a0[18] => a0[18]~13.IN1
a0[19] => a0[19]~12.IN1
a0[20] => a0[20]~11.IN1
a0[21] => a0[21]~10.IN1
a0[22] => a0[22]~9.IN1
a0[23] => a0[23]~8.IN1
a0[24] => a0[24]~7.IN1
a0[25] => a0[25]~6.IN1
a0[26] => a0[26]~5.IN1
a0[27] => a0[27]~4.IN1
a0[28] => a0[28]~3.IN1
a0[29] => a0[29]~2.IN1
a0[30] => a0[30]~1.IN1
a0[31] => a0[31]~0.IN1
sb[0] => sb[0]~4.IN1
sb[1] => sb[1]~3.IN1
sb[2] => sb[2]~2.IN1
sb[3] => sb[3]~1.IN1
sb[4] => sb[4]~0.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d
a[0] => a[0]~4.IN1
a[1] => a[1]~3.IN1
a[2] => a[2]~2.IN1
a[3] => a[3]~1.IN1
a[4] => a[4]~0.IN1
b[0] <= b~0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~3.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~4.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~5.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~6.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~7.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~8.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~9.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~14.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~15.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~16.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~17.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~18.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~19.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~20.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~21.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~22.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~23.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~24.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~25.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~26.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~27.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~28.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~29.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~30.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~31.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d|Dec:d0
a[0] => ShiftLeft0.IN34
a[1] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Dec5to32:d|Dec:d1
a[0] => ShiftLeft0.IN35
a[1] => ShiftLeft0.IN34
a[2] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m1
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m2
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m3
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m4
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m5
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m6
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m7
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs1val|Mux4b:m8
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val
a31[0] => a31[0]~31.IN1
a31[1] => a31[1]~30.IN1
a31[2] => a31[2]~29.IN1
a31[3] => a31[3]~28.IN1
a31[4] => a31[4]~27.IN1
a31[5] => a31[5]~26.IN1
a31[6] => a31[6]~25.IN1
a31[7] => a31[7]~24.IN1
a31[8] => a31[8]~23.IN1
a31[9] => a31[9]~22.IN1
a31[10] => a31[10]~21.IN1
a31[11] => a31[11]~20.IN1
a31[12] => a31[12]~19.IN1
a31[13] => a31[13]~18.IN1
a31[14] => a31[14]~17.IN1
a31[15] => a31[15]~16.IN1
a31[16] => a31[16]~15.IN1
a31[17] => a31[17]~14.IN1
a31[18] => a31[18]~13.IN1
a31[19] => a31[19]~12.IN1
a31[20] => a31[20]~11.IN1
a31[21] => a31[21]~10.IN1
a31[22] => a31[22]~9.IN1
a31[23] => a31[23]~8.IN1
a31[24] => a31[24]~7.IN1
a31[25] => a31[25]~6.IN1
a31[26] => a31[26]~5.IN1
a31[27] => a31[27]~4.IN1
a31[28] => a31[28]~3.IN1
a31[29] => a31[29]~2.IN1
a31[30] => a31[30]~1.IN1
a31[31] => a31[31]~0.IN1
a30[0] => a30[0]~31.IN1
a30[1] => a30[1]~30.IN1
a30[2] => a30[2]~29.IN1
a30[3] => a30[3]~28.IN1
a30[4] => a30[4]~27.IN1
a30[5] => a30[5]~26.IN1
a30[6] => a30[6]~25.IN1
a30[7] => a30[7]~24.IN1
a30[8] => a30[8]~23.IN1
a30[9] => a30[9]~22.IN1
a30[10] => a30[10]~21.IN1
a30[11] => a30[11]~20.IN1
a30[12] => a30[12]~19.IN1
a30[13] => a30[13]~18.IN1
a30[14] => a30[14]~17.IN1
a30[15] => a30[15]~16.IN1
a30[16] => a30[16]~15.IN1
a30[17] => a30[17]~14.IN1
a30[18] => a30[18]~13.IN1
a30[19] => a30[19]~12.IN1
a30[20] => a30[20]~11.IN1
a30[21] => a30[21]~10.IN1
a30[22] => a30[22]~9.IN1
a30[23] => a30[23]~8.IN1
a30[24] => a30[24]~7.IN1
a30[25] => a30[25]~6.IN1
a30[26] => a30[26]~5.IN1
a30[27] => a30[27]~4.IN1
a30[28] => a30[28]~3.IN1
a30[29] => a30[29]~2.IN1
a30[30] => a30[30]~1.IN1
a30[31] => a30[31]~0.IN1
a29[0] => a29[0]~31.IN1
a29[1] => a29[1]~30.IN1
a29[2] => a29[2]~29.IN1
a29[3] => a29[3]~28.IN1
a29[4] => a29[4]~27.IN1
a29[5] => a29[5]~26.IN1
a29[6] => a29[6]~25.IN1
a29[7] => a29[7]~24.IN1
a29[8] => a29[8]~23.IN1
a29[9] => a29[9]~22.IN1
a29[10] => a29[10]~21.IN1
a29[11] => a29[11]~20.IN1
a29[12] => a29[12]~19.IN1
a29[13] => a29[13]~18.IN1
a29[14] => a29[14]~17.IN1
a29[15] => a29[15]~16.IN1
a29[16] => a29[16]~15.IN1
a29[17] => a29[17]~14.IN1
a29[18] => a29[18]~13.IN1
a29[19] => a29[19]~12.IN1
a29[20] => a29[20]~11.IN1
a29[21] => a29[21]~10.IN1
a29[22] => a29[22]~9.IN1
a29[23] => a29[23]~8.IN1
a29[24] => a29[24]~7.IN1
a29[25] => a29[25]~6.IN1
a29[26] => a29[26]~5.IN1
a29[27] => a29[27]~4.IN1
a29[28] => a29[28]~3.IN1
a29[29] => a29[29]~2.IN1
a29[30] => a29[30]~1.IN1
a29[31] => a29[31]~0.IN1
a28[0] => a28[0]~31.IN1
a28[1] => a28[1]~30.IN1
a28[2] => a28[2]~29.IN1
a28[3] => a28[3]~28.IN1
a28[4] => a28[4]~27.IN1
a28[5] => a28[5]~26.IN1
a28[6] => a28[6]~25.IN1
a28[7] => a28[7]~24.IN1
a28[8] => a28[8]~23.IN1
a28[9] => a28[9]~22.IN1
a28[10] => a28[10]~21.IN1
a28[11] => a28[11]~20.IN1
a28[12] => a28[12]~19.IN1
a28[13] => a28[13]~18.IN1
a28[14] => a28[14]~17.IN1
a28[15] => a28[15]~16.IN1
a28[16] => a28[16]~15.IN1
a28[17] => a28[17]~14.IN1
a28[18] => a28[18]~13.IN1
a28[19] => a28[19]~12.IN1
a28[20] => a28[20]~11.IN1
a28[21] => a28[21]~10.IN1
a28[22] => a28[22]~9.IN1
a28[23] => a28[23]~8.IN1
a28[24] => a28[24]~7.IN1
a28[25] => a28[25]~6.IN1
a28[26] => a28[26]~5.IN1
a28[27] => a28[27]~4.IN1
a28[28] => a28[28]~3.IN1
a28[29] => a28[29]~2.IN1
a28[30] => a28[30]~1.IN1
a28[31] => a28[31]~0.IN1
a27[0] => a27[0]~31.IN1
a27[1] => a27[1]~30.IN1
a27[2] => a27[2]~29.IN1
a27[3] => a27[3]~28.IN1
a27[4] => a27[4]~27.IN1
a27[5] => a27[5]~26.IN1
a27[6] => a27[6]~25.IN1
a27[7] => a27[7]~24.IN1
a27[8] => a27[8]~23.IN1
a27[9] => a27[9]~22.IN1
a27[10] => a27[10]~21.IN1
a27[11] => a27[11]~20.IN1
a27[12] => a27[12]~19.IN1
a27[13] => a27[13]~18.IN1
a27[14] => a27[14]~17.IN1
a27[15] => a27[15]~16.IN1
a27[16] => a27[16]~15.IN1
a27[17] => a27[17]~14.IN1
a27[18] => a27[18]~13.IN1
a27[19] => a27[19]~12.IN1
a27[20] => a27[20]~11.IN1
a27[21] => a27[21]~10.IN1
a27[22] => a27[22]~9.IN1
a27[23] => a27[23]~8.IN1
a27[24] => a27[24]~7.IN1
a27[25] => a27[25]~6.IN1
a27[26] => a27[26]~5.IN1
a27[27] => a27[27]~4.IN1
a27[28] => a27[28]~3.IN1
a27[29] => a27[29]~2.IN1
a27[30] => a27[30]~1.IN1
a27[31] => a27[31]~0.IN1
a26[0] => a26[0]~31.IN1
a26[1] => a26[1]~30.IN1
a26[2] => a26[2]~29.IN1
a26[3] => a26[3]~28.IN1
a26[4] => a26[4]~27.IN1
a26[5] => a26[5]~26.IN1
a26[6] => a26[6]~25.IN1
a26[7] => a26[7]~24.IN1
a26[8] => a26[8]~23.IN1
a26[9] => a26[9]~22.IN1
a26[10] => a26[10]~21.IN1
a26[11] => a26[11]~20.IN1
a26[12] => a26[12]~19.IN1
a26[13] => a26[13]~18.IN1
a26[14] => a26[14]~17.IN1
a26[15] => a26[15]~16.IN1
a26[16] => a26[16]~15.IN1
a26[17] => a26[17]~14.IN1
a26[18] => a26[18]~13.IN1
a26[19] => a26[19]~12.IN1
a26[20] => a26[20]~11.IN1
a26[21] => a26[21]~10.IN1
a26[22] => a26[22]~9.IN1
a26[23] => a26[23]~8.IN1
a26[24] => a26[24]~7.IN1
a26[25] => a26[25]~6.IN1
a26[26] => a26[26]~5.IN1
a26[27] => a26[27]~4.IN1
a26[28] => a26[28]~3.IN1
a26[29] => a26[29]~2.IN1
a26[30] => a26[30]~1.IN1
a26[31] => a26[31]~0.IN1
a25[0] => a25[0]~31.IN1
a25[1] => a25[1]~30.IN1
a25[2] => a25[2]~29.IN1
a25[3] => a25[3]~28.IN1
a25[4] => a25[4]~27.IN1
a25[5] => a25[5]~26.IN1
a25[6] => a25[6]~25.IN1
a25[7] => a25[7]~24.IN1
a25[8] => a25[8]~23.IN1
a25[9] => a25[9]~22.IN1
a25[10] => a25[10]~21.IN1
a25[11] => a25[11]~20.IN1
a25[12] => a25[12]~19.IN1
a25[13] => a25[13]~18.IN1
a25[14] => a25[14]~17.IN1
a25[15] => a25[15]~16.IN1
a25[16] => a25[16]~15.IN1
a25[17] => a25[17]~14.IN1
a25[18] => a25[18]~13.IN1
a25[19] => a25[19]~12.IN1
a25[20] => a25[20]~11.IN1
a25[21] => a25[21]~10.IN1
a25[22] => a25[22]~9.IN1
a25[23] => a25[23]~8.IN1
a25[24] => a25[24]~7.IN1
a25[25] => a25[25]~6.IN1
a25[26] => a25[26]~5.IN1
a25[27] => a25[27]~4.IN1
a25[28] => a25[28]~3.IN1
a25[29] => a25[29]~2.IN1
a25[30] => a25[30]~1.IN1
a25[31] => a25[31]~0.IN1
a24[0] => a24[0]~31.IN1
a24[1] => a24[1]~30.IN1
a24[2] => a24[2]~29.IN1
a24[3] => a24[3]~28.IN1
a24[4] => a24[4]~27.IN1
a24[5] => a24[5]~26.IN1
a24[6] => a24[6]~25.IN1
a24[7] => a24[7]~24.IN1
a24[8] => a24[8]~23.IN1
a24[9] => a24[9]~22.IN1
a24[10] => a24[10]~21.IN1
a24[11] => a24[11]~20.IN1
a24[12] => a24[12]~19.IN1
a24[13] => a24[13]~18.IN1
a24[14] => a24[14]~17.IN1
a24[15] => a24[15]~16.IN1
a24[16] => a24[16]~15.IN1
a24[17] => a24[17]~14.IN1
a24[18] => a24[18]~13.IN1
a24[19] => a24[19]~12.IN1
a24[20] => a24[20]~11.IN1
a24[21] => a24[21]~10.IN1
a24[22] => a24[22]~9.IN1
a24[23] => a24[23]~8.IN1
a24[24] => a24[24]~7.IN1
a24[25] => a24[25]~6.IN1
a24[26] => a24[26]~5.IN1
a24[27] => a24[27]~4.IN1
a24[28] => a24[28]~3.IN1
a24[29] => a24[29]~2.IN1
a24[30] => a24[30]~1.IN1
a24[31] => a24[31]~0.IN1
a23[0] => a23[0]~31.IN1
a23[1] => a23[1]~30.IN1
a23[2] => a23[2]~29.IN1
a23[3] => a23[3]~28.IN1
a23[4] => a23[4]~27.IN1
a23[5] => a23[5]~26.IN1
a23[6] => a23[6]~25.IN1
a23[7] => a23[7]~24.IN1
a23[8] => a23[8]~23.IN1
a23[9] => a23[9]~22.IN1
a23[10] => a23[10]~21.IN1
a23[11] => a23[11]~20.IN1
a23[12] => a23[12]~19.IN1
a23[13] => a23[13]~18.IN1
a23[14] => a23[14]~17.IN1
a23[15] => a23[15]~16.IN1
a23[16] => a23[16]~15.IN1
a23[17] => a23[17]~14.IN1
a23[18] => a23[18]~13.IN1
a23[19] => a23[19]~12.IN1
a23[20] => a23[20]~11.IN1
a23[21] => a23[21]~10.IN1
a23[22] => a23[22]~9.IN1
a23[23] => a23[23]~8.IN1
a23[24] => a23[24]~7.IN1
a23[25] => a23[25]~6.IN1
a23[26] => a23[26]~5.IN1
a23[27] => a23[27]~4.IN1
a23[28] => a23[28]~3.IN1
a23[29] => a23[29]~2.IN1
a23[30] => a23[30]~1.IN1
a23[31] => a23[31]~0.IN1
a22[0] => a22[0]~31.IN1
a22[1] => a22[1]~30.IN1
a22[2] => a22[2]~29.IN1
a22[3] => a22[3]~28.IN1
a22[4] => a22[4]~27.IN1
a22[5] => a22[5]~26.IN1
a22[6] => a22[6]~25.IN1
a22[7] => a22[7]~24.IN1
a22[8] => a22[8]~23.IN1
a22[9] => a22[9]~22.IN1
a22[10] => a22[10]~21.IN1
a22[11] => a22[11]~20.IN1
a22[12] => a22[12]~19.IN1
a22[13] => a22[13]~18.IN1
a22[14] => a22[14]~17.IN1
a22[15] => a22[15]~16.IN1
a22[16] => a22[16]~15.IN1
a22[17] => a22[17]~14.IN1
a22[18] => a22[18]~13.IN1
a22[19] => a22[19]~12.IN1
a22[20] => a22[20]~11.IN1
a22[21] => a22[21]~10.IN1
a22[22] => a22[22]~9.IN1
a22[23] => a22[23]~8.IN1
a22[24] => a22[24]~7.IN1
a22[25] => a22[25]~6.IN1
a22[26] => a22[26]~5.IN1
a22[27] => a22[27]~4.IN1
a22[28] => a22[28]~3.IN1
a22[29] => a22[29]~2.IN1
a22[30] => a22[30]~1.IN1
a22[31] => a22[31]~0.IN1
a21[0] => a21[0]~31.IN1
a21[1] => a21[1]~30.IN1
a21[2] => a21[2]~29.IN1
a21[3] => a21[3]~28.IN1
a21[4] => a21[4]~27.IN1
a21[5] => a21[5]~26.IN1
a21[6] => a21[6]~25.IN1
a21[7] => a21[7]~24.IN1
a21[8] => a21[8]~23.IN1
a21[9] => a21[9]~22.IN1
a21[10] => a21[10]~21.IN1
a21[11] => a21[11]~20.IN1
a21[12] => a21[12]~19.IN1
a21[13] => a21[13]~18.IN1
a21[14] => a21[14]~17.IN1
a21[15] => a21[15]~16.IN1
a21[16] => a21[16]~15.IN1
a21[17] => a21[17]~14.IN1
a21[18] => a21[18]~13.IN1
a21[19] => a21[19]~12.IN1
a21[20] => a21[20]~11.IN1
a21[21] => a21[21]~10.IN1
a21[22] => a21[22]~9.IN1
a21[23] => a21[23]~8.IN1
a21[24] => a21[24]~7.IN1
a21[25] => a21[25]~6.IN1
a21[26] => a21[26]~5.IN1
a21[27] => a21[27]~4.IN1
a21[28] => a21[28]~3.IN1
a21[29] => a21[29]~2.IN1
a21[30] => a21[30]~1.IN1
a21[31] => a21[31]~0.IN1
a20[0] => a20[0]~31.IN1
a20[1] => a20[1]~30.IN1
a20[2] => a20[2]~29.IN1
a20[3] => a20[3]~28.IN1
a20[4] => a20[4]~27.IN1
a20[5] => a20[5]~26.IN1
a20[6] => a20[6]~25.IN1
a20[7] => a20[7]~24.IN1
a20[8] => a20[8]~23.IN1
a20[9] => a20[9]~22.IN1
a20[10] => a20[10]~21.IN1
a20[11] => a20[11]~20.IN1
a20[12] => a20[12]~19.IN1
a20[13] => a20[13]~18.IN1
a20[14] => a20[14]~17.IN1
a20[15] => a20[15]~16.IN1
a20[16] => a20[16]~15.IN1
a20[17] => a20[17]~14.IN1
a20[18] => a20[18]~13.IN1
a20[19] => a20[19]~12.IN1
a20[20] => a20[20]~11.IN1
a20[21] => a20[21]~10.IN1
a20[22] => a20[22]~9.IN1
a20[23] => a20[23]~8.IN1
a20[24] => a20[24]~7.IN1
a20[25] => a20[25]~6.IN1
a20[26] => a20[26]~5.IN1
a20[27] => a20[27]~4.IN1
a20[28] => a20[28]~3.IN1
a20[29] => a20[29]~2.IN1
a20[30] => a20[30]~1.IN1
a20[31] => a20[31]~0.IN1
a19[0] => a19[0]~31.IN1
a19[1] => a19[1]~30.IN1
a19[2] => a19[2]~29.IN1
a19[3] => a19[3]~28.IN1
a19[4] => a19[4]~27.IN1
a19[5] => a19[5]~26.IN1
a19[6] => a19[6]~25.IN1
a19[7] => a19[7]~24.IN1
a19[8] => a19[8]~23.IN1
a19[9] => a19[9]~22.IN1
a19[10] => a19[10]~21.IN1
a19[11] => a19[11]~20.IN1
a19[12] => a19[12]~19.IN1
a19[13] => a19[13]~18.IN1
a19[14] => a19[14]~17.IN1
a19[15] => a19[15]~16.IN1
a19[16] => a19[16]~15.IN1
a19[17] => a19[17]~14.IN1
a19[18] => a19[18]~13.IN1
a19[19] => a19[19]~12.IN1
a19[20] => a19[20]~11.IN1
a19[21] => a19[21]~10.IN1
a19[22] => a19[22]~9.IN1
a19[23] => a19[23]~8.IN1
a19[24] => a19[24]~7.IN1
a19[25] => a19[25]~6.IN1
a19[26] => a19[26]~5.IN1
a19[27] => a19[27]~4.IN1
a19[28] => a19[28]~3.IN1
a19[29] => a19[29]~2.IN1
a19[30] => a19[30]~1.IN1
a19[31] => a19[31]~0.IN1
a18[0] => a18[0]~31.IN1
a18[1] => a18[1]~30.IN1
a18[2] => a18[2]~29.IN1
a18[3] => a18[3]~28.IN1
a18[4] => a18[4]~27.IN1
a18[5] => a18[5]~26.IN1
a18[6] => a18[6]~25.IN1
a18[7] => a18[7]~24.IN1
a18[8] => a18[8]~23.IN1
a18[9] => a18[9]~22.IN1
a18[10] => a18[10]~21.IN1
a18[11] => a18[11]~20.IN1
a18[12] => a18[12]~19.IN1
a18[13] => a18[13]~18.IN1
a18[14] => a18[14]~17.IN1
a18[15] => a18[15]~16.IN1
a18[16] => a18[16]~15.IN1
a18[17] => a18[17]~14.IN1
a18[18] => a18[18]~13.IN1
a18[19] => a18[19]~12.IN1
a18[20] => a18[20]~11.IN1
a18[21] => a18[21]~10.IN1
a18[22] => a18[22]~9.IN1
a18[23] => a18[23]~8.IN1
a18[24] => a18[24]~7.IN1
a18[25] => a18[25]~6.IN1
a18[26] => a18[26]~5.IN1
a18[27] => a18[27]~4.IN1
a18[28] => a18[28]~3.IN1
a18[29] => a18[29]~2.IN1
a18[30] => a18[30]~1.IN1
a18[31] => a18[31]~0.IN1
a17[0] => a17[0]~31.IN1
a17[1] => a17[1]~30.IN1
a17[2] => a17[2]~29.IN1
a17[3] => a17[3]~28.IN1
a17[4] => a17[4]~27.IN1
a17[5] => a17[5]~26.IN1
a17[6] => a17[6]~25.IN1
a17[7] => a17[7]~24.IN1
a17[8] => a17[8]~23.IN1
a17[9] => a17[9]~22.IN1
a17[10] => a17[10]~21.IN1
a17[11] => a17[11]~20.IN1
a17[12] => a17[12]~19.IN1
a17[13] => a17[13]~18.IN1
a17[14] => a17[14]~17.IN1
a17[15] => a17[15]~16.IN1
a17[16] => a17[16]~15.IN1
a17[17] => a17[17]~14.IN1
a17[18] => a17[18]~13.IN1
a17[19] => a17[19]~12.IN1
a17[20] => a17[20]~11.IN1
a17[21] => a17[21]~10.IN1
a17[22] => a17[22]~9.IN1
a17[23] => a17[23]~8.IN1
a17[24] => a17[24]~7.IN1
a17[25] => a17[25]~6.IN1
a17[26] => a17[26]~5.IN1
a17[27] => a17[27]~4.IN1
a17[28] => a17[28]~3.IN1
a17[29] => a17[29]~2.IN1
a17[30] => a17[30]~1.IN1
a17[31] => a17[31]~0.IN1
a16[0] => a16[0]~31.IN1
a16[1] => a16[1]~30.IN1
a16[2] => a16[2]~29.IN1
a16[3] => a16[3]~28.IN1
a16[4] => a16[4]~27.IN1
a16[5] => a16[5]~26.IN1
a16[6] => a16[6]~25.IN1
a16[7] => a16[7]~24.IN1
a16[8] => a16[8]~23.IN1
a16[9] => a16[9]~22.IN1
a16[10] => a16[10]~21.IN1
a16[11] => a16[11]~20.IN1
a16[12] => a16[12]~19.IN1
a16[13] => a16[13]~18.IN1
a16[14] => a16[14]~17.IN1
a16[15] => a16[15]~16.IN1
a16[16] => a16[16]~15.IN1
a16[17] => a16[17]~14.IN1
a16[18] => a16[18]~13.IN1
a16[19] => a16[19]~12.IN1
a16[20] => a16[20]~11.IN1
a16[21] => a16[21]~10.IN1
a16[22] => a16[22]~9.IN1
a16[23] => a16[23]~8.IN1
a16[24] => a16[24]~7.IN1
a16[25] => a16[25]~6.IN1
a16[26] => a16[26]~5.IN1
a16[27] => a16[27]~4.IN1
a16[28] => a16[28]~3.IN1
a16[29] => a16[29]~2.IN1
a16[30] => a16[30]~1.IN1
a16[31] => a16[31]~0.IN1
a15[0] => a15[0]~31.IN1
a15[1] => a15[1]~30.IN1
a15[2] => a15[2]~29.IN1
a15[3] => a15[3]~28.IN1
a15[4] => a15[4]~27.IN1
a15[5] => a15[5]~26.IN1
a15[6] => a15[6]~25.IN1
a15[7] => a15[7]~24.IN1
a15[8] => a15[8]~23.IN1
a15[9] => a15[9]~22.IN1
a15[10] => a15[10]~21.IN1
a15[11] => a15[11]~20.IN1
a15[12] => a15[12]~19.IN1
a15[13] => a15[13]~18.IN1
a15[14] => a15[14]~17.IN1
a15[15] => a15[15]~16.IN1
a15[16] => a15[16]~15.IN1
a15[17] => a15[17]~14.IN1
a15[18] => a15[18]~13.IN1
a15[19] => a15[19]~12.IN1
a15[20] => a15[20]~11.IN1
a15[21] => a15[21]~10.IN1
a15[22] => a15[22]~9.IN1
a15[23] => a15[23]~8.IN1
a15[24] => a15[24]~7.IN1
a15[25] => a15[25]~6.IN1
a15[26] => a15[26]~5.IN1
a15[27] => a15[27]~4.IN1
a15[28] => a15[28]~3.IN1
a15[29] => a15[29]~2.IN1
a15[30] => a15[30]~1.IN1
a15[31] => a15[31]~0.IN1
a14[0] => a14[0]~31.IN1
a14[1] => a14[1]~30.IN1
a14[2] => a14[2]~29.IN1
a14[3] => a14[3]~28.IN1
a14[4] => a14[4]~27.IN1
a14[5] => a14[5]~26.IN1
a14[6] => a14[6]~25.IN1
a14[7] => a14[7]~24.IN1
a14[8] => a14[8]~23.IN1
a14[9] => a14[9]~22.IN1
a14[10] => a14[10]~21.IN1
a14[11] => a14[11]~20.IN1
a14[12] => a14[12]~19.IN1
a14[13] => a14[13]~18.IN1
a14[14] => a14[14]~17.IN1
a14[15] => a14[15]~16.IN1
a14[16] => a14[16]~15.IN1
a14[17] => a14[17]~14.IN1
a14[18] => a14[18]~13.IN1
a14[19] => a14[19]~12.IN1
a14[20] => a14[20]~11.IN1
a14[21] => a14[21]~10.IN1
a14[22] => a14[22]~9.IN1
a14[23] => a14[23]~8.IN1
a14[24] => a14[24]~7.IN1
a14[25] => a14[25]~6.IN1
a14[26] => a14[26]~5.IN1
a14[27] => a14[27]~4.IN1
a14[28] => a14[28]~3.IN1
a14[29] => a14[29]~2.IN1
a14[30] => a14[30]~1.IN1
a14[31] => a14[31]~0.IN1
a13[0] => a13[0]~31.IN1
a13[1] => a13[1]~30.IN1
a13[2] => a13[2]~29.IN1
a13[3] => a13[3]~28.IN1
a13[4] => a13[4]~27.IN1
a13[5] => a13[5]~26.IN1
a13[6] => a13[6]~25.IN1
a13[7] => a13[7]~24.IN1
a13[8] => a13[8]~23.IN1
a13[9] => a13[9]~22.IN1
a13[10] => a13[10]~21.IN1
a13[11] => a13[11]~20.IN1
a13[12] => a13[12]~19.IN1
a13[13] => a13[13]~18.IN1
a13[14] => a13[14]~17.IN1
a13[15] => a13[15]~16.IN1
a13[16] => a13[16]~15.IN1
a13[17] => a13[17]~14.IN1
a13[18] => a13[18]~13.IN1
a13[19] => a13[19]~12.IN1
a13[20] => a13[20]~11.IN1
a13[21] => a13[21]~10.IN1
a13[22] => a13[22]~9.IN1
a13[23] => a13[23]~8.IN1
a13[24] => a13[24]~7.IN1
a13[25] => a13[25]~6.IN1
a13[26] => a13[26]~5.IN1
a13[27] => a13[27]~4.IN1
a13[28] => a13[28]~3.IN1
a13[29] => a13[29]~2.IN1
a13[30] => a13[30]~1.IN1
a13[31] => a13[31]~0.IN1
a12[0] => a12[0]~31.IN1
a12[1] => a12[1]~30.IN1
a12[2] => a12[2]~29.IN1
a12[3] => a12[3]~28.IN1
a12[4] => a12[4]~27.IN1
a12[5] => a12[5]~26.IN1
a12[6] => a12[6]~25.IN1
a12[7] => a12[7]~24.IN1
a12[8] => a12[8]~23.IN1
a12[9] => a12[9]~22.IN1
a12[10] => a12[10]~21.IN1
a12[11] => a12[11]~20.IN1
a12[12] => a12[12]~19.IN1
a12[13] => a12[13]~18.IN1
a12[14] => a12[14]~17.IN1
a12[15] => a12[15]~16.IN1
a12[16] => a12[16]~15.IN1
a12[17] => a12[17]~14.IN1
a12[18] => a12[18]~13.IN1
a12[19] => a12[19]~12.IN1
a12[20] => a12[20]~11.IN1
a12[21] => a12[21]~10.IN1
a12[22] => a12[22]~9.IN1
a12[23] => a12[23]~8.IN1
a12[24] => a12[24]~7.IN1
a12[25] => a12[25]~6.IN1
a12[26] => a12[26]~5.IN1
a12[27] => a12[27]~4.IN1
a12[28] => a12[28]~3.IN1
a12[29] => a12[29]~2.IN1
a12[30] => a12[30]~1.IN1
a12[31] => a12[31]~0.IN1
a11[0] => a11[0]~31.IN1
a11[1] => a11[1]~30.IN1
a11[2] => a11[2]~29.IN1
a11[3] => a11[3]~28.IN1
a11[4] => a11[4]~27.IN1
a11[5] => a11[5]~26.IN1
a11[6] => a11[6]~25.IN1
a11[7] => a11[7]~24.IN1
a11[8] => a11[8]~23.IN1
a11[9] => a11[9]~22.IN1
a11[10] => a11[10]~21.IN1
a11[11] => a11[11]~20.IN1
a11[12] => a11[12]~19.IN1
a11[13] => a11[13]~18.IN1
a11[14] => a11[14]~17.IN1
a11[15] => a11[15]~16.IN1
a11[16] => a11[16]~15.IN1
a11[17] => a11[17]~14.IN1
a11[18] => a11[18]~13.IN1
a11[19] => a11[19]~12.IN1
a11[20] => a11[20]~11.IN1
a11[21] => a11[21]~10.IN1
a11[22] => a11[22]~9.IN1
a11[23] => a11[23]~8.IN1
a11[24] => a11[24]~7.IN1
a11[25] => a11[25]~6.IN1
a11[26] => a11[26]~5.IN1
a11[27] => a11[27]~4.IN1
a11[28] => a11[28]~3.IN1
a11[29] => a11[29]~2.IN1
a11[30] => a11[30]~1.IN1
a11[31] => a11[31]~0.IN1
a10[0] => a10[0]~31.IN1
a10[1] => a10[1]~30.IN1
a10[2] => a10[2]~29.IN1
a10[3] => a10[3]~28.IN1
a10[4] => a10[4]~27.IN1
a10[5] => a10[5]~26.IN1
a10[6] => a10[6]~25.IN1
a10[7] => a10[7]~24.IN1
a10[8] => a10[8]~23.IN1
a10[9] => a10[9]~22.IN1
a10[10] => a10[10]~21.IN1
a10[11] => a10[11]~20.IN1
a10[12] => a10[12]~19.IN1
a10[13] => a10[13]~18.IN1
a10[14] => a10[14]~17.IN1
a10[15] => a10[15]~16.IN1
a10[16] => a10[16]~15.IN1
a10[17] => a10[17]~14.IN1
a10[18] => a10[18]~13.IN1
a10[19] => a10[19]~12.IN1
a10[20] => a10[20]~11.IN1
a10[21] => a10[21]~10.IN1
a10[22] => a10[22]~9.IN1
a10[23] => a10[23]~8.IN1
a10[24] => a10[24]~7.IN1
a10[25] => a10[25]~6.IN1
a10[26] => a10[26]~5.IN1
a10[27] => a10[27]~4.IN1
a10[28] => a10[28]~3.IN1
a10[29] => a10[29]~2.IN1
a10[30] => a10[30]~1.IN1
a10[31] => a10[31]~0.IN1
a9[0] => a9[0]~31.IN1
a9[1] => a9[1]~30.IN1
a9[2] => a9[2]~29.IN1
a9[3] => a9[3]~28.IN1
a9[4] => a9[4]~27.IN1
a9[5] => a9[5]~26.IN1
a9[6] => a9[6]~25.IN1
a9[7] => a9[7]~24.IN1
a9[8] => a9[8]~23.IN1
a9[9] => a9[9]~22.IN1
a9[10] => a9[10]~21.IN1
a9[11] => a9[11]~20.IN1
a9[12] => a9[12]~19.IN1
a9[13] => a9[13]~18.IN1
a9[14] => a9[14]~17.IN1
a9[15] => a9[15]~16.IN1
a9[16] => a9[16]~15.IN1
a9[17] => a9[17]~14.IN1
a9[18] => a9[18]~13.IN1
a9[19] => a9[19]~12.IN1
a9[20] => a9[20]~11.IN1
a9[21] => a9[21]~10.IN1
a9[22] => a9[22]~9.IN1
a9[23] => a9[23]~8.IN1
a9[24] => a9[24]~7.IN1
a9[25] => a9[25]~6.IN1
a9[26] => a9[26]~5.IN1
a9[27] => a9[27]~4.IN1
a9[28] => a9[28]~3.IN1
a9[29] => a9[29]~2.IN1
a9[30] => a9[30]~1.IN1
a9[31] => a9[31]~0.IN1
a8[0] => a8[0]~31.IN1
a8[1] => a8[1]~30.IN1
a8[2] => a8[2]~29.IN1
a8[3] => a8[3]~28.IN1
a8[4] => a8[4]~27.IN1
a8[5] => a8[5]~26.IN1
a8[6] => a8[6]~25.IN1
a8[7] => a8[7]~24.IN1
a8[8] => a8[8]~23.IN1
a8[9] => a8[9]~22.IN1
a8[10] => a8[10]~21.IN1
a8[11] => a8[11]~20.IN1
a8[12] => a8[12]~19.IN1
a8[13] => a8[13]~18.IN1
a8[14] => a8[14]~17.IN1
a8[15] => a8[15]~16.IN1
a8[16] => a8[16]~15.IN1
a8[17] => a8[17]~14.IN1
a8[18] => a8[18]~13.IN1
a8[19] => a8[19]~12.IN1
a8[20] => a8[20]~11.IN1
a8[21] => a8[21]~10.IN1
a8[22] => a8[22]~9.IN1
a8[23] => a8[23]~8.IN1
a8[24] => a8[24]~7.IN1
a8[25] => a8[25]~6.IN1
a8[26] => a8[26]~5.IN1
a8[27] => a8[27]~4.IN1
a8[28] => a8[28]~3.IN1
a8[29] => a8[29]~2.IN1
a8[30] => a8[30]~1.IN1
a8[31] => a8[31]~0.IN1
a7[0] => a7[0]~31.IN1
a7[1] => a7[1]~30.IN1
a7[2] => a7[2]~29.IN1
a7[3] => a7[3]~28.IN1
a7[4] => a7[4]~27.IN1
a7[5] => a7[5]~26.IN1
a7[6] => a7[6]~25.IN1
a7[7] => a7[7]~24.IN1
a7[8] => a7[8]~23.IN1
a7[9] => a7[9]~22.IN1
a7[10] => a7[10]~21.IN1
a7[11] => a7[11]~20.IN1
a7[12] => a7[12]~19.IN1
a7[13] => a7[13]~18.IN1
a7[14] => a7[14]~17.IN1
a7[15] => a7[15]~16.IN1
a7[16] => a7[16]~15.IN1
a7[17] => a7[17]~14.IN1
a7[18] => a7[18]~13.IN1
a7[19] => a7[19]~12.IN1
a7[20] => a7[20]~11.IN1
a7[21] => a7[21]~10.IN1
a7[22] => a7[22]~9.IN1
a7[23] => a7[23]~8.IN1
a7[24] => a7[24]~7.IN1
a7[25] => a7[25]~6.IN1
a7[26] => a7[26]~5.IN1
a7[27] => a7[27]~4.IN1
a7[28] => a7[28]~3.IN1
a7[29] => a7[29]~2.IN1
a7[30] => a7[30]~1.IN1
a7[31] => a7[31]~0.IN1
a6[0] => a6[0]~31.IN1
a6[1] => a6[1]~30.IN1
a6[2] => a6[2]~29.IN1
a6[3] => a6[3]~28.IN1
a6[4] => a6[4]~27.IN1
a6[5] => a6[5]~26.IN1
a6[6] => a6[6]~25.IN1
a6[7] => a6[7]~24.IN1
a6[8] => a6[8]~23.IN1
a6[9] => a6[9]~22.IN1
a6[10] => a6[10]~21.IN1
a6[11] => a6[11]~20.IN1
a6[12] => a6[12]~19.IN1
a6[13] => a6[13]~18.IN1
a6[14] => a6[14]~17.IN1
a6[15] => a6[15]~16.IN1
a6[16] => a6[16]~15.IN1
a6[17] => a6[17]~14.IN1
a6[18] => a6[18]~13.IN1
a6[19] => a6[19]~12.IN1
a6[20] => a6[20]~11.IN1
a6[21] => a6[21]~10.IN1
a6[22] => a6[22]~9.IN1
a6[23] => a6[23]~8.IN1
a6[24] => a6[24]~7.IN1
a6[25] => a6[25]~6.IN1
a6[26] => a6[26]~5.IN1
a6[27] => a6[27]~4.IN1
a6[28] => a6[28]~3.IN1
a6[29] => a6[29]~2.IN1
a6[30] => a6[30]~1.IN1
a6[31] => a6[31]~0.IN1
a5[0] => a5[0]~31.IN1
a5[1] => a5[1]~30.IN1
a5[2] => a5[2]~29.IN1
a5[3] => a5[3]~28.IN1
a5[4] => a5[4]~27.IN1
a5[5] => a5[5]~26.IN1
a5[6] => a5[6]~25.IN1
a5[7] => a5[7]~24.IN1
a5[8] => a5[8]~23.IN1
a5[9] => a5[9]~22.IN1
a5[10] => a5[10]~21.IN1
a5[11] => a5[11]~20.IN1
a5[12] => a5[12]~19.IN1
a5[13] => a5[13]~18.IN1
a5[14] => a5[14]~17.IN1
a5[15] => a5[15]~16.IN1
a5[16] => a5[16]~15.IN1
a5[17] => a5[17]~14.IN1
a5[18] => a5[18]~13.IN1
a5[19] => a5[19]~12.IN1
a5[20] => a5[20]~11.IN1
a5[21] => a5[21]~10.IN1
a5[22] => a5[22]~9.IN1
a5[23] => a5[23]~8.IN1
a5[24] => a5[24]~7.IN1
a5[25] => a5[25]~6.IN1
a5[26] => a5[26]~5.IN1
a5[27] => a5[27]~4.IN1
a5[28] => a5[28]~3.IN1
a5[29] => a5[29]~2.IN1
a5[30] => a5[30]~1.IN1
a5[31] => a5[31]~0.IN1
a4[0] => a4[0]~31.IN1
a4[1] => a4[1]~30.IN1
a4[2] => a4[2]~29.IN1
a4[3] => a4[3]~28.IN1
a4[4] => a4[4]~27.IN1
a4[5] => a4[5]~26.IN1
a4[6] => a4[6]~25.IN1
a4[7] => a4[7]~24.IN1
a4[8] => a4[8]~23.IN1
a4[9] => a4[9]~22.IN1
a4[10] => a4[10]~21.IN1
a4[11] => a4[11]~20.IN1
a4[12] => a4[12]~19.IN1
a4[13] => a4[13]~18.IN1
a4[14] => a4[14]~17.IN1
a4[15] => a4[15]~16.IN1
a4[16] => a4[16]~15.IN1
a4[17] => a4[17]~14.IN1
a4[18] => a4[18]~13.IN1
a4[19] => a4[19]~12.IN1
a4[20] => a4[20]~11.IN1
a4[21] => a4[21]~10.IN1
a4[22] => a4[22]~9.IN1
a4[23] => a4[23]~8.IN1
a4[24] => a4[24]~7.IN1
a4[25] => a4[25]~6.IN1
a4[26] => a4[26]~5.IN1
a4[27] => a4[27]~4.IN1
a4[28] => a4[28]~3.IN1
a4[29] => a4[29]~2.IN1
a4[30] => a4[30]~1.IN1
a4[31] => a4[31]~0.IN1
a3[0] => a3[0]~31.IN1
a3[1] => a3[1]~30.IN1
a3[2] => a3[2]~29.IN1
a3[3] => a3[3]~28.IN1
a3[4] => a3[4]~27.IN1
a3[5] => a3[5]~26.IN1
a3[6] => a3[6]~25.IN1
a3[7] => a3[7]~24.IN1
a3[8] => a3[8]~23.IN1
a3[9] => a3[9]~22.IN1
a3[10] => a3[10]~21.IN1
a3[11] => a3[11]~20.IN1
a3[12] => a3[12]~19.IN1
a3[13] => a3[13]~18.IN1
a3[14] => a3[14]~17.IN1
a3[15] => a3[15]~16.IN1
a3[16] => a3[16]~15.IN1
a3[17] => a3[17]~14.IN1
a3[18] => a3[18]~13.IN1
a3[19] => a3[19]~12.IN1
a3[20] => a3[20]~11.IN1
a3[21] => a3[21]~10.IN1
a3[22] => a3[22]~9.IN1
a3[23] => a3[23]~8.IN1
a3[24] => a3[24]~7.IN1
a3[25] => a3[25]~6.IN1
a3[26] => a3[26]~5.IN1
a3[27] => a3[27]~4.IN1
a3[28] => a3[28]~3.IN1
a3[29] => a3[29]~2.IN1
a3[30] => a3[30]~1.IN1
a3[31] => a3[31]~0.IN1
a2[0] => a2[0]~31.IN1
a2[1] => a2[1]~30.IN1
a2[2] => a2[2]~29.IN1
a2[3] => a2[3]~28.IN1
a2[4] => a2[4]~27.IN1
a2[5] => a2[5]~26.IN1
a2[6] => a2[6]~25.IN1
a2[7] => a2[7]~24.IN1
a2[8] => a2[8]~23.IN1
a2[9] => a2[9]~22.IN1
a2[10] => a2[10]~21.IN1
a2[11] => a2[11]~20.IN1
a2[12] => a2[12]~19.IN1
a2[13] => a2[13]~18.IN1
a2[14] => a2[14]~17.IN1
a2[15] => a2[15]~16.IN1
a2[16] => a2[16]~15.IN1
a2[17] => a2[17]~14.IN1
a2[18] => a2[18]~13.IN1
a2[19] => a2[19]~12.IN1
a2[20] => a2[20]~11.IN1
a2[21] => a2[21]~10.IN1
a2[22] => a2[22]~9.IN1
a2[23] => a2[23]~8.IN1
a2[24] => a2[24]~7.IN1
a2[25] => a2[25]~6.IN1
a2[26] => a2[26]~5.IN1
a2[27] => a2[27]~4.IN1
a2[28] => a2[28]~3.IN1
a2[29] => a2[29]~2.IN1
a2[30] => a2[30]~1.IN1
a2[31] => a2[31]~0.IN1
a1[0] => a1[0]~31.IN1
a1[1] => a1[1]~30.IN1
a1[2] => a1[2]~29.IN1
a1[3] => a1[3]~28.IN1
a1[4] => a1[4]~27.IN1
a1[5] => a1[5]~26.IN1
a1[6] => a1[6]~25.IN1
a1[7] => a1[7]~24.IN1
a1[8] => a1[8]~23.IN1
a1[9] => a1[9]~22.IN1
a1[10] => a1[10]~21.IN1
a1[11] => a1[11]~20.IN1
a1[12] => a1[12]~19.IN1
a1[13] => a1[13]~18.IN1
a1[14] => a1[14]~17.IN1
a1[15] => a1[15]~16.IN1
a1[16] => a1[16]~15.IN1
a1[17] => a1[17]~14.IN1
a1[18] => a1[18]~13.IN1
a1[19] => a1[19]~12.IN1
a1[20] => a1[20]~11.IN1
a1[21] => a1[21]~10.IN1
a1[22] => a1[22]~9.IN1
a1[23] => a1[23]~8.IN1
a1[24] => a1[24]~7.IN1
a1[25] => a1[25]~6.IN1
a1[26] => a1[26]~5.IN1
a1[27] => a1[27]~4.IN1
a1[28] => a1[28]~3.IN1
a1[29] => a1[29]~2.IN1
a1[30] => a1[30]~1.IN1
a1[31] => a1[31]~0.IN1
a0[0] => a0[0]~31.IN1
a0[1] => a0[1]~30.IN1
a0[2] => a0[2]~29.IN1
a0[3] => a0[3]~28.IN1
a0[4] => a0[4]~27.IN1
a0[5] => a0[5]~26.IN1
a0[6] => a0[6]~25.IN1
a0[7] => a0[7]~24.IN1
a0[8] => a0[8]~23.IN1
a0[9] => a0[9]~22.IN1
a0[10] => a0[10]~21.IN1
a0[11] => a0[11]~20.IN1
a0[12] => a0[12]~19.IN1
a0[13] => a0[13]~18.IN1
a0[14] => a0[14]~17.IN1
a0[15] => a0[15]~16.IN1
a0[16] => a0[16]~15.IN1
a0[17] => a0[17]~14.IN1
a0[18] => a0[18]~13.IN1
a0[19] => a0[19]~12.IN1
a0[20] => a0[20]~11.IN1
a0[21] => a0[21]~10.IN1
a0[22] => a0[22]~9.IN1
a0[23] => a0[23]~8.IN1
a0[24] => a0[24]~7.IN1
a0[25] => a0[25]~6.IN1
a0[26] => a0[26]~5.IN1
a0[27] => a0[27]~4.IN1
a0[28] => a0[28]~3.IN1
a0[29] => a0[29]~2.IN1
a0[30] => a0[30]~1.IN1
a0[31] => a0[31]~0.IN1
sb[0] => sb[0]~4.IN1
sb[1] => sb[1]~3.IN1
sb[2] => sb[2]~2.IN1
sb[3] => sb[3]~1.IN1
sb[4] => sb[4]~0.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d
a[0] => a[0]~4.IN1
a[1] => a[1]~3.IN1
a[2] => a[2]~2.IN1
a[3] => a[3]~1.IN1
a[4] => a[4]~0.IN1
b[0] <= b~0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~3.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~4.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~5.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~6.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~7.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~8.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~9.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~14.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~15.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~16.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~17.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~18.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~19.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~20.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~21.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~22.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~23.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~24.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~25.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~26.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~27.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~28.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~29.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~30.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~31.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d|Dec:d0
a[0] => ShiftLeft0.IN34
a[1] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Dec5to32:d|Dec:d1
a[0] => ShiftLeft0.IN35
a[1] => ShiftLeft0.IN34
a[2] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m1
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m2
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m3
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m4
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m5
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m6
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m7
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|regFile:decodeStage|Mux32to1:rs2val|Mux4b:m8
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
a1[0] => b~96.IN0
a1[1] => b~97.IN0
a1[2] => b~98.IN0
a1[3] => b~99.IN0
a1[4] => b~100.IN0
a1[5] => b~101.IN0
a1[6] => b~102.IN0
a1[7] => b~103.IN0
a1[8] => b~104.IN0
a1[9] => b~105.IN0
a1[10] => b~106.IN0
a1[11] => b~107.IN0
a1[12] => b~108.IN0
a1[13] => b~109.IN0
a1[14] => b~110.IN0
a1[15] => b~111.IN0
a1[16] => b~112.IN0
a1[17] => b~113.IN0
a1[18] => b~114.IN0
a1[19] => b~115.IN0
a1[20] => b~116.IN0
a1[21] => b~117.IN0
a1[22] => b~118.IN0
a1[23] => b~119.IN0
a1[24] => b~120.IN0
a1[25] => b~121.IN0
a1[26] => b~122.IN0
a1[27] => b~123.IN0
a1[28] => b~124.IN0
a1[29] => b~125.IN0
a1[30] => b~126.IN0
a1[31] => b~127.IN0
a0[0] => b~160.IN0
a0[1] => b~161.IN0
a0[2] => b~162.IN0
a0[3] => b~163.IN0
a0[4] => b~164.IN0
a0[5] => b~165.IN0
a0[6] => b~166.IN0
a0[7] => b~167.IN0
a0[8] => b~168.IN0
a0[9] => b~169.IN0
a0[10] => b~170.IN0
a0[11] => b~171.IN0
a0[12] => b~172.IN0
a0[13] => b~173.IN0
a0[14] => b~174.IN0
a0[15] => b~175.IN0
a0[16] => b~176.IN0
a0[17] => b~177.IN0
a0[18] => b~178.IN0
a0[19] => b~179.IN0
a0[20] => b~180.IN0
a0[21] => b~181.IN0
a0[22] => b~182.IN0
a0[23] => b~183.IN0
a0[24] => b~184.IN0
a0[25] => b~185.IN0
a0[26] => b~186.IN0
a0[27] => b~187.IN0
a0[28] => b~188.IN0
a0[29] => b~189.IN0
a0[30] => b~190.IN0
a0[31] => b~191.IN0
s[0] => b~160.IN1
s[0] => b~161.IN1
s[0] => b~162.IN1
s[0] => b~163.IN1
s[0] => b~164.IN1
s[0] => b~165.IN1
s[0] => b~166.IN1
s[0] => b~167.IN1
s[0] => b~168.IN1
s[0] => b~169.IN1
s[0] => b~170.IN1
s[0] => b~171.IN1
s[0] => b~172.IN1
s[0] => b~173.IN1
s[0] => b~174.IN1
s[0] => b~175.IN1
s[0] => b~176.IN1
s[0] => b~177.IN1
s[0] => b~178.IN1
s[0] => b~179.IN1
s[0] => b~180.IN1
s[0] => b~181.IN1
s[0] => b~182.IN1
s[0] => b~183.IN1
s[0] => b~184.IN1
s[0] => b~185.IN1
s[0] => b~186.IN1
s[0] => b~187.IN1
s[0] => b~188.IN1
s[0] => b~189.IN1
s[0] => b~190.IN1
s[0] => b~191.IN1
s[1] => b~96.IN1
s[1] => b~97.IN1
s[1] => b~98.IN1
s[1] => b~99.IN1
s[1] => b~100.IN1
s[1] => b~101.IN1
s[1] => b~102.IN1
s[1] => b~103.IN1
s[1] => b~104.IN1
s[1] => b~105.IN1
s[1] => b~106.IN1
s[1] => b~107.IN1
s[1] => b~108.IN1
s[1] => b~109.IN1
s[1] => b~110.IN1
s[1] => b~111.IN1
s[1] => b~112.IN1
s[1] => b~113.IN1
s[1] => b~114.IN1
s[1] => b~115.IN1
s[1] => b~116.IN1
s[1] => b~117.IN1
s[1] => b~118.IN1
s[1] => b~119.IN1
s[1] => b~120.IN1
s[1] => b~121.IN1
s[1] => b~122.IN1
s[1] => b~123.IN1
s[1] => b~124.IN1
s[1] => b~125.IN1
s[1] => b~126.IN1
s[1] => b~127.IN1
s[2] => b~32.IN1
s[2] => b~33.IN1
s[2] => b~34.IN1
s[2] => b~35.IN1
s[2] => b~36.IN1
s[2] => b~37.IN1
s[2] => b~38.IN1
s[2] => b~39.IN1
s[2] => b~40.IN1
s[2] => b~41.IN1
s[2] => b~42.IN1
s[2] => b~43.IN1
s[2] => b~44.IN1
s[2] => b~45.IN1
s[2] => b~46.IN1
s[2] => b~47.IN1
s[2] => b~48.IN1
s[2] => b~49.IN1
s[2] => b~50.IN1
s[2] => b~51.IN1
s[2] => b~52.IN1
s[2] => b~53.IN1
s[2] => b~54.IN1
s[2] => b~55.IN1
s[2] => b~56.IN1
s[2] => b~57.IN1
s[2] => b~58.IN1
s[2] => b~59.IN1
s[2] => b~60.IN1
s[2] => b~61.IN1
s[2] => b~62.IN1
s[2] => b~63.IN1
s[3] => b~0.IN1
s[3] => b~1.IN1
s[3] => b~2.IN1
s[3] => b~3.IN1
s[3] => b~4.IN1
s[3] => b~5.IN1
s[3] => b~6.IN1
s[3] => b~7.IN1
s[3] => b~8.IN1
s[3] => b~9.IN1
s[3] => b~10.IN1
s[3] => b~11.IN1
s[3] => b~12.IN1
s[3] => b~13.IN1
s[3] => b~14.IN1
s[3] => b~15.IN1
s[3] => b~16.IN1
s[3] => b~17.IN1
s[3] => b~18.IN1
s[3] => b~19.IN1
s[3] => b~20.IN1
s[3] => b~21.IN1
s[3] => b~22.IN1
s[3] => b~23.IN1
s[3] => b~24.IN1
s[3] => b~25.IN1
s[3] => b~26.IN1
s[3] => b~27.IN1
s[3] => b~28.IN1
s[3] => b~29.IN1
s[3] => b~30.IN1
s[3] => b~31.IN1
b[0] <= b~192.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~193.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~194.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~195.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~196.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~197.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~198.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~199.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~200.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~201.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~202.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~203.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~204.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~205.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~206.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~207.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~208.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~209.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~210.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~211.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~212.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~213.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~214.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~215.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~216.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~217.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~218.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~219.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~220.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~221.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~222.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~223.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Mux2bin:FDdAmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Mux2bin:FDdBmux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataAReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:dataBReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:pcdecReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:jumpDecReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register:immediateReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg
d[0] => d[0]~5.IN1
d[1] => d[1]~4.IN1
d[2] => d[2]~3.IN1
d[3] => d[3]~2.IN1
d[4] => d[4]~1.IN1
d[5] => d[5]~0.IN1
aclr => aclr~0.IN6
clk => clk~0.IN6
write_Enable => write_Enable~0.IN6
out[0] <= my_dff:myblock[0].dFF16.port4
out[1] <= my_dff:myblock[1].dFF16.port4
out[2] <= my_dff:myblock[2].dFF16.port4
out[3] <= my_dff:myblock[3].dFF16.port4
out[4] <= my_dff:myblock[4].dFF16.port4
out[5] <= my_dff:myblock[5].dFF16.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[0].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[1].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[2].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[3].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[4].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg|my_dff:myblock[5].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1
d[0] => d[0]~5.IN1
d[1] => d[1]~4.IN1
d[2] => d[2]~3.IN1
d[3] => d[3]~2.IN1
d[4] => d[4]~1.IN1
d[5] => d[5]~0.IN1
aclr => aclr~0.IN6
clk => clk~0.IN6
write_Enable => write_Enable~0.IN6
out[0] <= my_dff:myblock[0].dFF16.port4
out[1] <= my_dff:myblock[1].dFF16.port4
out[2] <= my_dff:myblock[2].dFF16.port4
out[3] <= my_dff:myblock[3].dFF16.port4
out[4] <= my_dff:myblock[4].dFF16.port4
out[5] <= my_dff:myblock[5].dFF16.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[0].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[1].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[2].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[3].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[4].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg1|my_dff:myblock[5].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2
d[0] => d[0]~5.IN1
d[1] => d[1]~4.IN1
d[2] => d[2]~3.IN1
d[3] => d[3]~2.IN1
d[4] => d[4]~1.IN1
d[5] => d[5]~0.IN1
aclr => aclr~0.IN6
clk => clk~0.IN6
write_Enable => write_Enable~0.IN6
out[0] <= my_dff:myblock[0].dFF16.port4
out[1] <= my_dff:myblock[1].dFF16.port4
out[2] <= my_dff:myblock[2].dFF16.port4
out[3] <= my_dff:myblock[3].dFF16.port4
out[4] <= my_dff:myblock[4].dFF16.port4
out[5] <= my_dff:myblock[5].dFF16.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[0].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[1].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[2].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[3].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[4].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:rdreg2|my_dff:myblock[5].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg
d[0] => d[0]~5.IN1
d[1] => d[1]~4.IN1
d[2] => d[2]~3.IN1
d[3] => d[3]~2.IN1
d[4] => d[4]~1.IN1
d[5] => d[5]~0.IN1
aclr => aclr~0.IN6
clk => clk~0.IN6
write_Enable => write_Enable~0.IN6
out[0] <= my_dff:myblock[0].dFF16.port4
out[1] <= my_dff:myblock[1].dFF16.port4
out[2] <= my_dff:myblock[2].dFF16.port4
out[3] <= my_dff:myblock[3].dFF16.port4
out[4] <= my_dff:myblock[4].dFF16.port4
out[5] <= my_dff:myblock[5].dFF16.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[0].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[1].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[2].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[3].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[4].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:alureg|my_dff:myblock[5].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg
d[0] => d[0]~5.IN1
d[1] => d[1]~4.IN1
d[2] => d[2]~3.IN1
d[3] => d[3]~2.IN1
d[4] => d[4]~1.IN1
d[5] => d[5]~0.IN1
aclr => aclr~0.IN6
clk => clk~0.IN6
write_Enable => write_Enable~0.IN6
out[0] <= my_dff:myblock[0].dFF16.port4
out[1] <= my_dff:myblock[1].dFF16.port4
out[2] <= my_dff:myblock[2].dFF16.port4
out[3] <= my_dff:myblock[3].dFF16.port4
out[4] <= my_dff:myblock[4].dFF16.port4
out[5] <= my_dff:myblock[5].dFF16.port4


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[0].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[1].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[2].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[3].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[4].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|register2:shiftamtreg|my_dff:myblock[5].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc
a[0] => a[0]~4.IN1
a[1] => a[1]~3.IN1
a[2] => a[2]~2.IN1
a[3] => a[3]~1.IN1
a[4] => a[4]~0.IN1
b[0] <= b~0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~3.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~4.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~5.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~6.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~7.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~8.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~9.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~14.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~15.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~16.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~17.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~18.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~19.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~20.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~21.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~22.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~23.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~24.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~25.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~26.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~27.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~28.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~29.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~30.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~31.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc|Dec:d0
a[0] => ShiftLeft0.IN34
a[1] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|Dec5to32:decInstruc|Dec:d1
a[0] => ShiftLeft0.IN35
a[1] => ShiftLeft0.IN34
a[2] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:loadDCFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:storeDCFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:jr1ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:jreg1ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:br1ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:br2ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:jal1ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:aluS1ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:memW1ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|decode:decodeStageMod|my_dff:regW1ff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod
aclr => aclr~0.IN15
clock => clock~0.IN15
data_readAIn[0] => data_readAIn[0]~31.IN1
data_readAIn[1] => data_readAIn[1]~30.IN1
data_readAIn[2] => data_readAIn[2]~29.IN1
data_readAIn[3] => data_readAIn[3]~28.IN1
data_readAIn[4] => data_readAIn[4]~27.IN1
data_readAIn[5] => data_readAIn[5]~26.IN1
data_readAIn[6] => data_readAIn[6]~25.IN1
data_readAIn[7] => data_readAIn[7]~24.IN1
data_readAIn[8] => data_readAIn[8]~23.IN1
data_readAIn[9] => data_readAIn[9]~22.IN1
data_readAIn[10] => data_readAIn[10]~21.IN1
data_readAIn[11] => data_readAIn[11]~20.IN1
data_readAIn[12] => data_readAIn[12]~19.IN1
data_readAIn[13] => data_readAIn[13]~18.IN1
data_readAIn[14] => data_readAIn[14]~17.IN1
data_readAIn[15] => data_readAIn[15]~16.IN1
data_readAIn[16] => data_readAIn[16]~15.IN1
data_readAIn[17] => data_readAIn[17]~14.IN1
data_readAIn[18] => data_readAIn[18]~13.IN1
data_readAIn[19] => data_readAIn[19]~12.IN1
data_readAIn[20] => data_readAIn[20]~11.IN1
data_readAIn[21] => data_readAIn[21]~10.IN1
data_readAIn[22] => data_readAIn[22]~9.IN1
data_readAIn[23] => data_readAIn[23]~8.IN1
data_readAIn[24] => data_readAIn[24]~7.IN1
data_readAIn[25] => data_readAIn[25]~6.IN1
data_readAIn[26] => data_readAIn[26]~5.IN1
data_readAIn[27] => data_readAIn[27]~4.IN1
data_readAIn[28] => data_readAIn[28]~3.IN1
data_readAIn[29] => data_readAIn[29]~2.IN1
data_readAIn[30] => data_readAIn[30]~1.IN1
data_readAIn[31] => data_readAIn[31]~0.IN1
data_readBIn[0] => data_readBIn[0]~31.IN2
data_readBIn[1] => data_readBIn[1]~30.IN2
data_readBIn[2] => data_readBIn[2]~29.IN2
data_readBIn[3] => data_readBIn[3]~28.IN2
data_readBIn[4] => data_readBIn[4]~27.IN2
data_readBIn[5] => data_readBIn[5]~26.IN2
data_readBIn[6] => data_readBIn[6]~25.IN2
data_readBIn[7] => data_readBIn[7]~24.IN2
data_readBIn[8] => data_readBIn[8]~23.IN2
data_readBIn[9] => data_readBIn[9]~22.IN2
data_readBIn[10] => data_readBIn[10]~21.IN2
data_readBIn[11] => data_readBIn[11]~20.IN2
data_readBIn[12] => data_readBIn[12]~19.IN2
data_readBIn[13] => data_readBIn[13]~18.IN2
data_readBIn[14] => data_readBIn[14]~17.IN2
data_readBIn[15] => data_readBIn[15]~16.IN2
data_readBIn[16] => data_readBIn[16]~15.IN2
data_readBIn[17] => data_readBIn[17]~14.IN2
data_readBIn[18] => data_readBIn[18]~13.IN2
data_readBIn[19] => data_readBIn[19]~12.IN2
data_readBIn[20] => data_readBIn[20]~11.IN2
data_readBIn[21] => data_readBIn[21]~10.IN2
data_readBIn[22] => data_readBIn[22]~9.IN2
data_readBIn[23] => data_readBIn[23]~8.IN2
data_readBIn[24] => data_readBIn[24]~7.IN2
data_readBIn[25] => data_readBIn[25]~6.IN2
data_readBIn[26] => data_readBIn[26]~5.IN2
data_readBIn[27] => data_readBIn[27]~4.IN2
data_readBIn[28] => data_readBIn[28]~3.IN2
data_readBIn[29] => data_readBIn[29]~2.IN2
data_readBIn[30] => data_readBIn[30]~1.IN2
data_readBIn[31] => data_readBIn[31]~0.IN2
immediateIn[0] => immediateIn[0]~31.IN2
immediateIn[1] => immediateIn[1]~30.IN2
immediateIn[2] => immediateIn[2]~29.IN2
immediateIn[3] => immediateIn[3]~28.IN2
immediateIn[4] => immediateIn[4]~27.IN2
immediateIn[5] => immediateIn[5]~26.IN2
immediateIn[6] => immediateIn[6]~25.IN2
immediateIn[7] => immediateIn[7]~24.IN2
immediateIn[8] => immediateIn[8]~23.IN2
immediateIn[9] => immediateIn[9]~22.IN2
immediateIn[10] => immediateIn[10]~21.IN2
immediateIn[11] => immediateIn[11]~20.IN2
immediateIn[12] => immediateIn[12]~19.IN2
immediateIn[13] => immediateIn[13]~18.IN2
immediateIn[14] => immediateIn[14]~17.IN2
immediateIn[15] => immediateIn[15]~16.IN2
immediateIn[16] => immediateIn[16]~15.IN2
immediateIn[17] => immediateIn[17]~14.IN2
immediateIn[18] => immediateIn[18]~13.IN2
immediateIn[19] => immediateIn[19]~12.IN2
immediateIn[20] => immediateIn[20]~11.IN2
immediateIn[21] => immediateIn[21]~10.IN2
immediateIn[22] => immediateIn[22]~9.IN2
immediateIn[23] => immediateIn[23]~8.IN2
immediateIn[24] => immediateIn[24]~7.IN2
immediateIn[25] => immediateIn[25]~6.IN2
immediateIn[26] => immediateIn[26]~5.IN2
immediateIn[27] => immediateIn[27]~4.IN2
immediateIn[28] => immediateIn[28]~3.IN2
immediateIn[29] => immediateIn[29]~2.IN2
immediateIn[30] => immediateIn[30]~1.IN2
immediateIn[31] => immediateIn[31]~0.IN2
RDIn[0] => RDIn[0]~4.IN1
RDIn[1] => RDIn[1]~3.IN1
RDIn[2] => RDIn[2]~2.IN1
RDIn[3] => RDIn[3]~1.IN1
RDIn[4] => RDIn[4]~0.IN1
ALUopIn[0] => ALUopIn[0]~4.IN2
ALUopIn[1] => ALUopIn[1]~3.IN2
ALUopIn[2] => ALUopIn[2]~2.IN2
ALUopIn[3] => ALUopIn[3]~1.IN2
ALUopIn[4] => ALUopIn[4]~0.IN2
shiftamtIn[0] => shiftamtIn[0]~4.IN1
shiftamtIn[1] => shiftamtIn[1]~3.IN1
shiftamtIn[2] => shiftamtIn[2]~2.IN1
shiftamtIn[3] => shiftamtIn[3]~1.IN1
shiftamtIn[4] => shiftamtIn[4]~0.IN1
pcExIn[0] => pcExIn[0]~31.IN2
pcExIn[1] => pcExIn[1]~30.IN2
pcExIn[2] => pcExIn[2]~29.IN2
pcExIn[3] => pcExIn[3]~28.IN2
pcExIn[4] => pcExIn[4]~27.IN2
pcExIn[5] => pcExIn[5]~26.IN2
pcExIn[6] => pcExIn[6]~25.IN2
pcExIn[7] => pcExIn[7]~24.IN2
pcExIn[8] => pcExIn[8]~23.IN2
pcExIn[9] => pcExIn[9]~22.IN2
pcExIn[10] => pcExIn[10]~21.IN2
pcExIn[11] => pcExIn[11]~20.IN2
pcExIn[12] => pcExIn[12]~19.IN2
pcExIn[13] => pcExIn[13]~18.IN2
pcExIn[14] => pcExIn[14]~17.IN2
pcExIn[15] => pcExIn[15]~16.IN2
pcExIn[16] => pcExIn[16]~15.IN2
pcExIn[17] => pcExIn[17]~14.IN2
pcExIn[18] => pcExIn[18]~13.IN2
pcExIn[19] => pcExIn[19]~12.IN2
pcExIn[20] => pcExIn[20]~11.IN2
pcExIn[21] => pcExIn[21]~10.IN2
pcExIn[22] => pcExIn[22]~9.IN2
pcExIn[23] => pcExIn[23]~8.IN2
pcExIn[24] => pcExIn[24]~7.IN2
pcExIn[25] => pcExIn[25]~6.IN2
pcExIn[26] => pcExIn[26]~5.IN2
pcExIn[27] => pcExIn[27]~4.IN2
pcExIn[28] => pcExIn[28]~3.IN2
pcExIn[29] => pcExIn[29]~2.IN2
pcExIn[30] => pcExIn[30]~1.IN2
pcExIn[31] => pcExIn[31]~0.IN2
jrOpIn => jalJR[1].IN1
bOpIn => bOpIn~0.IN1
jalOpIn => jalOpIn~0.IN2
aluSrcIn => aluSrcIn~0.IN2
memWrIn => memWrIn~0.IN1
regWrIn => regWrIn~0.IN1
jump_InEx[0] => jump_InEx[0]~31.IN1
jump_InEx[1] => jump_InEx[1]~30.IN1
jump_InEx[2] => jump_InEx[2]~29.IN1
jump_InEx[3] => jump_InEx[3]~28.IN1
jump_InEx[4] => jump_InEx[4]~27.IN1
jump_InEx[5] => jump_InEx[5]~26.IN1
jump_InEx[6] => jump_InEx[6]~25.IN1
jump_InEx[7] => jump_InEx[7]~24.IN1
jump_InEx[8] => jump_InEx[8]~23.IN1
jump_InEx[9] => jump_InEx[9]~22.IN1
jump_InEx[10] => jump_InEx[10]~21.IN1
jump_InEx[11] => jump_InEx[11]~20.IN1
jump_InEx[12] => jump_InEx[12]~19.IN1
jump_InEx[13] => jump_InEx[13]~18.IN1
jump_InEx[14] => jump_InEx[14]~17.IN1
jump_InEx[15] => jump_InEx[15]~16.IN1
jump_InEx[16] => jump_InEx[16]~15.IN1
jump_InEx[17] => jump_InEx[17]~14.IN1
jump_InEx[18] => jump_InEx[18]~13.IN1
jump_InEx[19] => jump_InEx[19]~12.IN1
jump_InEx[20] => jump_InEx[20]~11.IN1
jump_InEx[21] => jump_InEx[21]~10.IN1
jump_InEx[22] => jump_InEx[22]~9.IN1
jump_InEx[23] => jump_InEx[23]~8.IN1
jump_InEx[24] => jump_InEx[24]~7.IN1
jump_InEx[25] => jump_InEx[25]~6.IN1
jump_InEx[26] => jump_InEx[26]~5.IN1
jump_InEx[27] => jump_InEx[27]~4.IN1
jump_InEx[28] => jump_InEx[28]~3.IN1
jump_InEx[29] => jump_InEx[29]~2.IN1
jump_InEx[30] => jump_InEx[30]~1.IN1
jump_InEx[31] => jump_InEx[31]~0.IN1
m2RegIn => m2RegIn~0.IN1
branchExOut <= my_dff:regBrExFF.port4
lthOut <= my_dff:lthOutExFF.port4
neOut <= my_dff:neOutExFF.port4
brAddRes1[0] <= register:branchValExReg.port4
brAddRes1[1] <= register:branchValExReg.port4
brAddRes1[2] <= register:branchValExReg.port4
brAddRes1[3] <= register:branchValExReg.port4
brAddRes1[4] <= register:branchValExReg.port4
brAddRes1[5] <= register:branchValExReg.port4
brAddRes1[6] <= register:branchValExReg.port4
brAddRes1[7] <= register:branchValExReg.port4
brAddRes1[8] <= register:branchValExReg.port4
brAddRes1[9] <= register:branchValExReg.port4
brAddRes1[10] <= register:branchValExReg.port4
brAddRes1[11] <= register:branchValExReg.port4
brAddRes1[12] <= register:branchValExReg.port4
brAddRes1[13] <= register:branchValExReg.port4
brAddRes1[14] <= register:branchValExReg.port4
brAddRes1[15] <= register:branchValExReg.port4
brAddRes1[16] <= register:branchValExReg.port4
brAddRes1[17] <= register:branchValExReg.port4
brAddRes1[18] <= register:branchValExReg.port4
brAddRes1[19] <= register:branchValExReg.port4
brAddRes1[20] <= register:branchValExReg.port4
brAddRes1[21] <= register:branchValExReg.port4
brAddRes1[22] <= register:branchValExReg.port4
brAddRes1[23] <= register:branchValExReg.port4
brAddRes1[24] <= register:branchValExReg.port4
brAddRes1[25] <= register:branchValExReg.port4
brAddRes1[26] <= register:branchValExReg.port4
brAddRes1[27] <= register:branchValExReg.port4
brAddRes1[28] <= register:branchValExReg.port4
brAddRes1[29] <= register:branchValExReg.port4
brAddRes1[30] <= register:branchValExReg.port4
brAddRes1[31] <= register:branchValExReg.port4
alu_result1[0] <= X_M_data[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[1] <= X_M_data[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[2] <= X_M_data[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[3] <= X_M_data[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[4] <= X_M_data[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[5] <= X_M_data[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[6] <= X_M_data[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[7] <= X_M_data[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[8] <= X_M_data[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[9] <= X_M_data[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[10] <= X_M_data[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[11] <= X_M_data[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[12] <= X_M_data[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[13] <= X_M_data[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[14] <= X_M_data[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[15] <= X_M_data[15].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[16] <= X_M_data[16].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[17] <= X_M_data[17].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[18] <= X_M_data[18].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[19] <= X_M_data[19].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[20] <= X_M_data[20].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[21] <= X_M_data[21].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[22] <= X_M_data[22].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[23] <= X_M_data[23].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[24] <= X_M_data[24].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[25] <= X_M_data[25].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[26] <= X_M_data[26].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[27] <= X_M_data[27].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[28] <= X_M_data[28].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[29] <= X_M_data[29].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[30] <= X_M_data[30].DB_MAX_OUTPUT_PORT_TYPE
alu_result1[31] <= X_M_data[31].DB_MAX_OUTPUT_PORT_TYPE
jal_jr1 <= jal_jrCur~0.DB_MAX_OUTPUT_PORT_TYPE
jal_jrExClr <= jal_jrCur~0.DB_MAX_OUTPUT_PORT_TYPE
jalJrAddr1[0] <= Mux2b:jaljrMux.port3
jalJrAddr1[1] <= Mux2b:jaljrMux.port3
jalJrAddr1[2] <= Mux2b:jaljrMux.port3
jalJrAddr1[3] <= Mux2b:jaljrMux.port3
jalJrAddr1[4] <= Mux2b:jaljrMux.port3
jalJrAddr1[5] <= Mux2b:jaljrMux.port3
jalJrAddr1[6] <= Mux2b:jaljrMux.port3
jalJrAddr1[7] <= Mux2b:jaljrMux.port3
jalJrAddr1[8] <= Mux2b:jaljrMux.port3
jalJrAddr1[9] <= Mux2b:jaljrMux.port3
jalJrAddr1[10] <= Mux2b:jaljrMux.port3
jalJrAddr1[11] <= Mux2b:jaljrMux.port3
jalJrAddr1[12] <= Mux2b:jaljrMux.port3
jalJrAddr1[13] <= Mux2b:jaljrMux.port3
jalJrAddr1[14] <= Mux2b:jaljrMux.port3
jalJrAddr1[15] <= Mux2b:jaljrMux.port3
jalJrAddr1[16] <= Mux2b:jaljrMux.port3
jalJrAddr1[17] <= Mux2b:jaljrMux.port3
jalJrAddr1[18] <= Mux2b:jaljrMux.port3
jalJrAddr1[19] <= Mux2b:jaljrMux.port3
jalJrAddr1[20] <= Mux2b:jaljrMux.port3
jalJrAddr1[21] <= Mux2b:jaljrMux.port3
jalJrAddr1[22] <= Mux2b:jaljrMux.port3
jalJrAddr1[23] <= Mux2b:jaljrMux.port3
jalJrAddr1[24] <= Mux2b:jaljrMux.port3
jalJrAddr1[25] <= Mux2b:jaljrMux.port3
jalJrAddr1[26] <= Mux2b:jaljrMux.port3
jalJrAddr1[27] <= Mux2b:jaljrMux.port3
jalJrAddr1[28] <= Mux2b:jaljrMux.port3
jalJrAddr1[29] <= Mux2b:jaljrMux.port3
jalJrAddr1[30] <= Mux2b:jaljrMux.port3
jalJrAddr1[31] <= Mux2b:jaljrMux.port3
RdExOut1[0] <= register2:rdregEx.port4
RdExOut1[1] <= register2:rdregEx.port4
RdExOut1[2] <= register2:rdregEx.port4
RdExOut1[3] <= register2:rdregEx.port4
RdExOut1[4] <= register2:rdregEx.port4
RData2[0] <= register:RData2Reg.port4
RData2[1] <= register:RData2Reg.port4
RData2[2] <= register:RData2Reg.port4
RData2[3] <= register:RData2Reg.port4
RData2[4] <= register:RData2Reg.port4
RData2[5] <= register:RData2Reg.port4
RData2[6] <= register:RData2Reg.port4
RData2[7] <= register:RData2Reg.port4
RData2[8] <= register:RData2Reg.port4
RData2[9] <= register:RData2Reg.port4
RData2[10] <= register:RData2Reg.port4
RData2[11] <= register:RData2Reg.port4
RData2[12] <= register:RData2Reg.port4
RData2[13] <= register:RData2Reg.port4
RData2[14] <= register:RData2Reg.port4
RData2[15] <= register:RData2Reg.port4
RData2[16] <= register:RData2Reg.port4
RData2[17] <= register:RData2Reg.port4
RData2[18] <= register:RData2Reg.port4
RData2[19] <= register:RData2Reg.port4
RData2[20] <= register:RData2Reg.port4
RData2[21] <= register:RData2Reg.port4
RData2[22] <= register:RData2Reg.port4
RData2[23] <= register:RData2Reg.port4
RData2[24] <= register:RData2Reg.port4
RData2[25] <= register:RData2Reg.port4
RData2[26] <= register:RData2Reg.port4
RData2[27] <= register:RData2Reg.port4
RData2[28] <= register:RData2Reg.port4
RData2[29] <= register:RData2Reg.port4
RData2[30] <= register:RData2Reg.port4
RData2[31] <= register:RData2Reg.port4
memWrEx <= my_dff:memWrExFF.port4
regWrEx <= my_dff:regWrExFF.port4
m2RegEx <= my_dff:m2RegExFF.port4
pcExout[0] <= register:pcExoutReg.port4
pcExout[1] <= register:pcExoutReg.port4
pcExout[2] <= register:pcExoutReg.port4
pcExout[3] <= register:pcExoutReg.port4
pcExout[4] <= register:pcExoutReg.port4
pcExout[5] <= register:pcExoutReg.port4
pcExout[6] <= register:pcExoutReg.port4
pcExout[7] <= register:pcExoutReg.port4
pcExout[8] <= register:pcExoutReg.port4
pcExout[9] <= register:pcExoutReg.port4
pcExout[10] <= register:pcExoutReg.port4
pcExout[11] <= register:pcExoutReg.port4
pcExout[12] <= register:pcExoutReg.port4
pcExout[13] <= register:pcExoutReg.port4
pcExout[14] <= register:pcExoutReg.port4
pcExout[15] <= register:pcExoutReg.port4
pcExout[16] <= register:pcExoutReg.port4
pcExout[17] <= register:pcExoutReg.port4
pcExout[18] <= register:pcExoutReg.port4
pcExout[19] <= register:pcExoutReg.port4
pcExout[20] <= register:pcExoutReg.port4
pcExout[21] <= register:pcExoutReg.port4
pcExout[22] <= register:pcExoutReg.port4
pcExout[23] <= register:pcExoutReg.port4
pcExout[24] <= register:pcExoutReg.port4
pcExout[25] <= register:pcExoutReg.port4
pcExout[26] <= register:pcExoutReg.port4
pcExout[27] <= register:pcExoutReg.port4
pcExout[28] <= register:pcExoutReg.port4
pcExout[29] <= register:pcExoutReg.port4
pcExout[30] <= register:pcExoutReg.port4
pcExout[31] <= register:pcExoutReg.port4
jalEx <= my_dff:jalExFF.port4
M_W_data[0] => M_W_data[0]~31.IN2
M_W_data[1] => M_W_data[1]~30.IN2
M_W_data[2] => M_W_data[2]~29.IN2
M_W_data[3] => M_W_data[3]~28.IN2
M_W_data[4] => M_W_data[4]~27.IN2
M_W_data[5] => M_W_data[5]~26.IN2
M_W_data[6] => M_W_data[6]~25.IN2
M_W_data[7] => M_W_data[7]~24.IN2
M_W_data[8] => M_W_data[8]~23.IN2
M_W_data[9] => M_W_data[9]~22.IN2
M_W_data[10] => M_W_data[10]~21.IN2
M_W_data[11] => M_W_data[11]~20.IN2
M_W_data[12] => M_W_data[12]~19.IN2
M_W_data[13] => M_W_data[13]~18.IN2
M_W_data[14] => M_W_data[14]~17.IN2
M_W_data[15] => M_W_data[15]~16.IN2
M_W_data[16] => M_W_data[16]~15.IN2
M_W_data[17] => M_W_data[17]~14.IN2
M_W_data[18] => M_W_data[18]~13.IN2
M_W_data[19] => M_W_data[19]~12.IN2
M_W_data[20] => M_W_data[20]~11.IN2
M_W_data[21] => M_W_data[21]~10.IN2
M_W_data[22] => M_W_data[22]~9.IN2
M_W_data[23] => M_W_data[23]~8.IN2
M_W_data[24] => M_W_data[24]~7.IN2
M_W_data[25] => M_W_data[25]~6.IN2
M_W_data[26] => M_W_data[26]~5.IN2
M_W_data[27] => M_W_data[27]~4.IN2
M_W_data[28] => M_W_data[28]~3.IN2
M_W_data[29] => M_W_data[29]~2.IN2
M_W_data[30] => M_W_data[30]~1.IN2
M_W_data[31] => M_W_data[31]~0.IN2
aluACtrl[0] => aluACtrl[0]~2.IN1
aluACtrl[1] => aluACtrl[1]~1.IN1
aluACtrl[2] => aluACtrl[2]~0.IN1
aluBCtrl[0] => aluBCtrl[0]~2.IN1
aluBCtrl[1] => aluBCtrl[1]~1.IN1
aluBCtrl[2] => aluBCtrl[2]~0.IN1
loadIn => loadIn~0.IN1
loadOu <= my_dff:loadEXFF.port4
storeIn => storeIn~0.IN1
storeOu <= my_dff:storeExFF.port4
bOp_2 => bOp_2~0.IN1
bOp_2Ou <= my_dff:regBrExFF2.port4
FDRS1[0] => ~NO_FANOUT~
FDRS1[1] => ~NO_FANOUT~
FDRS1[2] => ~NO_FANOUT~
FDRS1[3] => ~NO_FANOUT~
FDRS1[4] => ~NO_FANOUT~
FDRS2[0] => ~NO_FANOUT~
FDRS2[1] => ~NO_FANOUT~
FDRS2[2] => ~NO_FANOUT~
FDRS2[3] => ~NO_FANOUT~
FDRS2[4] => ~NO_FANOUT~


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:loadEXFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:storeExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:pcExoutReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:jalExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:memWrExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:regWrExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:m2RegExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:regBrExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:regBrExFF2
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:neOutExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|my_dff:lthOutExFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs2Sel
a2[0] => b~0.IN0
a2[1] => b~1.IN0
a2[2] => b~2.IN0
a2[3] => b~3.IN0
a2[4] => b~4.IN0
a2[5] => b~5.IN0
a2[6] => b~6.IN0
a2[7] => b~7.IN0
a2[8] => b~8.IN0
a2[9] => b~9.IN0
a2[10] => b~10.IN0
a2[11] => b~11.IN0
a2[12] => b~12.IN0
a2[13] => b~13.IN0
a2[14] => b~14.IN0
a2[15] => b~15.IN0
a2[16] => b~16.IN0
a2[17] => b~17.IN0
a2[18] => b~18.IN0
a2[19] => b~19.IN0
a2[20] => b~20.IN0
a2[21] => b~21.IN0
a2[22] => b~22.IN0
a2[23] => b~23.IN0
a2[24] => b~24.IN0
a2[25] => b~25.IN0
a2[26] => b~26.IN0
a2[27] => b~27.IN0
a2[28] => b~28.IN0
a2[29] => b~29.IN0
a2[30] => b~30.IN0
a2[31] => b~31.IN0
a1[0] => b~32.IN0
a1[1] => b~33.IN0
a1[2] => b~34.IN0
a1[3] => b~35.IN0
a1[4] => b~36.IN0
a1[5] => b~37.IN0
a1[6] => b~38.IN0
a1[7] => b~39.IN0
a1[8] => b~40.IN0
a1[9] => b~41.IN0
a1[10] => b~42.IN0
a1[11] => b~43.IN0
a1[12] => b~44.IN0
a1[13] => b~45.IN0
a1[14] => b~46.IN0
a1[15] => b~47.IN0
a1[16] => b~48.IN0
a1[17] => b~49.IN0
a1[18] => b~50.IN0
a1[19] => b~51.IN0
a1[20] => b~52.IN0
a1[21] => b~53.IN0
a1[22] => b~54.IN0
a1[23] => b~55.IN0
a1[24] => b~56.IN0
a1[25] => b~57.IN0
a1[26] => b~58.IN0
a1[27] => b~59.IN0
a1[28] => b~60.IN0
a1[29] => b~61.IN0
a1[30] => b~62.IN0
a1[31] => b~63.IN0
a0[0] => b~96.IN0
a0[1] => b~97.IN0
a0[2] => b~98.IN0
a0[3] => b~99.IN0
a0[4] => b~100.IN0
a0[5] => b~101.IN0
a0[6] => b~102.IN0
a0[7] => b~103.IN0
a0[8] => b~104.IN0
a0[9] => b~105.IN0
a0[10] => b~106.IN0
a0[11] => b~107.IN0
a0[12] => b~108.IN0
a0[13] => b~109.IN0
a0[14] => b~110.IN0
a0[15] => b~111.IN0
a0[16] => b~112.IN0
a0[17] => b~113.IN0
a0[18] => b~114.IN0
a0[19] => b~115.IN0
a0[20] => b~116.IN0
a0[21] => b~117.IN0
a0[22] => b~118.IN0
a0[23] => b~119.IN0
a0[24] => b~120.IN0
a0[25] => b~121.IN0
a0[26] => b~122.IN0
a0[27] => b~123.IN0
a0[28] => b~124.IN0
a0[29] => b~125.IN0
a0[30] => b~126.IN0
a0[31] => b~127.IN0
s[0] => b~96.IN1
s[0] => b~97.IN1
s[0] => b~98.IN1
s[0] => b~99.IN1
s[0] => b~100.IN1
s[0] => b~101.IN1
s[0] => b~102.IN1
s[0] => b~103.IN1
s[0] => b~104.IN1
s[0] => b~105.IN1
s[0] => b~106.IN1
s[0] => b~107.IN1
s[0] => b~108.IN1
s[0] => b~109.IN1
s[0] => b~110.IN1
s[0] => b~111.IN1
s[0] => b~112.IN1
s[0] => b~113.IN1
s[0] => b~114.IN1
s[0] => b~115.IN1
s[0] => b~116.IN1
s[0] => b~117.IN1
s[0] => b~118.IN1
s[0] => b~119.IN1
s[0] => b~120.IN1
s[0] => b~121.IN1
s[0] => b~122.IN1
s[0] => b~123.IN1
s[0] => b~124.IN1
s[0] => b~125.IN1
s[0] => b~126.IN1
s[0] => b~127.IN1
s[1] => b~32.IN1
s[1] => b~33.IN1
s[1] => b~34.IN1
s[1] => b~35.IN1
s[1] => b~36.IN1
s[1] => b~37.IN1
s[1] => b~38.IN1
s[1] => b~39.IN1
s[1] => b~40.IN1
s[1] => b~41.IN1
s[1] => b~42.IN1
s[1] => b~43.IN1
s[1] => b~44.IN1
s[1] => b~45.IN1
s[1] => b~46.IN1
s[1] => b~47.IN1
s[1] => b~48.IN1
s[1] => b~49.IN1
s[1] => b~50.IN1
s[1] => b~51.IN1
s[1] => b~52.IN1
s[1] => b~53.IN1
s[1] => b~54.IN1
s[1] => b~55.IN1
s[1] => b~56.IN1
s[1] => b~57.IN1
s[1] => b~58.IN1
s[1] => b~59.IN1
s[1] => b~60.IN1
s[1] => b~61.IN1
s[1] => b~62.IN1
s[1] => b~63.IN1
s[2] => b~0.IN1
s[2] => b~1.IN1
s[2] => b~2.IN1
s[2] => b~3.IN1
s[2] => b~4.IN1
s[2] => b~5.IN1
s[2] => b~6.IN1
s[2] => b~7.IN1
s[2] => b~8.IN1
s[2] => b~9.IN1
s[2] => b~10.IN1
s[2] => b~11.IN1
s[2] => b~12.IN1
s[2] => b~13.IN1
s[2] => b~14.IN1
s[2] => b~15.IN1
s[2] => b~16.IN1
s[2] => b~17.IN1
s[2] => b~18.IN1
s[2] => b~19.IN1
s[2] => b~20.IN1
s[2] => b~21.IN1
s[2] => b~22.IN1
s[2] => b~23.IN1
s[2] => b~24.IN1
s[2] => b~25.IN1
s[2] => b~26.IN1
s[2] => b~27.IN1
s[2] => b~28.IN1
s[2] => b~29.IN1
s[2] => b~30.IN1
s[2] => b~31.IN1
b[0] <= b~128.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~129.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~130.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~131.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~132.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~133.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~134.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~135.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~136.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~137.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~138.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~139.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~140.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~141.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~142.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~143.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~144.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~145.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~146.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~147.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~148.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~149.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~150.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~151.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~152.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~153.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~154.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~155.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~156.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~157.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~158.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~159.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:dataBMux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:aluCtrlMux
a0[0] => b~5.IN0
a0[1] => b~6.IN0
a0[2] => b~7.IN0
a0[3] => b~8.IN0
a0[4] => b~9.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
b[0] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~14.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1
a[0] => a[0]~4.IN1
a[1] => a[1]~3.IN1
a[2] => a[2]~2.IN1
a[3] => a[3]~1.IN1
a[4] => a[4]~0.IN1
b[0] <= b~0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~3.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~4.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~5.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~6.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~7.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~8.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~9.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~14.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~15.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~16.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~17.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~18.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~19.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~20.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~21.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~22.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~23.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~24.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~25.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~26.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~27.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~28.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~29.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~30.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~31.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1|Dec:d0
a[0] => ShiftLeft0.IN34
a[1] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Dec5to32:ALUOpdec1|Dec:d1
a[0] => ShiftLeft0.IN35
a[1] => ShiftLeft0.IN34
a[2] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux3:rs1Sel
a2[0] => b~0.IN0
a2[1] => b~1.IN0
a2[2] => b~2.IN0
a2[3] => b~3.IN0
a2[4] => b~4.IN0
a2[5] => b~5.IN0
a2[6] => b~6.IN0
a2[7] => b~7.IN0
a2[8] => b~8.IN0
a2[9] => b~9.IN0
a2[10] => b~10.IN0
a2[11] => b~11.IN0
a2[12] => b~12.IN0
a2[13] => b~13.IN0
a2[14] => b~14.IN0
a2[15] => b~15.IN0
a2[16] => b~16.IN0
a2[17] => b~17.IN0
a2[18] => b~18.IN0
a2[19] => b~19.IN0
a2[20] => b~20.IN0
a2[21] => b~21.IN0
a2[22] => b~22.IN0
a2[23] => b~23.IN0
a2[24] => b~24.IN0
a2[25] => b~25.IN0
a2[26] => b~26.IN0
a2[27] => b~27.IN0
a2[28] => b~28.IN0
a2[29] => b~29.IN0
a2[30] => b~30.IN0
a2[31] => b~31.IN0
a1[0] => b~32.IN0
a1[1] => b~33.IN0
a1[2] => b~34.IN0
a1[3] => b~35.IN0
a1[4] => b~36.IN0
a1[5] => b~37.IN0
a1[6] => b~38.IN0
a1[7] => b~39.IN0
a1[8] => b~40.IN0
a1[9] => b~41.IN0
a1[10] => b~42.IN0
a1[11] => b~43.IN0
a1[12] => b~44.IN0
a1[13] => b~45.IN0
a1[14] => b~46.IN0
a1[15] => b~47.IN0
a1[16] => b~48.IN0
a1[17] => b~49.IN0
a1[18] => b~50.IN0
a1[19] => b~51.IN0
a1[20] => b~52.IN0
a1[21] => b~53.IN0
a1[22] => b~54.IN0
a1[23] => b~55.IN0
a1[24] => b~56.IN0
a1[25] => b~57.IN0
a1[26] => b~58.IN0
a1[27] => b~59.IN0
a1[28] => b~60.IN0
a1[29] => b~61.IN0
a1[30] => b~62.IN0
a1[31] => b~63.IN0
a0[0] => b~96.IN0
a0[1] => b~97.IN0
a0[2] => b~98.IN0
a0[3] => b~99.IN0
a0[4] => b~100.IN0
a0[5] => b~101.IN0
a0[6] => b~102.IN0
a0[7] => b~103.IN0
a0[8] => b~104.IN0
a0[9] => b~105.IN0
a0[10] => b~106.IN0
a0[11] => b~107.IN0
a0[12] => b~108.IN0
a0[13] => b~109.IN0
a0[14] => b~110.IN0
a0[15] => b~111.IN0
a0[16] => b~112.IN0
a0[17] => b~113.IN0
a0[18] => b~114.IN0
a0[19] => b~115.IN0
a0[20] => b~116.IN0
a0[21] => b~117.IN0
a0[22] => b~118.IN0
a0[23] => b~119.IN0
a0[24] => b~120.IN0
a0[25] => b~121.IN0
a0[26] => b~122.IN0
a0[27] => b~123.IN0
a0[28] => b~124.IN0
a0[29] => b~125.IN0
a0[30] => b~126.IN0
a0[31] => b~127.IN0
s[0] => b~96.IN1
s[0] => b~97.IN1
s[0] => b~98.IN1
s[0] => b~99.IN1
s[0] => b~100.IN1
s[0] => b~101.IN1
s[0] => b~102.IN1
s[0] => b~103.IN1
s[0] => b~104.IN1
s[0] => b~105.IN1
s[0] => b~106.IN1
s[0] => b~107.IN1
s[0] => b~108.IN1
s[0] => b~109.IN1
s[0] => b~110.IN1
s[0] => b~111.IN1
s[0] => b~112.IN1
s[0] => b~113.IN1
s[0] => b~114.IN1
s[0] => b~115.IN1
s[0] => b~116.IN1
s[0] => b~117.IN1
s[0] => b~118.IN1
s[0] => b~119.IN1
s[0] => b~120.IN1
s[0] => b~121.IN1
s[0] => b~122.IN1
s[0] => b~123.IN1
s[0] => b~124.IN1
s[0] => b~125.IN1
s[0] => b~126.IN1
s[0] => b~127.IN1
s[1] => b~32.IN1
s[1] => b~33.IN1
s[1] => b~34.IN1
s[1] => b~35.IN1
s[1] => b~36.IN1
s[1] => b~37.IN1
s[1] => b~38.IN1
s[1] => b~39.IN1
s[1] => b~40.IN1
s[1] => b~41.IN1
s[1] => b~42.IN1
s[1] => b~43.IN1
s[1] => b~44.IN1
s[1] => b~45.IN1
s[1] => b~46.IN1
s[1] => b~47.IN1
s[1] => b~48.IN1
s[1] => b~49.IN1
s[1] => b~50.IN1
s[1] => b~51.IN1
s[1] => b~52.IN1
s[1] => b~53.IN1
s[1] => b~54.IN1
s[1] => b~55.IN1
s[1] => b~56.IN1
s[1] => b~57.IN1
s[1] => b~58.IN1
s[1] => b~59.IN1
s[1] => b~60.IN1
s[1] => b~61.IN1
s[1] => b~62.IN1
s[1] => b~63.IN1
s[2] => b~0.IN1
s[2] => b~1.IN1
s[2] => b~2.IN1
s[2] => b~3.IN1
s[2] => b~4.IN1
s[2] => b~5.IN1
s[2] => b~6.IN1
s[2] => b~7.IN1
s[2] => b~8.IN1
s[2] => b~9.IN1
s[2] => b~10.IN1
s[2] => b~11.IN1
s[2] => b~12.IN1
s[2] => b~13.IN1
s[2] => b~14.IN1
s[2] => b~15.IN1
s[2] => b~16.IN1
s[2] => b~17.IN1
s[2] => b~18.IN1
s[2] => b~19.IN1
s[2] => b~20.IN1
s[2] => b~21.IN1
s[2] => b~22.IN1
s[2] => b~23.IN1
s[2] => b~24.IN1
s[2] => b~25.IN1
s[2] => b~26.IN1
s[2] => b~27.IN1
s[2] => b~28.IN1
s[2] => b~29.IN1
s[2] => b~30.IN1
s[2] => b~31.IN1
b[0] <= b~128.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~129.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~130.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~131.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~132.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~133.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~134.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~135.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~136.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~137.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~138.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~139.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~140.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~141.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~142.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~143.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~144.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~145.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~146.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~147.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~148.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~149.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~150.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~151.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~152.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~153.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~154.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~155.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~156.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~157.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~158.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~159.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU
data_operandA[0] => data_operandA[0]~31.IN5
data_operandA[1] => data_operandA[1]~30.IN5
data_operandA[2] => data_operandA[2]~29.IN5
data_operandA[3] => data_operandA[3]~28.IN5
data_operandA[4] => data_operandA[4]~27.IN5
data_operandA[5] => data_operandA[5]~26.IN5
data_operandA[6] => data_operandA[6]~25.IN5
data_operandA[7] => data_operandA[7]~24.IN5
data_operandA[8] => data_operandA[8]~23.IN5
data_operandA[9] => data_operandA[9]~22.IN5
data_operandA[10] => data_operandA[10]~21.IN5
data_operandA[11] => data_operandA[11]~20.IN5
data_operandA[12] => data_operandA[12]~19.IN5
data_operandA[13] => data_operandA[13]~18.IN5
data_operandA[14] => data_operandA[14]~17.IN5
data_operandA[15] => data_operandA[15]~16.IN5
data_operandA[16] => data_operandA[16]~15.IN5
data_operandA[17] => data_operandA[17]~14.IN5
data_operandA[18] => data_operandA[18]~13.IN5
data_operandA[19] => data_operandA[19]~12.IN5
data_operandA[20] => data_operandA[20]~11.IN5
data_operandA[21] => data_operandA[21]~10.IN5
data_operandA[22] => data_operandA[22]~9.IN5
data_operandA[23] => data_operandA[23]~8.IN5
data_operandA[24] => data_operandA[24]~7.IN5
data_operandA[25] => data_operandA[25]~6.IN5
data_operandA[26] => data_operandA[26]~5.IN5
data_operandA[27] => data_operandA[27]~4.IN5
data_operandA[28] => data_operandA[28]~3.IN5
data_operandA[29] => data_operandA[29]~2.IN5
data_operandA[30] => data_operandA[30]~1.IN5
data_operandA[31] => data_operandA[31]~0.IN5
data_operandB[0] => data_operandB[0]~31.IN2
data_operandB[1] => data_operandB[1]~30.IN2
data_operandB[2] => data_operandB[2]~29.IN2
data_operandB[3] => data_operandB[3]~28.IN2
data_operandB[4] => data_operandB[4]~27.IN2
data_operandB[5] => data_operandB[5]~26.IN2
data_operandB[6] => data_operandB[6]~25.IN2
data_operandB[7] => data_operandB[7]~24.IN2
data_operandB[8] => data_operandB[8]~23.IN2
data_operandB[9] => data_operandB[9]~22.IN2
data_operandB[10] => data_operandB[10]~21.IN2
data_operandB[11] => data_operandB[11]~20.IN2
data_operandB[12] => data_operandB[12]~19.IN2
data_operandB[13] => data_operandB[13]~18.IN2
data_operandB[14] => data_operandB[14]~17.IN2
data_operandB[15] => data_operandB[15]~16.IN2
data_operandB[16] => data_operandB[16]~15.IN2
data_operandB[17] => data_operandB[17]~14.IN2
data_operandB[18] => data_operandB[18]~13.IN2
data_operandB[19] => data_operandB[19]~12.IN2
data_operandB[20] => data_operandB[20]~11.IN2
data_operandB[21] => data_operandB[21]~10.IN2
data_operandB[22] => data_operandB[22]~9.IN2
data_operandB[23] => data_operandB[23]~8.IN2
data_operandB[24] => data_operandB[24]~7.IN2
data_operandB[25] => data_operandB[25]~6.IN2
data_operandB[26] => data_operandB[26]~5.IN2
data_operandB[27] => data_operandB[27]~4.IN2
data_operandB[28] => data_operandB[28]~3.IN2
data_operandB[29] => data_operandB[29]~2.IN2
data_operandB[30] => data_operandB[30]~1.IN2
data_operandB[31] => data_operandB[31]~0.IN2
ctrl_ALUopcode[0] => ctrl_ALUopcode[0]~2.IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1]~1.IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2]~0.IN1
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
ctrl_shiftamt[0] => ctrl_shiftamt[0]~4.IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1]~3.IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2]~2.IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3]~1.IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4]~0.IN2
data_result[0] <= Mux6:m.port7
data_result[1] <= Mux6:m.port7
data_result[2] <= Mux6:m.port7
data_result[3] <= Mux6:m.port7
data_result[4] <= Mux6:m.port7
data_result[5] <= Mux6:m.port7
data_result[6] <= Mux6:m.port7
data_result[7] <= Mux6:m.port7
data_result[8] <= Mux6:m.port7
data_result[9] <= Mux6:m.port7
data_result[10] <= Mux6:m.port7
data_result[11] <= Mux6:m.port7
data_result[12] <= Mux6:m.port7
data_result[13] <= Mux6:m.port7
data_result[14] <= Mux6:m.port7
data_result[15] <= Mux6:m.port7
data_result[16] <= Mux6:m.port7
data_result[17] <= Mux6:m.port7
data_result[18] <= Mux6:m.port7
data_result[19] <= Mux6:m.port7
data_result[20] <= Mux6:m.port7
data_result[21] <= Mux6:m.port7
data_result[22] <= Mux6:m.port7
data_result[23] <= Mux6:m.port7
data_result[24] <= Mux6:m.port7
data_result[25] <= Mux6:m.port7
data_result[26] <= Mux6:m.port7
data_result[27] <= Mux6:m.port7
data_result[28] <= Mux6:m.port7
data_result[29] <= Mux6:m.port7
data_result[30] <= Mux6:m.port7
data_result[31] <= Mux6:m.port7
isNotEqual <= notEqual~30.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= sub1[31].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Dec2:d1
a[0] => ShiftLeft0.IN35
a[1] => ShiftLeft0.IN34
a[2] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|bitwise:b1
a[0] => and1~0.IN0
a[0] => or1~0.IN0
a[1] => and1~1.IN0
a[1] => or1~1.IN0
a[2] => and1~2.IN0
a[2] => or1~2.IN0
a[3] => and1~3.IN0
a[3] => or1~3.IN0
a[4] => and1~4.IN0
a[4] => or1~4.IN0
a[5] => and1~5.IN0
a[5] => or1~5.IN0
a[6] => and1~6.IN0
a[6] => or1~6.IN0
a[7] => and1~7.IN0
a[7] => or1~7.IN0
a[8] => and1~8.IN0
a[8] => or1~8.IN0
a[9] => and1~9.IN0
a[9] => or1~9.IN0
a[10] => and1~10.IN0
a[10] => or1~10.IN0
a[11] => and1~11.IN0
a[11] => or1~11.IN0
a[12] => and1~12.IN0
a[12] => or1~12.IN0
a[13] => and1~13.IN0
a[13] => or1~13.IN0
a[14] => and1~14.IN0
a[14] => or1~14.IN0
a[15] => and1~15.IN0
a[15] => or1~15.IN0
a[16] => and1~16.IN0
a[16] => or1~16.IN0
a[17] => and1~17.IN0
a[17] => or1~17.IN0
a[18] => and1~18.IN0
a[18] => or1~18.IN0
a[19] => and1~19.IN0
a[19] => or1~19.IN0
a[20] => and1~20.IN0
a[20] => or1~20.IN0
a[21] => and1~21.IN0
a[21] => or1~21.IN0
a[22] => and1~22.IN0
a[22] => or1~22.IN0
a[23] => and1~23.IN0
a[23] => or1~23.IN0
a[24] => and1~24.IN0
a[24] => or1~24.IN0
a[25] => and1~25.IN0
a[25] => or1~25.IN0
a[26] => and1~26.IN0
a[26] => or1~26.IN0
a[27] => and1~27.IN0
a[27] => or1~27.IN0
a[28] => and1~28.IN0
a[28] => or1~28.IN0
a[29] => and1~29.IN0
a[29] => or1~29.IN0
a[30] => and1~30.IN0
a[30] => or1~30.IN0
a[31] => and1~31.IN0
a[31] => or1~31.IN0
b[0] => and1~0.IN1
b[0] => or1~0.IN1
b[0] => negate[0].DATAIN
b[1] => and1~1.IN1
b[1] => or1~1.IN1
b[1] => negate[1].DATAIN
b[2] => and1~2.IN1
b[2] => or1~2.IN1
b[2] => negate[2].DATAIN
b[3] => and1~3.IN1
b[3] => or1~3.IN1
b[3] => negate[3].DATAIN
b[4] => and1~4.IN1
b[4] => or1~4.IN1
b[4] => negate[4].DATAIN
b[5] => and1~5.IN1
b[5] => or1~5.IN1
b[5] => negate[5].DATAIN
b[6] => and1~6.IN1
b[6] => or1~6.IN1
b[6] => negate[6].DATAIN
b[7] => and1~7.IN1
b[7] => or1~7.IN1
b[7] => negate[7].DATAIN
b[8] => and1~8.IN1
b[8] => or1~8.IN1
b[8] => negate[8].DATAIN
b[9] => and1~9.IN1
b[9] => or1~9.IN1
b[9] => negate[9].DATAIN
b[10] => and1~10.IN1
b[10] => or1~10.IN1
b[10] => negate[10].DATAIN
b[11] => and1~11.IN1
b[11] => or1~11.IN1
b[11] => negate[11].DATAIN
b[12] => and1~12.IN1
b[12] => or1~12.IN1
b[12] => negate[12].DATAIN
b[13] => and1~13.IN1
b[13] => or1~13.IN1
b[13] => negate[13].DATAIN
b[14] => and1~14.IN1
b[14] => or1~14.IN1
b[14] => negate[14].DATAIN
b[15] => and1~15.IN1
b[15] => or1~15.IN1
b[15] => negate[15].DATAIN
b[16] => and1~16.IN1
b[16] => or1~16.IN1
b[16] => negate[16].DATAIN
b[17] => and1~17.IN1
b[17] => or1~17.IN1
b[17] => negate[17].DATAIN
b[18] => and1~18.IN1
b[18] => or1~18.IN1
b[18] => negate[18].DATAIN
b[19] => and1~19.IN1
b[19] => or1~19.IN1
b[19] => negate[19].DATAIN
b[20] => and1~20.IN1
b[20] => or1~20.IN1
b[20] => negate[20].DATAIN
b[21] => and1~21.IN1
b[21] => or1~21.IN1
b[21] => negate[21].DATAIN
b[22] => and1~22.IN1
b[22] => or1~22.IN1
b[22] => negate[22].DATAIN
b[23] => and1~23.IN1
b[23] => or1~23.IN1
b[23] => negate[23].DATAIN
b[24] => and1~24.IN1
b[24] => or1~24.IN1
b[24] => negate[24].DATAIN
b[25] => and1~25.IN1
b[25] => or1~25.IN1
b[25] => negate[25].DATAIN
b[26] => and1~26.IN1
b[26] => or1~26.IN1
b[26] => negate[26].DATAIN
b[27] => and1~27.IN1
b[27] => or1~27.IN1
b[27] => negate[27].DATAIN
b[28] => and1~28.IN1
b[28] => or1~28.IN1
b[28] => negate[28].DATAIN
b[29] => and1~29.IN1
b[29] => or1~29.IN1
b[29] => negate[29].DATAIN
b[30] => and1~30.IN1
b[30] => or1~30.IN1
b[30] => negate[30].DATAIN
b[31] => and1~31.IN1
b[31] => or1~31.IN1
b[31] => negate[31].DATAIN
and1[0] <= and1~0.DB_MAX_OUTPUT_PORT_TYPE
and1[1] <= and1~1.DB_MAX_OUTPUT_PORT_TYPE
and1[2] <= and1~2.DB_MAX_OUTPUT_PORT_TYPE
and1[3] <= and1~3.DB_MAX_OUTPUT_PORT_TYPE
and1[4] <= and1~4.DB_MAX_OUTPUT_PORT_TYPE
and1[5] <= and1~5.DB_MAX_OUTPUT_PORT_TYPE
and1[6] <= and1~6.DB_MAX_OUTPUT_PORT_TYPE
and1[7] <= and1~7.DB_MAX_OUTPUT_PORT_TYPE
and1[8] <= and1~8.DB_MAX_OUTPUT_PORT_TYPE
and1[9] <= and1~9.DB_MAX_OUTPUT_PORT_TYPE
and1[10] <= and1~10.DB_MAX_OUTPUT_PORT_TYPE
and1[11] <= and1~11.DB_MAX_OUTPUT_PORT_TYPE
and1[12] <= and1~12.DB_MAX_OUTPUT_PORT_TYPE
and1[13] <= and1~13.DB_MAX_OUTPUT_PORT_TYPE
and1[14] <= and1~14.DB_MAX_OUTPUT_PORT_TYPE
and1[15] <= and1~15.DB_MAX_OUTPUT_PORT_TYPE
and1[16] <= and1~16.DB_MAX_OUTPUT_PORT_TYPE
and1[17] <= and1~17.DB_MAX_OUTPUT_PORT_TYPE
and1[18] <= and1~18.DB_MAX_OUTPUT_PORT_TYPE
and1[19] <= and1~19.DB_MAX_OUTPUT_PORT_TYPE
and1[20] <= and1~20.DB_MAX_OUTPUT_PORT_TYPE
and1[21] <= and1~21.DB_MAX_OUTPUT_PORT_TYPE
and1[22] <= and1~22.DB_MAX_OUTPUT_PORT_TYPE
and1[23] <= and1~23.DB_MAX_OUTPUT_PORT_TYPE
and1[24] <= and1~24.DB_MAX_OUTPUT_PORT_TYPE
and1[25] <= and1~25.DB_MAX_OUTPUT_PORT_TYPE
and1[26] <= and1~26.DB_MAX_OUTPUT_PORT_TYPE
and1[27] <= and1~27.DB_MAX_OUTPUT_PORT_TYPE
and1[28] <= and1~28.DB_MAX_OUTPUT_PORT_TYPE
and1[29] <= and1~29.DB_MAX_OUTPUT_PORT_TYPE
and1[30] <= and1~30.DB_MAX_OUTPUT_PORT_TYPE
and1[31] <= and1~31.DB_MAX_OUTPUT_PORT_TYPE
or1[0] <= or1~0.DB_MAX_OUTPUT_PORT_TYPE
or1[1] <= or1~1.DB_MAX_OUTPUT_PORT_TYPE
or1[2] <= or1~2.DB_MAX_OUTPUT_PORT_TYPE
or1[3] <= or1~3.DB_MAX_OUTPUT_PORT_TYPE
or1[4] <= or1~4.DB_MAX_OUTPUT_PORT_TYPE
or1[5] <= or1~5.DB_MAX_OUTPUT_PORT_TYPE
or1[6] <= or1~6.DB_MAX_OUTPUT_PORT_TYPE
or1[7] <= or1~7.DB_MAX_OUTPUT_PORT_TYPE
or1[8] <= or1~8.DB_MAX_OUTPUT_PORT_TYPE
or1[9] <= or1~9.DB_MAX_OUTPUT_PORT_TYPE
or1[10] <= or1~10.DB_MAX_OUTPUT_PORT_TYPE
or1[11] <= or1~11.DB_MAX_OUTPUT_PORT_TYPE
or1[12] <= or1~12.DB_MAX_OUTPUT_PORT_TYPE
or1[13] <= or1~13.DB_MAX_OUTPUT_PORT_TYPE
or1[14] <= or1~14.DB_MAX_OUTPUT_PORT_TYPE
or1[15] <= or1~15.DB_MAX_OUTPUT_PORT_TYPE
or1[16] <= or1~16.DB_MAX_OUTPUT_PORT_TYPE
or1[17] <= or1~17.DB_MAX_OUTPUT_PORT_TYPE
or1[18] <= or1~18.DB_MAX_OUTPUT_PORT_TYPE
or1[19] <= or1~19.DB_MAX_OUTPUT_PORT_TYPE
or1[20] <= or1~20.DB_MAX_OUTPUT_PORT_TYPE
or1[21] <= or1~21.DB_MAX_OUTPUT_PORT_TYPE
or1[22] <= or1~22.DB_MAX_OUTPUT_PORT_TYPE
or1[23] <= or1~23.DB_MAX_OUTPUT_PORT_TYPE
or1[24] <= or1~24.DB_MAX_OUTPUT_PORT_TYPE
or1[25] <= or1~25.DB_MAX_OUTPUT_PORT_TYPE
or1[26] <= or1~26.DB_MAX_OUTPUT_PORT_TYPE
or1[27] <= or1~27.DB_MAX_OUTPUT_PORT_TYPE
or1[28] <= or1~28.DB_MAX_OUTPUT_PORT_TYPE
or1[29] <= or1~29.DB_MAX_OUTPUT_PORT_TYPE
or1[30] <= or1~30.DB_MAX_OUTPUT_PORT_TYPE
or1[31] <= or1~31.DB_MAX_OUTPUT_PORT_TYPE
negate[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
negate[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
negate[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
negate[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
negate[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
negate[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
negate[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
negate[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
negate[8] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
negate[9] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
negate[10] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
negate[11] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
negate[12] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
negate[13] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
negate[14] <= b[14].DB_MAX_OUTPUT_PORT_TYPE
negate[15] <= b[15].DB_MAX_OUTPUT_PORT_TYPE
negate[16] <= b[16].DB_MAX_OUTPUT_PORT_TYPE
negate[17] <= b[17].DB_MAX_OUTPUT_PORT_TYPE
negate[18] <= b[18].DB_MAX_OUTPUT_PORT_TYPE
negate[19] <= b[19].DB_MAX_OUTPUT_PORT_TYPE
negate[20] <= b[20].DB_MAX_OUTPUT_PORT_TYPE
negate[21] <= b[21].DB_MAX_OUTPUT_PORT_TYPE
negate[22] <= b[22].DB_MAX_OUTPUT_PORT_TYPE
negate[23] <= b[23].DB_MAX_OUTPUT_PORT_TYPE
negate[24] <= b[24].DB_MAX_OUTPUT_PORT_TYPE
negate[25] <= b[25].DB_MAX_OUTPUT_PORT_TYPE
negate[26] <= b[26].DB_MAX_OUTPUT_PORT_TYPE
negate[27] <= b[27].DB_MAX_OUTPUT_PORT_TYPE
negate[28] <= b[28].DB_MAX_OUTPUT_PORT_TYPE
negate[29] <= b[29].DB_MAX_OUTPUT_PORT_TYPE
negate[30] <= b[30].DB_MAX_OUTPUT_PORT_TYPE
negate[31] <= b[31].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:add|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|CLA:sub|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~4.IN1
b[1] => b[1]~3.IN1
b[2] => b[2]~2.IN1
b[3] => b[3]~1.IN1
b[4] => b[4]~0.IN1
out[0] <= Mux2b:m5.port3
out[1] <= Mux2b:m5.port3
out[2] <= Mux2b:m5.port3
out[3] <= Mux2b:m5.port3
out[4] <= Mux2b:m5.port3
out[5] <= Mux2b:m5.port3
out[6] <= Mux2b:m5.port3
out[7] <= Mux2b:m5.port3
out[8] <= Mux2b:m5.port3
out[9] <= Mux2b:m5.port3
out[10] <= Mux2b:m5.port3
out[11] <= Mux2b:m5.port3
out[12] <= Mux2b:m5.port3
out[13] <= Mux2b:m5.port3
out[14] <= Mux2b:m5.port3
out[15] <= Mux2b:m5.port3
out[16] <= Mux2b:m5.port3
out[17] <= Mux2b:m5.port3
out[18] <= Mux2b:m5.port3
out[19] <= Mux2b:m5.port3
out[20] <= Mux2b:m5.port3
out[21] <= Mux2b:m5.port3
out[22] <= Mux2b:m5.port3
out[23] <= Mux2b:m5.port3
out[24] <= Mux2b:m5.port3
out[25] <= Mux2b:m5.port3
out[26] <= Mux2b:m5.port3
out[27] <= Mux2b:m5.port3
out[28] <= Mux2b:m5.port3
out[29] <= Mux2b:m5.port3
out[30] <= Mux2b:m5.port3
out[31] <= Mux2b:m5.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d01
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d02
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d03
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d04
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Dec2:d05
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d1
a[0] => out[16].DATAIN
a[1] => out[17].DATAIN
a[2] => out[18].DATAIN
a[3] => out[19].DATAIN
a[4] => out[20].DATAIN
a[5] => out[21].DATAIN
a[6] => out[22].DATAIN
a[7] => out[23].DATAIN
a[8] => out[24].DATAIN
a[9] => out[25].DATAIN
a[10] => out[26].DATAIN
a[11] => out[27].DATAIN
a[12] => out[28].DATAIN
a[13] => out[29].DATAIN
a[14] => out[30].DATAIN
a[15] => out[31].DATAIN
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
out[16] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[15].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m1
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d2
a[0] => out[8].DATAIN
a[1] => out[9].DATAIN
a[2] => out[10].DATAIN
a[3] => out[11].DATAIN
a[4] => out[12].DATAIN
a[5] => out[13].DATAIN
a[6] => out[14].DATAIN
a[7] => out[15].DATAIN
a[8] => out[16].DATAIN
a[9] => out[17].DATAIN
a[10] => out[18].DATAIN
a[11] => out[19].DATAIN
a[12] => out[20].DATAIN
a[13] => out[21].DATAIN
a[14] => out[22].DATAIN
a[15] => out[23].DATAIN
a[16] => out[24].DATAIN
a[17] => out[25].DATAIN
a[18] => out[26].DATAIN
a[19] => out[27].DATAIN
a[20] => out[28].DATAIN
a[21] => out[29].DATAIN
a[22] => out[30].DATAIN
a[23] => out[31].DATAIN
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[23].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m2
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d3
a[0] => out[4].DATAIN
a[1] => out[5].DATAIN
a[2] => out[6].DATAIN
a[3] => out[7].DATAIN
a[4] => out[8].DATAIN
a[5] => out[9].DATAIN
a[6] => out[10].DATAIN
a[7] => out[11].DATAIN
a[8] => out[12].DATAIN
a[9] => out[13].DATAIN
a[10] => out[14].DATAIN
a[11] => out[15].DATAIN
a[12] => out[16].DATAIN
a[13] => out[17].DATAIN
a[14] => out[18].DATAIN
a[15] => out[19].DATAIN
a[16] => out[20].DATAIN
a[17] => out[21].DATAIN
a[18] => out[22].DATAIN
a[19] => out[23].DATAIN
a[20] => out[24].DATAIN
a[21] => out[25].DATAIN
a[22] => out[26].DATAIN
a[23] => out[27].DATAIN
a[24] => out[28].DATAIN
a[25] => out[29].DATAIN
a[26] => out[30].DATAIN
a[27] => out[31].DATAIN
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[27].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m3
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d4
a[0] => out[2].DATAIN
a[1] => out[3].DATAIN
a[2] => out[4].DATAIN
a[3] => out[5].DATAIN
a[4] => out[6].DATAIN
a[5] => out[7].DATAIN
a[6] => out[8].DATAIN
a[7] => out[9].DATAIN
a[8] => out[10].DATAIN
a[9] => out[11].DATAIN
a[10] => out[12].DATAIN
a[11] => out[13].DATAIN
a[12] => out[14].DATAIN
a[13] => out[15].DATAIN
a[14] => out[16].DATAIN
a[15] => out[17].DATAIN
a[16] => out[18].DATAIN
a[17] => out[19].DATAIN
a[18] => out[20].DATAIN
a[19] => out[21].DATAIN
a[20] => out[22].DATAIN
a[21] => out[23].DATAIN
a[22] => out[24].DATAIN
a[23] => out[25].DATAIN
a[24] => out[26].DATAIN
a[25] => out[27].DATAIN
a[26] => out[28].DATAIN
a[27] => out[29].DATAIN
a[28] => out[30].DATAIN
a[29] => out[31].DATAIN
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[29].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m4
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|lshifter:d5
a[0] => out[1].DATAIN
a[1] => out[2].DATAIN
a[2] => out[3].DATAIN
a[3] => out[4].DATAIN
a[4] => out[5].DATAIN
a[5] => out[6].DATAIN
a[6] => out[7].DATAIN
a[7] => out[8].DATAIN
a[8] => out[9].DATAIN
a[9] => out[10].DATAIN
a[10] => out[11].DATAIN
a[11] => out[12].DATAIN
a[12] => out[13].DATAIN
a[13] => out[14].DATAIN
a[14] => out[15].DATAIN
a[15] => out[16].DATAIN
a[16] => out[17].DATAIN
a[17] => out[18].DATAIN
a[18] => out[19].DATAIN
a[19] => out[20].DATAIN
a[20] => out[21].DATAIN
a[21] => out[22].DATAIN
a[22] => out[23].DATAIN
a[23] => out[24].DATAIN
a[24] => out[25].DATAIN
a[25] => out[26].DATAIN
a[26] => out[27].DATAIN
a[27] => out[28].DATAIN
a[28] => out[29].DATAIN
a[29] => out[30].DATAIN
a[30] => out[31].DATAIN
a[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[30].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sll:s1|Mux2b:m5
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~4.IN1
b[1] => b[1]~3.IN1
b[2] => b[2]~2.IN1
b[3] => b[3]~1.IN1
b[4] => b[4]~0.IN1
out[0] <= Mux2b:m5.port3
out[1] <= Mux2b:m5.port3
out[2] <= Mux2b:m5.port3
out[3] <= Mux2b:m5.port3
out[4] <= Mux2b:m5.port3
out[5] <= Mux2b:m5.port3
out[6] <= Mux2b:m5.port3
out[7] <= Mux2b:m5.port3
out[8] <= Mux2b:m5.port3
out[9] <= Mux2b:m5.port3
out[10] <= Mux2b:m5.port3
out[11] <= Mux2b:m5.port3
out[12] <= Mux2b:m5.port3
out[13] <= Mux2b:m5.port3
out[14] <= Mux2b:m5.port3
out[15] <= Mux2b:m5.port3
out[16] <= Mux2b:m5.port3
out[17] <= Mux2b:m5.port3
out[18] <= Mux2b:m5.port3
out[19] <= Mux2b:m5.port3
out[20] <= Mux2b:m5.port3
out[21] <= Mux2b:m5.port3
out[22] <= Mux2b:m5.port3
out[23] <= Mux2b:m5.port3
out[24] <= Mux2b:m5.port3
out[25] <= Mux2b:m5.port3
out[26] <= Mux2b:m5.port3
out[27] <= Mux2b:m5.port3
out[28] <= Mux2b:m5.port3
out[29] <= Mux2b:m5.port3
out[30] <= Mux2b:m5.port3
out[31] <= Mux2b:m5.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d01
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d02
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d03
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d04
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Dec2:d05
a[0] => ShiftLeft0.IN33
b[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d1
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => ~NO_FANOUT~
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => out[0].DATAIN
a[17] => out[1].DATAIN
a[18] => out[2].DATAIN
a[19] => out[3].DATAIN
a[20] => out[4].DATAIN
a[21] => out[5].DATAIN
a[22] => out[6].DATAIN
a[23] => out[7].DATAIN
a[24] => out[8].DATAIN
a[25] => out[9].DATAIN
a[26] => out[10].DATAIN
a[27] => out[11].DATAIN
a[28] => out[12].DATAIN
a[29] => out[13].DATAIN
a[30] => out[14].DATAIN
a[31] => out[16].DATAIN
a[31] => out[15].DATAIN
a[31] => out[31].DATAIN
a[31] => out[30].DATAIN
a[31] => out[29].DATAIN
a[31] => out[28].DATAIN
a[31] => out[27].DATAIN
a[31] => out[26].DATAIN
a[31] => out[25].DATAIN
a[31] => out[24].DATAIN
a[31] => out[23].DATAIN
a[31] => out[22].DATAIN
a[31] => out[21].DATAIN
a[31] => out[20].DATAIN
a[31] => out[19].DATAIN
a[31] => out[18].DATAIN
a[31] => out[17].DATAIN
out[0] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m1
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d2
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => ~NO_FANOUT~
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => out[0].DATAIN
a[9] => out[1].DATAIN
a[10] => out[2].DATAIN
a[11] => out[3].DATAIN
a[12] => out[4].DATAIN
a[13] => out[5].DATAIN
a[14] => out[6].DATAIN
a[15] => out[7].DATAIN
a[16] => out[8].DATAIN
a[17] => out[9].DATAIN
a[18] => out[10].DATAIN
a[19] => out[11].DATAIN
a[20] => out[12].DATAIN
a[21] => out[13].DATAIN
a[22] => out[14].DATAIN
a[23] => out[15].DATAIN
a[24] => out[16].DATAIN
a[25] => out[17].DATAIN
a[26] => out[18].DATAIN
a[27] => out[19].DATAIN
a[28] => out[20].DATAIN
a[29] => out[21].DATAIN
a[30] => out[22].DATAIN
a[31] => out[24].DATAIN
a[31] => out[23].DATAIN
a[31] => out[31].DATAIN
a[31] => out[30].DATAIN
a[31] => out[29].DATAIN
a[31] => out[28].DATAIN
a[31] => out[27].DATAIN
a[31] => out[26].DATAIN
a[31] => out[25].DATAIN
out[0] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m2
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d3
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => out[0].DATAIN
a[5] => out[1].DATAIN
a[6] => out[2].DATAIN
a[7] => out[3].DATAIN
a[8] => out[4].DATAIN
a[9] => out[5].DATAIN
a[10] => out[6].DATAIN
a[11] => out[7].DATAIN
a[12] => out[8].DATAIN
a[13] => out[9].DATAIN
a[14] => out[10].DATAIN
a[15] => out[11].DATAIN
a[16] => out[12].DATAIN
a[17] => out[13].DATAIN
a[18] => out[14].DATAIN
a[19] => out[15].DATAIN
a[20] => out[16].DATAIN
a[21] => out[17].DATAIN
a[22] => out[18].DATAIN
a[23] => out[19].DATAIN
a[24] => out[20].DATAIN
a[25] => out[21].DATAIN
a[26] => out[22].DATAIN
a[27] => out[23].DATAIN
a[28] => out[24].DATAIN
a[29] => out[25].DATAIN
a[30] => out[26].DATAIN
a[31] => out[28].DATAIN
a[31] => out[27].DATAIN
a[31] => out[31].DATAIN
a[31] => out[30].DATAIN
a[31] => out[29].DATAIN
out[0] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m3
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d4
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => out[0].DATAIN
a[3] => out[1].DATAIN
a[4] => out[2].DATAIN
a[5] => out[3].DATAIN
a[6] => out[4].DATAIN
a[7] => out[5].DATAIN
a[8] => out[6].DATAIN
a[9] => out[7].DATAIN
a[10] => out[8].DATAIN
a[11] => out[9].DATAIN
a[12] => out[10].DATAIN
a[13] => out[11].DATAIN
a[14] => out[12].DATAIN
a[15] => out[13].DATAIN
a[16] => out[14].DATAIN
a[17] => out[15].DATAIN
a[18] => out[16].DATAIN
a[19] => out[17].DATAIN
a[20] => out[18].DATAIN
a[21] => out[19].DATAIN
a[22] => out[20].DATAIN
a[23] => out[21].DATAIN
a[24] => out[22].DATAIN
a[25] => out[23].DATAIN
a[26] => out[24].DATAIN
a[27] => out[25].DATAIN
a[28] => out[26].DATAIN
a[29] => out[27].DATAIN
a[30] => out[28].DATAIN
a[31] => out[30].DATAIN
a[31] => out[29].DATAIN
a[31] => out[31].DATAIN
out[0] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m4
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|rshifter:d5
a[0] => ~NO_FANOUT~
a[1] => out[0].DATAIN
a[2] => out[1].DATAIN
a[3] => out[2].DATAIN
a[4] => out[3].DATAIN
a[5] => out[4].DATAIN
a[6] => out[5].DATAIN
a[7] => out[6].DATAIN
a[8] => out[7].DATAIN
a[9] => out[8].DATAIN
a[10] => out[9].DATAIN
a[11] => out[10].DATAIN
a[12] => out[11].DATAIN
a[13] => out[12].DATAIN
a[14] => out[13].DATAIN
a[15] => out[14].DATAIN
a[16] => out[15].DATAIN
a[17] => out[16].DATAIN
a[18] => out[17].DATAIN
a[19] => out[18].DATAIN
a[20] => out[19].DATAIN
a[21] => out[20].DATAIN
a[22] => out[21].DATAIN
a[23] => out[22].DATAIN
a[24] => out[23].DATAIN
a[25] => out[24].DATAIN
a[26] => out[25].DATAIN
a[27] => out[26].DATAIN
a[28] => out[27].DATAIN
a[29] => out[28].DATAIN
a[30] => out[29].DATAIN
a[31] => out[31].DATAIN
a[31] => out[30].DATAIN
out[0] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|sra:s2|Mux2b:m5
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m
a5[0] => a5[0]~31.IN1
a5[1] => a5[1]~30.IN1
a5[2] => a5[2]~29.IN1
a5[3] => a5[3]~28.IN1
a5[4] => a5[4]~27.IN1
a5[5] => a5[5]~26.IN1
a5[6] => a5[6]~25.IN1
a5[7] => a5[7]~24.IN1
a5[8] => a5[8]~23.IN1
a5[9] => a5[9]~22.IN1
a5[10] => a5[10]~21.IN1
a5[11] => a5[11]~20.IN1
a5[12] => a5[12]~19.IN1
a5[13] => a5[13]~18.IN1
a5[14] => a5[14]~17.IN1
a5[15] => a5[15]~16.IN1
a5[16] => a5[16]~15.IN1
a5[17] => a5[17]~14.IN1
a5[18] => a5[18]~13.IN1
a5[19] => a5[19]~12.IN1
a5[20] => a5[20]~11.IN1
a5[21] => a5[21]~10.IN1
a5[22] => a5[22]~9.IN1
a5[23] => a5[23]~8.IN1
a5[24] => a5[24]~7.IN1
a5[25] => a5[25]~6.IN1
a5[26] => a5[26]~5.IN1
a5[27] => a5[27]~4.IN1
a5[28] => a5[28]~3.IN1
a5[29] => a5[29]~2.IN1
a5[30] => a5[30]~1.IN1
a5[31] => a5[31]~0.IN1
a4[0] => a4[0]~31.IN1
a4[1] => a4[1]~30.IN1
a4[2] => a4[2]~29.IN1
a4[3] => a4[3]~28.IN1
a4[4] => a4[4]~27.IN1
a4[5] => a4[5]~26.IN1
a4[6] => a4[6]~25.IN1
a4[7] => a4[7]~24.IN1
a4[8] => a4[8]~23.IN1
a4[9] => a4[9]~22.IN1
a4[10] => a4[10]~21.IN1
a4[11] => a4[11]~20.IN1
a4[12] => a4[12]~19.IN1
a4[13] => a4[13]~18.IN1
a4[14] => a4[14]~17.IN1
a4[15] => a4[15]~16.IN1
a4[16] => a4[16]~15.IN1
a4[17] => a4[17]~14.IN1
a4[18] => a4[18]~13.IN1
a4[19] => a4[19]~12.IN1
a4[20] => a4[20]~11.IN1
a4[21] => a4[21]~10.IN1
a4[22] => a4[22]~9.IN1
a4[23] => a4[23]~8.IN1
a4[24] => a4[24]~7.IN1
a4[25] => a4[25]~6.IN1
a4[26] => a4[26]~5.IN1
a4[27] => a4[27]~4.IN1
a4[28] => a4[28]~3.IN1
a4[29] => a4[29]~2.IN1
a4[30] => a4[30]~1.IN1
a4[31] => a4[31]~0.IN1
a3[0] => a3[0]~31.IN1
a3[1] => a3[1]~30.IN1
a3[2] => a3[2]~29.IN1
a3[3] => a3[3]~28.IN1
a3[4] => a3[4]~27.IN1
a3[5] => a3[5]~26.IN1
a3[6] => a3[6]~25.IN1
a3[7] => a3[7]~24.IN1
a3[8] => a3[8]~23.IN1
a3[9] => a3[9]~22.IN1
a3[10] => a3[10]~21.IN1
a3[11] => a3[11]~20.IN1
a3[12] => a3[12]~19.IN1
a3[13] => a3[13]~18.IN1
a3[14] => a3[14]~17.IN1
a3[15] => a3[15]~16.IN1
a3[16] => a3[16]~15.IN1
a3[17] => a3[17]~14.IN1
a3[18] => a3[18]~13.IN1
a3[19] => a3[19]~12.IN1
a3[20] => a3[20]~11.IN1
a3[21] => a3[21]~10.IN1
a3[22] => a3[22]~9.IN1
a3[23] => a3[23]~8.IN1
a3[24] => a3[24]~7.IN1
a3[25] => a3[25]~6.IN1
a3[26] => a3[26]~5.IN1
a3[27] => a3[27]~4.IN1
a3[28] => a3[28]~3.IN1
a3[29] => a3[29]~2.IN1
a3[30] => a3[30]~1.IN1
a3[31] => a3[31]~0.IN1
a2[0] => a2[0]~31.IN1
a2[1] => a2[1]~30.IN1
a2[2] => a2[2]~29.IN1
a2[3] => a2[3]~28.IN1
a2[4] => a2[4]~27.IN1
a2[5] => a2[5]~26.IN1
a2[6] => a2[6]~25.IN1
a2[7] => a2[7]~24.IN1
a2[8] => a2[8]~23.IN1
a2[9] => a2[9]~22.IN1
a2[10] => a2[10]~21.IN1
a2[11] => a2[11]~20.IN1
a2[12] => a2[12]~19.IN1
a2[13] => a2[13]~18.IN1
a2[14] => a2[14]~17.IN1
a2[15] => a2[15]~16.IN1
a2[16] => a2[16]~15.IN1
a2[17] => a2[17]~14.IN1
a2[18] => a2[18]~13.IN1
a2[19] => a2[19]~12.IN1
a2[20] => a2[20]~11.IN1
a2[21] => a2[21]~10.IN1
a2[22] => a2[22]~9.IN1
a2[23] => a2[23]~8.IN1
a2[24] => a2[24]~7.IN1
a2[25] => a2[25]~6.IN1
a2[26] => a2[26]~5.IN1
a2[27] => a2[27]~4.IN1
a2[28] => a2[28]~3.IN1
a2[29] => a2[29]~2.IN1
a2[30] => a2[30]~1.IN1
a2[31] => a2[31]~0.IN1
a1[0] => a1[0]~31.IN1
a1[1] => a1[1]~30.IN1
a1[2] => a1[2]~29.IN1
a1[3] => a1[3]~28.IN1
a1[4] => a1[4]~27.IN1
a1[5] => a1[5]~26.IN1
a1[6] => a1[6]~25.IN1
a1[7] => a1[7]~24.IN1
a1[8] => a1[8]~23.IN1
a1[9] => a1[9]~22.IN1
a1[10] => a1[10]~21.IN1
a1[11] => a1[11]~20.IN1
a1[12] => a1[12]~19.IN1
a1[13] => a1[13]~18.IN1
a1[14] => a1[14]~17.IN1
a1[15] => a1[15]~16.IN1
a1[16] => a1[16]~15.IN1
a1[17] => a1[17]~14.IN1
a1[18] => a1[18]~13.IN1
a1[19] => a1[19]~12.IN1
a1[20] => a1[20]~11.IN1
a1[21] => a1[21]~10.IN1
a1[22] => a1[22]~9.IN1
a1[23] => a1[23]~8.IN1
a1[24] => a1[24]~7.IN1
a1[25] => a1[25]~6.IN1
a1[26] => a1[26]~5.IN1
a1[27] => a1[27]~4.IN1
a1[28] => a1[28]~3.IN1
a1[29] => a1[29]~2.IN1
a1[30] => a1[30]~1.IN1
a1[31] => a1[31]~0.IN1
a0[0] => a0[0]~31.IN1
a0[1] => a0[1]~30.IN1
a0[2] => a0[2]~29.IN1
a0[3] => a0[3]~28.IN1
a0[4] => a0[4]~27.IN1
a0[5] => a0[5]~26.IN1
a0[6] => a0[6]~25.IN1
a0[7] => a0[7]~24.IN1
a0[8] => a0[8]~23.IN1
a0[9] => a0[9]~22.IN1
a0[10] => a0[10]~21.IN1
a0[11] => a0[11]~20.IN1
a0[12] => a0[12]~19.IN1
a0[13] => a0[13]~18.IN1
a0[14] => a0[14]~17.IN1
a0[15] => a0[15]~16.IN1
a0[16] => a0[16]~15.IN1
a0[17] => a0[17]~14.IN1
a0[18] => a0[18]~13.IN1
a0[19] => a0[19]~12.IN1
a0[20] => a0[20]~11.IN1
a0[21] => a0[21]~10.IN1
a0[22] => a0[22]~9.IN1
a0[23] => a0[23]~8.IN1
a0[24] => a0[24]~7.IN1
a0[25] => a0[25]~6.IN1
a0[26] => a0[26]~5.IN1
a0[27] => a0[27]~4.IN1
a0[28] => a0[28]~3.IN1
a0[29] => a0[29]~2.IN1
a0[30] => a0[30]~1.IN1
a0[31] => a0[31]~0.IN1
s[0] => s[0]~5.IN1
s[1] => s[1]~4.IN1
s[2] => s[2]~3.IN1
s[3] => s[3]~2.IN1
s[4] => s[4]~1.IN1
s[5] => s[5]~0.IN1
b[0] <= b~0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~3.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~4.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~5.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~6.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~7.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~8.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~9.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~14.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~15.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~16.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~17.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~18.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~19.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~20.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~21.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~22.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~23.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~24.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~25.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~26.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~27.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~28.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~29.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~30.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~31.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m|Mux3:ma
a2[0] => b~0.IN0
a2[1] => b~1.IN0
a2[2] => b~2.IN0
a2[3] => b~3.IN0
a2[4] => b~4.IN0
a2[5] => b~5.IN0
a2[6] => b~6.IN0
a2[7] => b~7.IN0
a2[8] => b~8.IN0
a2[9] => b~9.IN0
a2[10] => b~10.IN0
a2[11] => b~11.IN0
a2[12] => b~12.IN0
a2[13] => b~13.IN0
a2[14] => b~14.IN0
a2[15] => b~15.IN0
a2[16] => b~16.IN0
a2[17] => b~17.IN0
a2[18] => b~18.IN0
a2[19] => b~19.IN0
a2[20] => b~20.IN0
a2[21] => b~21.IN0
a2[22] => b~22.IN0
a2[23] => b~23.IN0
a2[24] => b~24.IN0
a2[25] => b~25.IN0
a2[26] => b~26.IN0
a2[27] => b~27.IN0
a2[28] => b~28.IN0
a2[29] => b~29.IN0
a2[30] => b~30.IN0
a2[31] => b~31.IN0
a1[0] => b~32.IN0
a1[1] => b~33.IN0
a1[2] => b~34.IN0
a1[3] => b~35.IN0
a1[4] => b~36.IN0
a1[5] => b~37.IN0
a1[6] => b~38.IN0
a1[7] => b~39.IN0
a1[8] => b~40.IN0
a1[9] => b~41.IN0
a1[10] => b~42.IN0
a1[11] => b~43.IN0
a1[12] => b~44.IN0
a1[13] => b~45.IN0
a1[14] => b~46.IN0
a1[15] => b~47.IN0
a1[16] => b~48.IN0
a1[17] => b~49.IN0
a1[18] => b~50.IN0
a1[19] => b~51.IN0
a1[20] => b~52.IN0
a1[21] => b~53.IN0
a1[22] => b~54.IN0
a1[23] => b~55.IN0
a1[24] => b~56.IN0
a1[25] => b~57.IN0
a1[26] => b~58.IN0
a1[27] => b~59.IN0
a1[28] => b~60.IN0
a1[29] => b~61.IN0
a1[30] => b~62.IN0
a1[31] => b~63.IN0
a0[0] => b~96.IN0
a0[1] => b~97.IN0
a0[2] => b~98.IN0
a0[3] => b~99.IN0
a0[4] => b~100.IN0
a0[5] => b~101.IN0
a0[6] => b~102.IN0
a0[7] => b~103.IN0
a0[8] => b~104.IN0
a0[9] => b~105.IN0
a0[10] => b~106.IN0
a0[11] => b~107.IN0
a0[12] => b~108.IN0
a0[13] => b~109.IN0
a0[14] => b~110.IN0
a0[15] => b~111.IN0
a0[16] => b~112.IN0
a0[17] => b~113.IN0
a0[18] => b~114.IN0
a0[19] => b~115.IN0
a0[20] => b~116.IN0
a0[21] => b~117.IN0
a0[22] => b~118.IN0
a0[23] => b~119.IN0
a0[24] => b~120.IN0
a0[25] => b~121.IN0
a0[26] => b~122.IN0
a0[27] => b~123.IN0
a0[28] => b~124.IN0
a0[29] => b~125.IN0
a0[30] => b~126.IN0
a0[31] => b~127.IN0
s[0] => b~96.IN1
s[0] => b~97.IN1
s[0] => b~98.IN1
s[0] => b~99.IN1
s[0] => b~100.IN1
s[0] => b~101.IN1
s[0] => b~102.IN1
s[0] => b~103.IN1
s[0] => b~104.IN1
s[0] => b~105.IN1
s[0] => b~106.IN1
s[0] => b~107.IN1
s[0] => b~108.IN1
s[0] => b~109.IN1
s[0] => b~110.IN1
s[0] => b~111.IN1
s[0] => b~112.IN1
s[0] => b~113.IN1
s[0] => b~114.IN1
s[0] => b~115.IN1
s[0] => b~116.IN1
s[0] => b~117.IN1
s[0] => b~118.IN1
s[0] => b~119.IN1
s[0] => b~120.IN1
s[0] => b~121.IN1
s[0] => b~122.IN1
s[0] => b~123.IN1
s[0] => b~124.IN1
s[0] => b~125.IN1
s[0] => b~126.IN1
s[0] => b~127.IN1
s[1] => b~32.IN1
s[1] => b~33.IN1
s[1] => b~34.IN1
s[1] => b~35.IN1
s[1] => b~36.IN1
s[1] => b~37.IN1
s[1] => b~38.IN1
s[1] => b~39.IN1
s[1] => b~40.IN1
s[1] => b~41.IN1
s[1] => b~42.IN1
s[1] => b~43.IN1
s[1] => b~44.IN1
s[1] => b~45.IN1
s[1] => b~46.IN1
s[1] => b~47.IN1
s[1] => b~48.IN1
s[1] => b~49.IN1
s[1] => b~50.IN1
s[1] => b~51.IN1
s[1] => b~52.IN1
s[1] => b~53.IN1
s[1] => b~54.IN1
s[1] => b~55.IN1
s[1] => b~56.IN1
s[1] => b~57.IN1
s[1] => b~58.IN1
s[1] => b~59.IN1
s[1] => b~60.IN1
s[1] => b~61.IN1
s[1] => b~62.IN1
s[1] => b~63.IN1
s[2] => b~0.IN1
s[2] => b~1.IN1
s[2] => b~2.IN1
s[2] => b~3.IN1
s[2] => b~4.IN1
s[2] => b~5.IN1
s[2] => b~6.IN1
s[2] => b~7.IN1
s[2] => b~8.IN1
s[2] => b~9.IN1
s[2] => b~10.IN1
s[2] => b~11.IN1
s[2] => b~12.IN1
s[2] => b~13.IN1
s[2] => b~14.IN1
s[2] => b~15.IN1
s[2] => b~16.IN1
s[2] => b~17.IN1
s[2] => b~18.IN1
s[2] => b~19.IN1
s[2] => b~20.IN1
s[2] => b~21.IN1
s[2] => b~22.IN1
s[2] => b~23.IN1
s[2] => b~24.IN1
s[2] => b~25.IN1
s[2] => b~26.IN1
s[2] => b~27.IN1
s[2] => b~28.IN1
s[2] => b~29.IN1
s[2] => b~30.IN1
s[2] => b~31.IN1
b[0] <= b~128.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~129.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~130.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~131.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~132.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~133.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~134.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~135.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~136.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~137.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~138.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~139.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~140.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~141.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~142.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~143.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~144.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~145.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~146.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~147.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~148.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~149.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~150.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~151.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~152.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~153.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~154.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~155.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~156.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~157.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~158.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~159.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|ALU:execALU|Mux6:m|Mux3:mb
a2[0] => b~0.IN0
a2[1] => b~1.IN0
a2[2] => b~2.IN0
a2[3] => b~3.IN0
a2[4] => b~4.IN0
a2[5] => b~5.IN0
a2[6] => b~6.IN0
a2[7] => b~7.IN0
a2[8] => b~8.IN0
a2[9] => b~9.IN0
a2[10] => b~10.IN0
a2[11] => b~11.IN0
a2[12] => b~12.IN0
a2[13] => b~13.IN0
a2[14] => b~14.IN0
a2[15] => b~15.IN0
a2[16] => b~16.IN0
a2[17] => b~17.IN0
a2[18] => b~18.IN0
a2[19] => b~19.IN0
a2[20] => b~20.IN0
a2[21] => b~21.IN0
a2[22] => b~22.IN0
a2[23] => b~23.IN0
a2[24] => b~24.IN0
a2[25] => b~25.IN0
a2[26] => b~26.IN0
a2[27] => b~27.IN0
a2[28] => b~28.IN0
a2[29] => b~29.IN0
a2[30] => b~30.IN0
a2[31] => b~31.IN0
a1[0] => b~32.IN0
a1[1] => b~33.IN0
a1[2] => b~34.IN0
a1[3] => b~35.IN0
a1[4] => b~36.IN0
a1[5] => b~37.IN0
a1[6] => b~38.IN0
a1[7] => b~39.IN0
a1[8] => b~40.IN0
a1[9] => b~41.IN0
a1[10] => b~42.IN0
a1[11] => b~43.IN0
a1[12] => b~44.IN0
a1[13] => b~45.IN0
a1[14] => b~46.IN0
a1[15] => b~47.IN0
a1[16] => b~48.IN0
a1[17] => b~49.IN0
a1[18] => b~50.IN0
a1[19] => b~51.IN0
a1[20] => b~52.IN0
a1[21] => b~53.IN0
a1[22] => b~54.IN0
a1[23] => b~55.IN0
a1[24] => b~56.IN0
a1[25] => b~57.IN0
a1[26] => b~58.IN0
a1[27] => b~59.IN0
a1[28] => b~60.IN0
a1[29] => b~61.IN0
a1[30] => b~62.IN0
a1[31] => b~63.IN0
a0[0] => b~96.IN0
a0[1] => b~97.IN0
a0[2] => b~98.IN0
a0[3] => b~99.IN0
a0[4] => b~100.IN0
a0[5] => b~101.IN0
a0[6] => b~102.IN0
a0[7] => b~103.IN0
a0[8] => b~104.IN0
a0[9] => b~105.IN0
a0[10] => b~106.IN0
a0[11] => b~107.IN0
a0[12] => b~108.IN0
a0[13] => b~109.IN0
a0[14] => b~110.IN0
a0[15] => b~111.IN0
a0[16] => b~112.IN0
a0[17] => b~113.IN0
a0[18] => b~114.IN0
a0[19] => b~115.IN0
a0[20] => b~116.IN0
a0[21] => b~117.IN0
a0[22] => b~118.IN0
a0[23] => b~119.IN0
a0[24] => b~120.IN0
a0[25] => b~121.IN0
a0[26] => b~122.IN0
a0[27] => b~123.IN0
a0[28] => b~124.IN0
a0[29] => b~125.IN0
a0[30] => b~126.IN0
a0[31] => b~127.IN0
s[0] => b~96.IN1
s[0] => b~97.IN1
s[0] => b~98.IN1
s[0] => b~99.IN1
s[0] => b~100.IN1
s[0] => b~101.IN1
s[0] => b~102.IN1
s[0] => b~103.IN1
s[0] => b~104.IN1
s[0] => b~105.IN1
s[0] => b~106.IN1
s[0] => b~107.IN1
s[0] => b~108.IN1
s[0] => b~109.IN1
s[0] => b~110.IN1
s[0] => b~111.IN1
s[0] => b~112.IN1
s[0] => b~113.IN1
s[0] => b~114.IN1
s[0] => b~115.IN1
s[0] => b~116.IN1
s[0] => b~117.IN1
s[0] => b~118.IN1
s[0] => b~119.IN1
s[0] => b~120.IN1
s[0] => b~121.IN1
s[0] => b~122.IN1
s[0] => b~123.IN1
s[0] => b~124.IN1
s[0] => b~125.IN1
s[0] => b~126.IN1
s[0] => b~127.IN1
s[1] => b~32.IN1
s[1] => b~33.IN1
s[1] => b~34.IN1
s[1] => b~35.IN1
s[1] => b~36.IN1
s[1] => b~37.IN1
s[1] => b~38.IN1
s[1] => b~39.IN1
s[1] => b~40.IN1
s[1] => b~41.IN1
s[1] => b~42.IN1
s[1] => b~43.IN1
s[1] => b~44.IN1
s[1] => b~45.IN1
s[1] => b~46.IN1
s[1] => b~47.IN1
s[1] => b~48.IN1
s[1] => b~49.IN1
s[1] => b~50.IN1
s[1] => b~51.IN1
s[1] => b~52.IN1
s[1] => b~53.IN1
s[1] => b~54.IN1
s[1] => b~55.IN1
s[1] => b~56.IN1
s[1] => b~57.IN1
s[1] => b~58.IN1
s[1] => b~59.IN1
s[1] => b~60.IN1
s[1] => b~61.IN1
s[1] => b~62.IN1
s[1] => b~63.IN1
s[2] => b~0.IN1
s[2] => b~1.IN1
s[2] => b~2.IN1
s[2] => b~3.IN1
s[2] => b~4.IN1
s[2] => b~5.IN1
s[2] => b~6.IN1
s[2] => b~7.IN1
s[2] => b~8.IN1
s[2] => b~9.IN1
s[2] => b~10.IN1
s[2] => b~11.IN1
s[2] => b~12.IN1
s[2] => b~13.IN1
s[2] => b~14.IN1
s[2] => b~15.IN1
s[2] => b~16.IN1
s[2] => b~17.IN1
s[2] => b~18.IN1
s[2] => b~19.IN1
s[2] => b~20.IN1
s[2] => b~21.IN1
s[2] => b~22.IN1
s[2] => b~23.IN1
s[2] => b~24.IN1
s[2] => b~25.IN1
s[2] => b~26.IN1
s[2] => b~27.IN1
s[2] => b~28.IN1
s[2] => b~29.IN1
s[2] => b~30.IN1
s[2] => b~31.IN1
b[0] <= b~128.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~129.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~130.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~131.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~132.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~133.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~134.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~135.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~136.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~137.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~138.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~139.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~140.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~141.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~142.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~143.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~144.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~145.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~146.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~147.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~148.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~149.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~150.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~151.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~152.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~153.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~154.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~155.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~156.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~157.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~158.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~159.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:execALUReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:RData2Reg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx
d[0] => d[0]~5.IN1
d[1] => d[1]~4.IN1
d[2] => d[2]~3.IN1
d[3] => d[3]~2.IN1
d[4] => d[4]~1.IN1
d[5] => d[5]~0.IN1
aclr => aclr~0.IN6
clk => clk~0.IN6
write_Enable => write_Enable~0.IN6
out[0] <= my_dff:myblock[0].dFF16.port4
out[1] <= my_dff:myblock[1].dFF16.port4
out[2] <= my_dff:myblock[2].dFF16.port4
out[3] <= my_dff:myblock[3].dFF16.port4
out[4] <= my_dff:myblock[4].dFF16.port4
out[5] <= my_dff:myblock[5].dFF16.port4


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[0].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[1].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[2].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[3].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[4].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register2:rdregEx|my_dff:myblock[5].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|CLA:branchadd|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|register:branchValExReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2b:jaljrMux
a3[0] => b~0.IN0
a3[1] => b~1.IN0
a3[2] => b~2.IN0
a3[3] => b~3.IN0
a3[4] => b~4.IN0
a3[5] => b~5.IN0
a3[6] => b~6.IN0
a3[7] => b~7.IN0
a3[8] => b~8.IN0
a3[9] => b~9.IN0
a3[10] => b~10.IN0
a3[11] => b~11.IN0
a3[12] => b~12.IN0
a3[13] => b~13.IN0
a3[14] => b~14.IN0
a3[15] => b~15.IN0
a3[16] => b~16.IN0
a3[17] => b~17.IN0
a3[18] => b~18.IN0
a3[19] => b~19.IN0
a3[20] => b~20.IN0
a3[21] => b~21.IN0
a3[22] => b~22.IN0
a3[23] => b~23.IN0
a3[24] => b~24.IN0
a3[25] => b~25.IN0
a3[26] => b~26.IN0
a3[27] => b~27.IN0
a3[28] => b~28.IN0
a3[29] => b~29.IN0
a3[30] => b~30.IN0
a3[31] => b~31.IN0
a2[0] => b~32.IN0
a2[1] => b~33.IN0
a2[2] => b~34.IN0
a2[3] => b~35.IN0
a2[4] => b~36.IN0
a2[5] => b~37.IN0
a2[6] => b~38.IN0
a2[7] => b~39.IN0
a2[8] => b~40.IN0
a2[9] => b~41.IN0
a2[10] => b~42.IN0
a2[11] => b~43.IN0
a2[12] => b~44.IN0
a2[13] => b~45.IN0
a2[14] => b~46.IN0
a2[15] => b~47.IN0
a2[16] => b~48.IN0
a2[17] => b~49.IN0
a2[18] => b~50.IN0
a2[19] => b~51.IN0
a2[20] => b~52.IN0
a2[21] => b~53.IN0
a2[22] => b~54.IN0
a2[23] => b~55.IN0
a2[24] => b~56.IN0
a2[25] => b~57.IN0
a2[26] => b~58.IN0
a2[27] => b~59.IN0
a2[28] => b~60.IN0
a2[29] => b~61.IN0
a2[30] => b~62.IN0
a2[31] => b~63.IN0
s[0] => b~32.IN1
s[0] => b~33.IN1
s[0] => b~34.IN1
s[0] => b~35.IN1
s[0] => b~36.IN1
s[0] => b~37.IN1
s[0] => b~38.IN1
s[0] => b~39.IN1
s[0] => b~40.IN1
s[0] => b~41.IN1
s[0] => b~42.IN1
s[0] => b~43.IN1
s[0] => b~44.IN1
s[0] => b~45.IN1
s[0] => b~46.IN1
s[0] => b~47.IN1
s[0] => b~48.IN1
s[0] => b~49.IN1
s[0] => b~50.IN1
s[0] => b~51.IN1
s[0] => b~52.IN1
s[0] => b~53.IN1
s[0] => b~54.IN1
s[0] => b~55.IN1
s[0] => b~56.IN1
s[0] => b~57.IN1
s[0] => b~58.IN1
s[0] => b~59.IN1
s[0] => b~60.IN1
s[0] => b~61.IN1
s[0] => b~62.IN1
s[0] => b~63.IN1
s[1] => b~0.IN1
s[1] => b~1.IN1
s[1] => b~2.IN1
s[1] => b~3.IN1
s[1] => b~4.IN1
s[1] => b~5.IN1
s[1] => b~6.IN1
s[1] => b~7.IN1
s[1] => b~8.IN1
s[1] => b~9.IN1
s[1] => b~10.IN1
s[1] => b~11.IN1
s[1] => b~12.IN1
s[1] => b~13.IN1
s[1] => b~14.IN1
s[1] => b~15.IN1
s[1] => b~16.IN1
s[1] => b~17.IN1
s[1] => b~18.IN1
s[1] => b~19.IN1
s[1] => b~20.IN1
s[1] => b~21.IN1
s[1] => b~22.IN1
s[1] => b~23.IN1
s[1] => b~24.IN1
s[1] => b~25.IN1
s[1] => b~26.IN1
s[1] => b~27.IN1
s[1] => b~28.IN1
s[1] => b~29.IN1
s[1] => b~30.IN1
s[1] => b~31.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:mulALuMux1
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|Mux2bin:mulALuMux2
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1
denom[0] => denom[0]~15.IN1
denom[1] => denom[1]~14.IN1
denom[2] => denom[2]~13.IN1
denom[3] => denom[3]~12.IN1
denom[4] => denom[4]~11.IN1
denom[5] => denom[5]~10.IN1
denom[6] => denom[6]~9.IN1
denom[7] => denom[7]~8.IN1
denom[8] => denom[8]~7.IN1
denom[9] => denom[9]~6.IN1
denom[10] => denom[10]~5.IN1
denom[11] => denom[11]~4.IN1
denom[12] => denom[12]~3.IN1
denom[13] => denom[13]~2.IN1
denom[14] => denom[14]~1.IN1
denom[15] => denom[15]~0.IN1
numer[0] => numer[0]~31.IN1
numer[1] => numer[1]~30.IN1
numer[2] => numer[2]~29.IN1
numer[3] => numer[3]~28.IN1
numer[4] => numer[4]~27.IN1
numer[5] => numer[5]~26.IN1
numer[6] => numer[6]~25.IN1
numer[7] => numer[7]~24.IN1
numer[8] => numer[8]~23.IN1
numer[9] => numer[9]~22.IN1
numer[10] => numer[10]~21.IN1
numer[11] => numer[11]~20.IN1
numer[12] => numer[12]~19.IN1
numer[13] => numer[13]~18.IN1
numer[14] => numer[14]~17.IN1
numer[15] => numer[15]~16.IN1
numer[16] => numer[16]~15.IN1
numer[17] => numer[17]~14.IN1
numer[18] => numer[18]~13.IN1
numer[19] => numer[19]~12.IN1
numer[20] => numer[20]~11.IN1
numer[21] => numer[21]~10.IN1
numer[22] => numer[22]~9.IN1
numer[23] => numer[23]~8.IN1
numer[24] => numer[24]~7.IN1
numer[25] => numer[25]~6.IN1
numer[26] => numer[26]~5.IN1
numer[27] => numer[27]~4.IN1
numer[28] => numer[28]~3.IN1
numer[29] => numer[29]~2.IN1
numer[30] => numer[30]~1.IN1
numer[31] => numer[31]~0.IN1
quotient[0] <= lpm_divide:lpm_divide_component.quotient
quotient[1] <= lpm_divide:lpm_divide_component.quotient
quotient[2] <= lpm_divide:lpm_divide_component.quotient
quotient[3] <= lpm_divide:lpm_divide_component.quotient
quotient[4] <= lpm_divide:lpm_divide_component.quotient
quotient[5] <= lpm_divide:lpm_divide_component.quotient
quotient[6] <= lpm_divide:lpm_divide_component.quotient
quotient[7] <= lpm_divide:lpm_divide_component.quotient
quotient[8] <= lpm_divide:lpm_divide_component.quotient
quotient[9] <= lpm_divide:lpm_divide_component.quotient
quotient[10] <= lpm_divide:lpm_divide_component.quotient
quotient[11] <= lpm_divide:lpm_divide_component.quotient
quotient[12] <= lpm_divide:lpm_divide_component.quotient
quotient[13] <= lpm_divide:lpm_divide_component.quotient
quotient[14] <= lpm_divide:lpm_divide_component.quotient
quotient[15] <= lpm_divide:lpm_divide_component.quotient
quotient[16] <= lpm_divide:lpm_divide_component.quotient
quotient[17] <= lpm_divide:lpm_divide_component.quotient
quotient[18] <= lpm_divide:lpm_divide_component.quotient
quotient[19] <= lpm_divide:lpm_divide_component.quotient
quotient[20] <= lpm_divide:lpm_divide_component.quotient
quotient[21] <= lpm_divide:lpm_divide_component.quotient
quotient[22] <= lpm_divide:lpm_divide_component.quotient
quotient[23] <= lpm_divide:lpm_divide_component.quotient
quotient[24] <= lpm_divide:lpm_divide_component.quotient
quotient[25] <= lpm_divide:lpm_divide_component.quotient
quotient[26] <= lpm_divide:lpm_divide_component.quotient
quotient[27] <= lpm_divide:lpm_divide_component.quotient
quotient[28] <= lpm_divide:lpm_divide_component.quotient
quotient[29] <= lpm_divide:lpm_divide_component.quotient
quotient[30] <= lpm_divide:lpm_divide_component.quotient
quotient[31] <= lpm_divide:lpm_divide_component.quotient
remain[0] <= lpm_divide:lpm_divide_component.remain
remain[1] <= lpm_divide:lpm_divide_component.remain
remain[2] <= lpm_divide:lpm_divide_component.remain
remain[3] <= lpm_divide:lpm_divide_component.remain
remain[4] <= lpm_divide:lpm_divide_component.remain
remain[5] <= lpm_divide:lpm_divide_component.remain
remain[6] <= lpm_divide:lpm_divide_component.remain
remain[7] <= lpm_divide:lpm_divide_component.remain
remain[8] <= lpm_divide:lpm_divide_component.remain
remain[9] <= lpm_divide:lpm_divide_component.remain
remain[10] <= lpm_divide:lpm_divide_component.remain
remain[11] <= lpm_divide:lpm_divide_component.remain
remain[12] <= lpm_divide:lpm_divide_component.remain
remain[13] <= lpm_divide:lpm_divide_component.remain
remain[14] <= lpm_divide:lpm_divide_component.remain
remain[15] <= lpm_divide:lpm_divide_component.remain


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_66s:auto_generated.numer[0]
numer[1] => lpm_divide_66s:auto_generated.numer[1]
numer[2] => lpm_divide_66s:auto_generated.numer[2]
numer[3] => lpm_divide_66s:auto_generated.numer[3]
numer[4] => lpm_divide_66s:auto_generated.numer[4]
numer[5] => lpm_divide_66s:auto_generated.numer[5]
numer[6] => lpm_divide_66s:auto_generated.numer[6]
numer[7] => lpm_divide_66s:auto_generated.numer[7]
numer[8] => lpm_divide_66s:auto_generated.numer[8]
numer[9] => lpm_divide_66s:auto_generated.numer[9]
numer[10] => lpm_divide_66s:auto_generated.numer[10]
numer[11] => lpm_divide_66s:auto_generated.numer[11]
numer[12] => lpm_divide_66s:auto_generated.numer[12]
numer[13] => lpm_divide_66s:auto_generated.numer[13]
numer[14] => lpm_divide_66s:auto_generated.numer[14]
numer[15] => lpm_divide_66s:auto_generated.numer[15]
numer[16] => lpm_divide_66s:auto_generated.numer[16]
numer[17] => lpm_divide_66s:auto_generated.numer[17]
numer[18] => lpm_divide_66s:auto_generated.numer[18]
numer[19] => lpm_divide_66s:auto_generated.numer[19]
numer[20] => lpm_divide_66s:auto_generated.numer[20]
numer[21] => lpm_divide_66s:auto_generated.numer[21]
numer[22] => lpm_divide_66s:auto_generated.numer[22]
numer[23] => lpm_divide_66s:auto_generated.numer[23]
numer[24] => lpm_divide_66s:auto_generated.numer[24]
numer[25] => lpm_divide_66s:auto_generated.numer[25]
numer[26] => lpm_divide_66s:auto_generated.numer[26]
numer[27] => lpm_divide_66s:auto_generated.numer[27]
numer[28] => lpm_divide_66s:auto_generated.numer[28]
numer[29] => lpm_divide_66s:auto_generated.numer[29]
numer[30] => lpm_divide_66s:auto_generated.numer[30]
numer[31] => lpm_divide_66s:auto_generated.numer[31]
denom[0] => lpm_divide_66s:auto_generated.denom[0]
denom[1] => lpm_divide_66s:auto_generated.denom[1]
denom[2] => lpm_divide_66s:auto_generated.denom[2]
denom[3] => lpm_divide_66s:auto_generated.denom[3]
denom[4] => lpm_divide_66s:auto_generated.denom[4]
denom[5] => lpm_divide_66s:auto_generated.denom[5]
denom[6] => lpm_divide_66s:auto_generated.denom[6]
denom[7] => lpm_divide_66s:auto_generated.denom[7]
denom[8] => lpm_divide_66s:auto_generated.denom[8]
denom[9] => lpm_divide_66s:auto_generated.denom[9]
denom[10] => lpm_divide_66s:auto_generated.denom[10]
denom[11] => lpm_divide_66s:auto_generated.denom[11]
denom[12] => lpm_divide_66s:auto_generated.denom[12]
denom[13] => lpm_divide_66s:auto_generated.denom[13]
denom[14] => lpm_divide_66s:auto_generated.denom[14]
denom[15] => lpm_divide_66s:auto_generated.denom[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_66s:auto_generated.quotient[0]
quotient[1] <= lpm_divide_66s:auto_generated.quotient[1]
quotient[2] <= lpm_divide_66s:auto_generated.quotient[2]
quotient[3] <= lpm_divide_66s:auto_generated.quotient[3]
quotient[4] <= lpm_divide_66s:auto_generated.quotient[4]
quotient[5] <= lpm_divide_66s:auto_generated.quotient[5]
quotient[6] <= lpm_divide_66s:auto_generated.quotient[6]
quotient[7] <= lpm_divide_66s:auto_generated.quotient[7]
quotient[8] <= lpm_divide_66s:auto_generated.quotient[8]
quotient[9] <= lpm_divide_66s:auto_generated.quotient[9]
quotient[10] <= lpm_divide_66s:auto_generated.quotient[10]
quotient[11] <= lpm_divide_66s:auto_generated.quotient[11]
quotient[12] <= lpm_divide_66s:auto_generated.quotient[12]
quotient[13] <= lpm_divide_66s:auto_generated.quotient[13]
quotient[14] <= lpm_divide_66s:auto_generated.quotient[14]
quotient[15] <= lpm_divide_66s:auto_generated.quotient[15]
quotient[16] <= lpm_divide_66s:auto_generated.quotient[16]
quotient[17] <= lpm_divide_66s:auto_generated.quotient[17]
quotient[18] <= lpm_divide_66s:auto_generated.quotient[18]
quotient[19] <= lpm_divide_66s:auto_generated.quotient[19]
quotient[20] <= lpm_divide_66s:auto_generated.quotient[20]
quotient[21] <= lpm_divide_66s:auto_generated.quotient[21]
quotient[22] <= lpm_divide_66s:auto_generated.quotient[22]
quotient[23] <= lpm_divide_66s:auto_generated.quotient[23]
quotient[24] <= lpm_divide_66s:auto_generated.quotient[24]
quotient[25] <= lpm_divide_66s:auto_generated.quotient[25]
quotient[26] <= lpm_divide_66s:auto_generated.quotient[26]
quotient[27] <= lpm_divide_66s:auto_generated.quotient[27]
quotient[28] <= lpm_divide_66s:auto_generated.quotient[28]
quotient[29] <= lpm_divide_66s:auto_generated.quotient[29]
quotient[30] <= lpm_divide_66s:auto_generated.quotient[30]
quotient[31] <= lpm_divide_66s:auto_generated.quotient[31]
remain[0] <= lpm_divide_66s:auto_generated.remain[0]
remain[1] <= lpm_divide_66s:auto_generated.remain[1]
remain[2] <= lpm_divide_66s:auto_generated.remain[2]
remain[3] <= lpm_divide_66s:auto_generated.remain[3]
remain[4] <= lpm_divide_66s:auto_generated.remain[4]
remain[5] <= lpm_divide_66s:auto_generated.remain[5]
remain[6] <= lpm_divide_66s:auto_generated.remain[6]
remain[7] <= lpm_divide_66s:auto_generated.remain[7]
remain[8] <= lpm_divide_66s:auto_generated.remain[8]
remain[9] <= lpm_divide_66s:auto_generated.remain[9]
remain[10] <= lpm_divide_66s:auto_generated.remain[10]
remain[11] <= lpm_divide_66s:auto_generated.remain[11]
remain[12] <= lpm_divide_66s:auto_generated.remain[12]
remain[13] <= lpm_divide_66s:auto_generated.remain[13]
remain[14] <= lpm_divide_66s:auto_generated.remain[14]
remain[15] <= lpm_divide_66s:auto_generated.remain[15]


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_59h:divider.denominator[0]
denom[1] => sign_div_unsign_59h:divider.denominator[1]
denom[2] => sign_div_unsign_59h:divider.denominator[2]
denom[3] => sign_div_unsign_59h:divider.denominator[3]
denom[4] => sign_div_unsign_59h:divider.denominator[4]
denom[5] => sign_div_unsign_59h:divider.denominator[5]
denom[6] => sign_div_unsign_59h:divider.denominator[6]
denom[7] => sign_div_unsign_59h:divider.denominator[7]
denom[8] => sign_div_unsign_59h:divider.denominator[8]
denom[9] => sign_div_unsign_59h:divider.denominator[9]
denom[10] => sign_div_unsign_59h:divider.denominator[10]
denom[11] => sign_div_unsign_59h:divider.denominator[11]
denom[12] => sign_div_unsign_59h:divider.denominator[12]
denom[13] => sign_div_unsign_59h:divider.denominator[13]
denom[14] => sign_div_unsign_59h:divider.denominator[14]
denom[15] => sign_div_unsign_59h:divider.denominator[15]
numer[0] => sign_div_unsign_59h:divider.numerator[0]
numer[1] => sign_div_unsign_59h:divider.numerator[1]
numer[2] => sign_div_unsign_59h:divider.numerator[2]
numer[3] => sign_div_unsign_59h:divider.numerator[3]
numer[4] => sign_div_unsign_59h:divider.numerator[4]
numer[5] => sign_div_unsign_59h:divider.numerator[5]
numer[6] => sign_div_unsign_59h:divider.numerator[6]
numer[7] => sign_div_unsign_59h:divider.numerator[7]
numer[8] => sign_div_unsign_59h:divider.numerator[8]
numer[9] => sign_div_unsign_59h:divider.numerator[9]
numer[10] => sign_div_unsign_59h:divider.numerator[10]
numer[11] => sign_div_unsign_59h:divider.numerator[11]
numer[12] => sign_div_unsign_59h:divider.numerator[12]
numer[13] => sign_div_unsign_59h:divider.numerator[13]
numer[14] => sign_div_unsign_59h:divider.numerator[14]
numer[15] => sign_div_unsign_59h:divider.numerator[15]
numer[16] => sign_div_unsign_59h:divider.numerator[16]
numer[17] => sign_div_unsign_59h:divider.numerator[17]
numer[18] => sign_div_unsign_59h:divider.numerator[18]
numer[19] => sign_div_unsign_59h:divider.numerator[19]
numer[20] => sign_div_unsign_59h:divider.numerator[20]
numer[21] => sign_div_unsign_59h:divider.numerator[21]
numer[22] => sign_div_unsign_59h:divider.numerator[22]
numer[23] => sign_div_unsign_59h:divider.numerator[23]
numer[24] => sign_div_unsign_59h:divider.numerator[24]
numer[25] => sign_div_unsign_59h:divider.numerator[25]
numer[26] => sign_div_unsign_59h:divider.numerator[26]
numer[27] => sign_div_unsign_59h:divider.numerator[27]
numer[28] => sign_div_unsign_59h:divider.numerator[28]
numer[29] => sign_div_unsign_59h:divider.numerator[29]
numer[30] => sign_div_unsign_59h:divider.numerator[30]
numer[31] => sign_div_unsign_59h:divider.numerator[31]
quotient[0] <= sign_div_unsign_59h:divider.quotient[0]
quotient[1] <= sign_div_unsign_59h:divider.quotient[1]
quotient[2] <= sign_div_unsign_59h:divider.quotient[2]
quotient[3] <= sign_div_unsign_59h:divider.quotient[3]
quotient[4] <= sign_div_unsign_59h:divider.quotient[4]
quotient[5] <= sign_div_unsign_59h:divider.quotient[5]
quotient[6] <= sign_div_unsign_59h:divider.quotient[6]
quotient[7] <= sign_div_unsign_59h:divider.quotient[7]
quotient[8] <= sign_div_unsign_59h:divider.quotient[8]
quotient[9] <= sign_div_unsign_59h:divider.quotient[9]
quotient[10] <= sign_div_unsign_59h:divider.quotient[10]
quotient[11] <= sign_div_unsign_59h:divider.quotient[11]
quotient[12] <= sign_div_unsign_59h:divider.quotient[12]
quotient[13] <= sign_div_unsign_59h:divider.quotient[13]
quotient[14] <= sign_div_unsign_59h:divider.quotient[14]
quotient[15] <= sign_div_unsign_59h:divider.quotient[15]
quotient[16] <= sign_div_unsign_59h:divider.quotient[16]
quotient[17] <= sign_div_unsign_59h:divider.quotient[17]
quotient[18] <= sign_div_unsign_59h:divider.quotient[18]
quotient[19] <= sign_div_unsign_59h:divider.quotient[19]
quotient[20] <= sign_div_unsign_59h:divider.quotient[20]
quotient[21] <= sign_div_unsign_59h:divider.quotient[21]
quotient[22] <= sign_div_unsign_59h:divider.quotient[22]
quotient[23] <= sign_div_unsign_59h:divider.quotient[23]
quotient[24] <= sign_div_unsign_59h:divider.quotient[24]
quotient[25] <= sign_div_unsign_59h:divider.quotient[25]
quotient[26] <= sign_div_unsign_59h:divider.quotient[26]
quotient[27] <= sign_div_unsign_59h:divider.quotient[27]
quotient[28] <= sign_div_unsign_59h:divider.quotient[28]
quotient[29] <= sign_div_unsign_59h:divider.quotient[29]
quotient[30] <= sign_div_unsign_59h:divider.quotient[30]
quotient[31] <= sign_div_unsign_59h:divider.quotient[31]
remain[0] <= sign_div_unsign_59h:divider.remainder[0]
remain[1] <= sign_div_unsign_59h:divider.remainder[1]
remain[2] <= sign_div_unsign_59h:divider.remainder[2]
remain[3] <= sign_div_unsign_59h:divider.remainder[3]
remain[4] <= sign_div_unsign_59h:divider.remainder[4]
remain[5] <= sign_div_unsign_59h:divider.remainder[5]
remain[6] <= sign_div_unsign_59h:divider.remainder[6]
remain[7] <= sign_div_unsign_59h:divider.remainder[7]
remain[8] <= sign_div_unsign_59h:divider.remainder[8]
remain[9] <= sign_div_unsign_59h:divider.remainder[9]
remain[10] <= sign_div_unsign_59h:divider.remainder[10]
remain[11] <= sign_div_unsign_59h:divider.remainder[11]
remain[12] <= sign_div_unsign_59h:divider.remainder[12]
remain[13] <= sign_div_unsign_59h:divider.remainder[13]
remain[14] <= sign_div_unsign_59h:divider.remainder[14]
remain[15] <= sign_div_unsign_59h:divider.remainder[15]


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider
denominator[0] => compl_adder1_dataa[0].IN0
denominator[0] => den_choice[0]~15.IN0
denominator[1] => compl_adder1_dataa[1].IN0
denominator[1] => den_choice[1]~14.IN0
denominator[2] => compl_adder1_dataa[2].IN0
denominator[2] => den_choice[2]~13.IN0
denominator[3] => compl_adder1_dataa[3].IN0
denominator[3] => den_choice[3]~12.IN0
denominator[4] => compl_adder1_dataa[4].IN0
denominator[4] => den_choice[4]~11.IN0
denominator[5] => compl_adder1_dataa[5].IN0
denominator[5] => den_choice[5]~10.IN0
denominator[6] => compl_adder1_dataa[6].IN0
denominator[6] => den_choice[6]~9.IN0
denominator[7] => compl_adder1_dataa[7].IN0
denominator[7] => den_choice[7]~8.IN0
denominator[8] => compl_adder1_dataa[8].IN0
denominator[8] => den_choice[8]~7.IN0
denominator[9] => compl_adder1_dataa[9].IN0
denominator[9] => den_choice[9]~6.IN0
denominator[10] => compl_adder1_dataa[10].IN0
denominator[10] => den_choice[10]~5.IN0
denominator[11] => compl_adder1_dataa[11].IN0
denominator[11] => den_choice[11]~4.IN0
denominator[12] => compl_adder1_dataa[12].IN0
denominator[12] => den_choice[12]~3.IN0
denominator[13] => compl_adder1_dataa[13].IN0
denominator[13] => den_choice[13]~2.IN0
denominator[14] => compl_adder1_dataa[14].IN0
denominator[14] => den_choice[14]~1.IN0
denominator[15] => compl_adder1_dataa[15].IN0
denominator[15] => _~2.IN0
denominator[15] => den_choice[15]~0.IN0
denominator[15] => den_choice[15]~16.IN1
denominator[15] => den_choice[14]~17.IN1
denominator[15] => den_choice[13]~18.IN1
denominator[15] => den_choice[12]~19.IN1
denominator[15] => den_choice[11]~20.IN1
denominator[15] => den_choice[10]~21.IN1
denominator[15] => den_choice[9]~22.IN1
denominator[15] => den_choice[8]~23.IN1
denominator[15] => den_choice[7]~24.IN1
denominator[15] => den_choice[6]~25.IN1
denominator[15] => den_choice[5]~26.IN1
denominator[15] => den_choice[4]~27.IN1
denominator[15] => den_choice[3]~28.IN1
denominator[15] => den_choice[2]~29.IN1
denominator[15] => den_choice[1]~30.IN1
denominator[15] => den_choice[0]~31.IN1
denominator[15] => _~5.IN0
denominator[15] => _~38.IN1
denominator[15] => _~39.IN1
denominator[15] => _~40.IN1
denominator[15] => _~41.IN1
denominator[15] => _~42.IN1
denominator[15] => _~43.IN1
denominator[15] => _~44.IN1
denominator[15] => _~45.IN1
denominator[15] => _~46.IN1
denominator[15] => _~47.IN1
denominator[15] => _~48.IN1
denominator[15] => _~49.IN1
denominator[15] => _~50.IN1
denominator[15] => _~51.IN1
denominator[15] => _~52.IN1
denominator[15] => _~53.IN1
denominator[15] => _~54.IN1
denominator[15] => _~55.IN1
denominator[15] => _~56.IN1
denominator[15] => _~57.IN1
denominator[15] => _~58.IN1
denominator[15] => _~59.IN1
denominator[15] => _~60.IN1
denominator[15] => _~61.IN1
denominator[15] => _~62.IN1
denominator[15] => _~63.IN1
denominator[15] => _~64.IN1
denominator[15] => _~65.IN1
denominator[15] => _~66.IN1
denominator[15] => _~67.IN1
denominator[15] => _~68.IN1
denominator[15] => _~69.IN1
numerator[0] => neg_num[0].IN0
numerator[0] => norm_num[0]~31.IN0
numerator[1] => neg_num[1].IN0
numerator[1] => norm_num[1]~30.IN0
numerator[2] => neg_num[2].IN0
numerator[2] => norm_num[2]~29.IN0
numerator[3] => neg_num[3].IN0
numerator[3] => norm_num[3]~28.IN0
numerator[4] => neg_num[4].IN0
numerator[4] => norm_num[4]~27.IN0
numerator[5] => neg_num[5].IN0
numerator[5] => norm_num[5]~26.IN0
numerator[6] => neg_num[6].IN0
numerator[6] => norm_num[6]~25.IN0
numerator[7] => neg_num[7].IN0
numerator[7] => norm_num[7]~24.IN0
numerator[8] => neg_num[8].IN0
numerator[8] => norm_num[8]~23.IN0
numerator[9] => neg_num[9].IN0
numerator[9] => norm_num[9]~22.IN0
numerator[10] => neg_num[10].IN0
numerator[10] => norm_num[10]~21.IN0
numerator[11] => neg_num[11].IN0
numerator[11] => norm_num[11]~20.IN0
numerator[12] => neg_num[12].IN0
numerator[12] => norm_num[12]~19.IN0
numerator[13] => neg_num[13].IN0
numerator[13] => norm_num[13]~18.IN0
numerator[14] => neg_num[14].IN0
numerator[14] => norm_num[14]~17.IN0
numerator[15] => neg_num[15].IN0
numerator[15] => norm_num[15]~16.IN0
numerator[16] => neg_num[16].IN0
numerator[16] => norm_num[16]~15.IN0
numerator[17] => neg_num[17].IN0
numerator[17] => norm_num[17]~14.IN0
numerator[18] => neg_num[18].IN0
numerator[18] => norm_num[18]~13.IN0
numerator[19] => neg_num[19].IN0
numerator[19] => norm_num[19]~12.IN0
numerator[20] => neg_num[20].IN0
numerator[20] => norm_num[20]~11.IN0
numerator[21] => neg_num[21].IN0
numerator[21] => norm_num[21]~10.IN0
numerator[22] => neg_num[22].IN0
numerator[22] => norm_num[22]~9.IN0
numerator[23] => neg_num[23].IN0
numerator[23] => norm_num[23]~8.IN0
numerator[24] => neg_num[24].IN0
numerator[24] => norm_num[24]~7.IN0
numerator[25] => neg_num[25].IN0
numerator[25] => norm_num[25]~6.IN0
numerator[26] => neg_num[26].IN0
numerator[26] => norm_num[26]~5.IN0
numerator[27] => neg_num[27].IN0
numerator[27] => norm_num[27]~4.IN0
numerator[28] => neg_num[28].IN0
numerator[28] => norm_num[28]~3.IN0
numerator[29] => neg_num[29].IN0
numerator[29] => norm_num[29]~2.IN0
numerator[30] => neg_num[30].IN0
numerator[30] => norm_num[30]~1.IN0
numerator[31] => neg_num[31].IN0
numerator[31] => _~3.IN0
numerator[31] => norm_num[31]~0.IN0
numerator[31] => norm_num[31]~32.IN1
numerator[31] => norm_num[30]~33.IN1
numerator[31] => norm_num[29]~34.IN1
numerator[31] => norm_num[28]~35.IN1
numerator[31] => norm_num[27]~36.IN1
numerator[31] => norm_num[26]~37.IN1
numerator[31] => norm_num[25]~38.IN1
numerator[31] => norm_num[24]~39.IN1
numerator[31] => norm_num[23]~40.IN1
numerator[31] => norm_num[22]~41.IN1
numerator[31] => norm_num[21]~42.IN1
numerator[31] => norm_num[20]~43.IN1
numerator[31] => norm_num[19]~44.IN1
numerator[31] => norm_num[18]~45.IN1
numerator[31] => norm_num[17]~46.IN1
numerator[31] => norm_num[16]~47.IN1
numerator[31] => norm_num[15]~48.IN1
numerator[31] => norm_num[14]~49.IN1
numerator[31] => norm_num[13]~50.IN1
numerator[31] => norm_num[12]~51.IN1
numerator[31] => norm_num[11]~52.IN1
numerator[31] => norm_num[10]~53.IN1
numerator[31] => norm_num[9]~54.IN1
numerator[31] => norm_num[8]~55.IN1
numerator[31] => norm_num[7]~56.IN1
numerator[31] => norm_num[6]~57.IN1
numerator[31] => norm_num[5]~58.IN1
numerator[31] => norm_num[4]~59.IN1
numerator[31] => norm_num[3]~60.IN1
numerator[31] => norm_num[2]~61.IN1
numerator[31] => norm_num[1]~62.IN1
numerator[31] => norm_num[0]~63.IN1
numerator[31] => _~4.IN0
numerator[31] => pre_quot[31]~32.IN1
numerator[31] => pre_quot[30]~33.IN1
numerator[31] => pre_quot[29]~34.IN1
numerator[31] => pre_quot[28]~35.IN1
numerator[31] => pre_quot[27]~36.IN1
numerator[31] => pre_quot[26]~37.IN1
numerator[31] => pre_quot[25]~38.IN1
numerator[31] => pre_quot[24]~39.IN1
numerator[31] => pre_quot[23]~40.IN1
numerator[31] => pre_quot[22]~41.IN1
numerator[31] => pre_quot[21]~42.IN1
numerator[31] => pre_quot[20]~43.IN1
numerator[31] => pre_quot[19]~44.IN1
numerator[31] => pre_quot[18]~45.IN1
numerator[31] => pre_quot[17]~46.IN1
numerator[31] => pre_quot[16]~47.IN1
numerator[31] => pre_quot[15]~48.IN1
numerator[31] => pre_quot[14]~49.IN1
numerator[31] => pre_quot[13]~50.IN1
numerator[31] => pre_quot[12]~51.IN1
numerator[31] => pre_quot[11]~52.IN1
numerator[31] => pre_quot[10]~53.IN1
numerator[31] => pre_quot[9]~54.IN1
numerator[31] => pre_quot[8]~55.IN1
numerator[31] => pre_quot[7]~56.IN1
numerator[31] => pre_quot[6]~57.IN1
numerator[31] => pre_quot[5]~58.IN1
numerator[31] => pre_quot[4]~59.IN1
numerator[31] => pre_quot[3]~60.IN1
numerator[31] => pre_quot[2]~61.IN1
numerator[31] => pre_quot[1]~62.IN1
numerator[31] => pre_quot[0]~63.IN1
numerator[31] => _~70.IN0
numerator[31] => _~87.IN1
numerator[31] => _~88.IN1
numerator[31] => _~89.IN1
numerator[31] => _~90.IN1
numerator[31] => _~91.IN1
numerator[31] => _~92.IN1
numerator[31] => _~93.IN1
numerator[31] => _~94.IN1
numerator[31] => _~95.IN1
numerator[31] => _~96.IN1
numerator[31] => _~97.IN1
numerator[31] => _~98.IN1
numerator[31] => _~99.IN1
numerator[31] => _~100.IN1
numerator[31] => _~101.IN1
numerator[31] => _~102.IN1
quotient[0] <= quotient[0]~31.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1]~30.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2]~29.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3]~28.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4]~27.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5]~26.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6]~25.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7]~24.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8]~23.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9]~22.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10]~21.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11]~20.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12]~19.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13]~18.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14]~17.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15]~16.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16]~15.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17]~14.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18]~13.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19]~12.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20]~11.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21]~10.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22]~9.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23]~8.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24]~7.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25]~6.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26]~5.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient[27]~4.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient[28]~3.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient[29]~2.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient[30]~1.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient[31]~0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0]~15.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1]~14.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2]~13.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3]~12.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4]~11.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5]~10.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6]~9.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7]~8.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8]~7.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9]~6.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10]~5.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11]~4.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12]~3.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13]~2.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14]~1.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_22.IN10
denominator[0] => op_25.IN12
denominator[0] => op_26.IN14
denominator[0] => op_27.IN16
denominator[0] => op_28.IN18
denominator[0] => op_29.IN20
denominator[0] => op_30.IN22
denominator[0] => op_1.IN24
denominator[0] => op_2.IN26
denominator[0] => op_3.IN28
denominator[0] => op_4.IN30
denominator[0] => op_5.IN32
denominator[0] => op_6.IN34
denominator[0] => op_7.IN36
denominator[0] => op_8.IN36
denominator[0] => op_9.IN36
denominator[0] => op_10.IN36
denominator[0] => op_12.IN36
denominator[0] => op_13.IN36
denominator[0] => op_14.IN36
denominator[0] => op_15.IN36
denominator[0] => op_16.IN36
denominator[0] => op_17.IN36
denominator[0] => op_18.IN36
denominator[0] => op_19.IN36
denominator[0] => op_20.IN36
denominator[0] => op_21.IN36
denominator[0] => op_23.IN36
denominator[0] => op_24.IN36
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[16].IN1
denominator[1] => sel[32].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[48].IN1
denominator[1] => op_22.IN8
denominator[1] => sel[64].IN1
denominator[1] => op_25.IN10
denominator[1] => sel[80].IN1
denominator[1] => op_26.IN12
denominator[1] => sel[96].IN1
denominator[1] => op_27.IN14
denominator[1] => sel[112].IN1
denominator[1] => op_28.IN16
denominator[1] => sel[128].IN1
denominator[1] => op_29.IN18
denominator[1] => sel[144].IN1
denominator[1] => op_30.IN20
denominator[1] => sel[160].IN1
denominator[1] => op_1.IN22
denominator[1] => sel[176].IN1
denominator[1] => op_2.IN24
denominator[1] => sel[192].IN1
denominator[1] => op_3.IN26
denominator[1] => sel[208].IN1
denominator[1] => op_4.IN28
denominator[1] => sel[224].IN1
denominator[1] => op_5.IN30
denominator[1] => sel[240].IN1
denominator[1] => op_6.IN32
denominator[1] => sel[256].IN1
denominator[1] => op_7.IN34
denominator[1] => sel[272].IN1
denominator[1] => op_8.IN34
denominator[1] => sel[288].IN1
denominator[1] => op_9.IN34
denominator[1] => sel[304].IN1
denominator[1] => op_10.IN34
denominator[1] => sel[320].IN1
denominator[1] => op_12.IN34
denominator[1] => sel[336].IN1
denominator[1] => op_13.IN34
denominator[1] => sel[352].IN1
denominator[1] => op_14.IN34
denominator[1] => sel[368].IN1
denominator[1] => op_15.IN34
denominator[1] => sel[384].IN1
denominator[1] => op_16.IN34
denominator[1] => sel[400].IN1
denominator[1] => op_17.IN34
denominator[1] => sel[416].IN1
denominator[1] => op_18.IN34
denominator[1] => sel[432].IN1
denominator[1] => op_19.IN34
denominator[1] => sel[448].IN1
denominator[1] => op_20.IN34
denominator[1] => sel[464].IN1
denominator[1] => op_21.IN34
denominator[1] => sel[480].IN1
denominator[1] => op_23.IN34
denominator[1] => sel[496].IN1
denominator[1] => op_24.IN34
denominator[1] => sel[512].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[17].IN1
denominator[2] => sel[33].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[49].IN1
denominator[2] => op_22.IN6
denominator[2] => sel[65].IN1
denominator[2] => op_25.IN8
denominator[2] => sel[81].IN1
denominator[2] => op_26.IN10
denominator[2] => sel[97].IN1
denominator[2] => op_27.IN12
denominator[2] => sel[113].IN1
denominator[2] => op_28.IN14
denominator[2] => sel[129].IN1
denominator[2] => op_29.IN16
denominator[2] => sel[145].IN1
denominator[2] => op_30.IN18
denominator[2] => sel[161].IN1
denominator[2] => op_1.IN20
denominator[2] => sel[177].IN1
denominator[2] => op_2.IN22
denominator[2] => sel[193].IN1
denominator[2] => op_3.IN24
denominator[2] => sel[209].IN1
denominator[2] => op_4.IN26
denominator[2] => sel[225].IN1
denominator[2] => op_5.IN28
denominator[2] => sel[241].IN1
denominator[2] => op_6.IN30
denominator[2] => sel[257].IN1
denominator[2] => op_7.IN32
denominator[2] => sel[273].IN1
denominator[2] => op_8.IN32
denominator[2] => sel[289].IN1
denominator[2] => op_9.IN32
denominator[2] => sel[305].IN1
denominator[2] => op_10.IN32
denominator[2] => sel[321].IN1
denominator[2] => op_12.IN32
denominator[2] => sel[337].IN1
denominator[2] => op_13.IN32
denominator[2] => sel[353].IN1
denominator[2] => op_14.IN32
denominator[2] => sel[369].IN1
denominator[2] => op_15.IN32
denominator[2] => sel[385].IN1
denominator[2] => op_16.IN32
denominator[2] => sel[401].IN1
denominator[2] => op_17.IN32
denominator[2] => sel[417].IN1
denominator[2] => op_18.IN32
denominator[2] => sel[433].IN1
denominator[2] => op_19.IN32
denominator[2] => sel[449].IN1
denominator[2] => op_20.IN32
denominator[2] => sel[465].IN1
denominator[2] => op_21.IN32
denominator[2] => sel[481].IN1
denominator[2] => op_23.IN32
denominator[2] => sel[497].IN1
denominator[2] => op_24.IN32
denominator[2] => sel[513].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[50].IN1
denominator[3] => op_22.IN4
denominator[3] => sel[66].IN1
denominator[3] => op_25.IN6
denominator[3] => sel[82].IN1
denominator[3] => op_26.IN8
denominator[3] => sel[98].IN1
denominator[3] => op_27.IN10
denominator[3] => sel[114].IN1
denominator[3] => op_28.IN12
denominator[3] => sel[130].IN1
denominator[3] => op_29.IN14
denominator[3] => sel[146].IN1
denominator[3] => op_30.IN16
denominator[3] => sel[162].IN1
denominator[3] => op_1.IN18
denominator[3] => sel[178].IN1
denominator[3] => op_2.IN20
denominator[3] => sel[194].IN1
denominator[3] => op_3.IN22
denominator[3] => sel[210].IN1
denominator[3] => op_4.IN24
denominator[3] => sel[226].IN1
denominator[3] => op_5.IN26
denominator[3] => sel[242].IN1
denominator[3] => op_6.IN28
denominator[3] => sel[258].IN1
denominator[3] => op_7.IN30
denominator[3] => sel[274].IN1
denominator[3] => op_8.IN30
denominator[3] => sel[290].IN1
denominator[3] => op_9.IN30
denominator[3] => sel[306].IN1
denominator[3] => op_10.IN30
denominator[3] => sel[322].IN1
denominator[3] => op_12.IN30
denominator[3] => sel[338].IN1
denominator[3] => op_13.IN30
denominator[3] => sel[354].IN1
denominator[3] => op_14.IN30
denominator[3] => sel[370].IN1
denominator[3] => op_15.IN30
denominator[3] => sel[386].IN1
denominator[3] => op_16.IN30
denominator[3] => sel[402].IN1
denominator[3] => op_17.IN30
denominator[3] => sel[418].IN1
denominator[3] => op_18.IN30
denominator[3] => sel[434].IN1
denominator[3] => op_19.IN30
denominator[3] => sel[450].IN1
denominator[3] => op_20.IN30
denominator[3] => sel[466].IN1
denominator[3] => op_21.IN30
denominator[3] => sel[482].IN1
denominator[3] => op_23.IN30
denominator[3] => sel[498].IN1
denominator[3] => op_24.IN30
denominator[3] => sel[514].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[51].IN1
denominator[4] => sel[67].IN1
denominator[4] => op_25.IN4
denominator[4] => sel[83].IN1
denominator[4] => op_26.IN6
denominator[4] => sel[99].IN1
denominator[4] => op_27.IN8
denominator[4] => sel[115].IN1
denominator[4] => op_28.IN10
denominator[4] => sel[131].IN1
denominator[4] => op_29.IN12
denominator[4] => sel[147].IN1
denominator[4] => op_30.IN14
denominator[4] => sel[163].IN1
denominator[4] => op_1.IN16
denominator[4] => sel[179].IN1
denominator[4] => op_2.IN18
denominator[4] => sel[195].IN1
denominator[4] => op_3.IN20
denominator[4] => sel[211].IN1
denominator[4] => op_4.IN22
denominator[4] => sel[227].IN1
denominator[4] => op_5.IN24
denominator[4] => sel[243].IN1
denominator[4] => op_6.IN26
denominator[4] => sel[259].IN1
denominator[4] => op_7.IN28
denominator[4] => sel[275].IN1
denominator[4] => op_8.IN28
denominator[4] => sel[291].IN1
denominator[4] => op_9.IN28
denominator[4] => sel[307].IN1
denominator[4] => op_10.IN28
denominator[4] => sel[323].IN1
denominator[4] => op_12.IN28
denominator[4] => sel[339].IN1
denominator[4] => op_13.IN28
denominator[4] => sel[355].IN1
denominator[4] => op_14.IN28
denominator[4] => sel[371].IN1
denominator[4] => op_15.IN28
denominator[4] => sel[387].IN1
denominator[4] => op_16.IN28
denominator[4] => sel[403].IN1
denominator[4] => op_17.IN28
denominator[4] => sel[419].IN1
denominator[4] => op_18.IN28
denominator[4] => sel[435].IN1
denominator[4] => op_19.IN28
denominator[4] => sel[451].IN1
denominator[4] => op_20.IN28
denominator[4] => sel[467].IN1
denominator[4] => op_21.IN28
denominator[4] => sel[483].IN1
denominator[4] => op_23.IN28
denominator[4] => sel[499].IN1
denominator[4] => op_24.IN28
denominator[4] => sel[515].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[52].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[84].IN1
denominator[5] => op_26.IN4
denominator[5] => sel[100].IN1
denominator[5] => op_27.IN6
denominator[5] => sel[116].IN1
denominator[5] => op_28.IN8
denominator[5] => sel[132].IN1
denominator[5] => op_29.IN10
denominator[5] => sel[148].IN1
denominator[5] => op_30.IN12
denominator[5] => sel[164].IN1
denominator[5] => op_1.IN14
denominator[5] => sel[180].IN1
denominator[5] => op_2.IN16
denominator[5] => sel[196].IN1
denominator[5] => op_3.IN18
denominator[5] => sel[212].IN1
denominator[5] => op_4.IN20
denominator[5] => sel[228].IN1
denominator[5] => op_5.IN22
denominator[5] => sel[244].IN1
denominator[5] => op_6.IN24
denominator[5] => sel[260].IN1
denominator[5] => op_7.IN26
denominator[5] => sel[276].IN1
denominator[5] => op_8.IN26
denominator[5] => sel[292].IN1
denominator[5] => op_9.IN26
denominator[5] => sel[308].IN1
denominator[5] => op_10.IN26
denominator[5] => sel[324].IN1
denominator[5] => op_12.IN26
denominator[5] => sel[340].IN1
denominator[5] => op_13.IN26
denominator[5] => sel[356].IN1
denominator[5] => op_14.IN26
denominator[5] => sel[372].IN1
denominator[5] => op_15.IN26
denominator[5] => sel[388].IN1
denominator[5] => op_16.IN26
denominator[5] => sel[404].IN1
denominator[5] => op_17.IN26
denominator[5] => sel[420].IN1
denominator[5] => op_18.IN26
denominator[5] => sel[436].IN1
denominator[5] => op_19.IN26
denominator[5] => sel[452].IN1
denominator[5] => op_20.IN26
denominator[5] => sel[468].IN1
denominator[5] => op_21.IN26
denominator[5] => sel[484].IN1
denominator[5] => op_23.IN26
denominator[5] => sel[500].IN1
denominator[5] => op_24.IN26
denominator[5] => sel[516].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[53].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[85].IN1
denominator[6] => sel[101].IN1
denominator[6] => op_27.IN4
denominator[6] => sel[117].IN1
denominator[6] => op_28.IN6
denominator[6] => sel[133].IN1
denominator[6] => op_29.IN8
denominator[6] => sel[149].IN1
denominator[6] => op_30.IN10
denominator[6] => sel[165].IN1
denominator[6] => op_1.IN12
denominator[6] => sel[181].IN1
denominator[6] => op_2.IN14
denominator[6] => sel[197].IN1
denominator[6] => op_3.IN16
denominator[6] => sel[213].IN1
denominator[6] => op_4.IN18
denominator[6] => sel[229].IN1
denominator[6] => op_5.IN20
denominator[6] => sel[245].IN1
denominator[6] => op_6.IN22
denominator[6] => sel[261].IN1
denominator[6] => op_7.IN24
denominator[6] => sel[277].IN1
denominator[6] => op_8.IN24
denominator[6] => sel[293].IN1
denominator[6] => op_9.IN24
denominator[6] => sel[309].IN1
denominator[6] => op_10.IN24
denominator[6] => sel[325].IN1
denominator[6] => op_12.IN24
denominator[6] => sel[341].IN1
denominator[6] => op_13.IN24
denominator[6] => sel[357].IN1
denominator[6] => op_14.IN24
denominator[6] => sel[373].IN1
denominator[6] => op_15.IN24
denominator[6] => sel[389].IN1
denominator[6] => op_16.IN24
denominator[6] => sel[405].IN1
denominator[6] => op_17.IN24
denominator[6] => sel[421].IN1
denominator[6] => op_18.IN24
denominator[6] => sel[437].IN1
denominator[6] => op_19.IN24
denominator[6] => sel[453].IN1
denominator[6] => op_20.IN24
denominator[6] => sel[469].IN1
denominator[6] => op_21.IN24
denominator[6] => sel[485].IN1
denominator[6] => op_23.IN24
denominator[6] => sel[501].IN1
denominator[6] => op_24.IN24
denominator[6] => sel[517].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[86].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[118].IN1
denominator[7] => op_28.IN4
denominator[7] => sel[134].IN1
denominator[7] => op_29.IN6
denominator[7] => sel[150].IN1
denominator[7] => op_30.IN8
denominator[7] => sel[166].IN1
denominator[7] => op_1.IN10
denominator[7] => sel[182].IN1
denominator[7] => op_2.IN12
denominator[7] => sel[198].IN1
denominator[7] => op_3.IN14
denominator[7] => sel[214].IN1
denominator[7] => op_4.IN16
denominator[7] => sel[230].IN1
denominator[7] => op_5.IN18
denominator[7] => sel[246].IN1
denominator[7] => op_6.IN20
denominator[7] => sel[262].IN1
denominator[7] => op_7.IN22
denominator[7] => sel[278].IN1
denominator[7] => op_8.IN22
denominator[7] => sel[294].IN1
denominator[7] => op_9.IN22
denominator[7] => sel[310].IN1
denominator[7] => op_10.IN22
denominator[7] => sel[326].IN1
denominator[7] => op_12.IN22
denominator[7] => sel[342].IN1
denominator[7] => op_13.IN22
denominator[7] => sel[358].IN1
denominator[7] => op_14.IN22
denominator[7] => sel[374].IN1
denominator[7] => op_15.IN22
denominator[7] => sel[390].IN1
denominator[7] => op_16.IN22
denominator[7] => sel[406].IN1
denominator[7] => op_17.IN22
denominator[7] => sel[422].IN1
denominator[7] => op_18.IN22
denominator[7] => sel[438].IN1
denominator[7] => op_19.IN22
denominator[7] => sel[454].IN1
denominator[7] => op_20.IN22
denominator[7] => sel[470].IN1
denominator[7] => op_21.IN22
denominator[7] => sel[486].IN1
denominator[7] => op_23.IN22
denominator[7] => sel[502].IN1
denominator[7] => op_24.IN22
denominator[7] => sel[518].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[23].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[55].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[87].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[119].IN1
denominator[8] => sel[135].IN1
denominator[8] => op_29.IN4
denominator[8] => sel[151].IN1
denominator[8] => op_30.IN6
denominator[8] => sel[167].IN1
denominator[8] => op_1.IN8
denominator[8] => sel[183].IN1
denominator[8] => op_2.IN10
denominator[8] => sel[199].IN1
denominator[8] => op_3.IN12
denominator[8] => sel[215].IN1
denominator[8] => op_4.IN14
denominator[8] => sel[231].IN1
denominator[8] => op_5.IN16
denominator[8] => sel[247].IN1
denominator[8] => op_6.IN18
denominator[8] => sel[263].IN1
denominator[8] => op_7.IN20
denominator[8] => sel[279].IN1
denominator[8] => op_8.IN20
denominator[8] => sel[295].IN1
denominator[8] => op_9.IN20
denominator[8] => sel[311].IN1
denominator[8] => op_10.IN20
denominator[8] => sel[327].IN1
denominator[8] => op_12.IN20
denominator[8] => sel[343].IN1
denominator[8] => op_13.IN20
denominator[8] => sel[359].IN1
denominator[8] => op_14.IN20
denominator[8] => sel[375].IN1
denominator[8] => op_15.IN20
denominator[8] => sel[391].IN1
denominator[8] => op_16.IN20
denominator[8] => sel[407].IN1
denominator[8] => op_17.IN20
denominator[8] => sel[423].IN1
denominator[8] => op_18.IN20
denominator[8] => sel[439].IN1
denominator[8] => op_19.IN20
denominator[8] => sel[455].IN1
denominator[8] => op_20.IN20
denominator[8] => sel[471].IN1
denominator[8] => op_21.IN20
denominator[8] => sel[487].IN1
denominator[8] => op_23.IN20
denominator[8] => sel[503].IN1
denominator[8] => op_24.IN20
denominator[8] => sel[519].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[24].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[56].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[88].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[120].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[152].IN1
denominator[9] => op_30.IN4
denominator[9] => sel[168].IN1
denominator[9] => op_1.IN6
denominator[9] => sel[184].IN1
denominator[9] => op_2.IN8
denominator[9] => sel[200].IN1
denominator[9] => op_3.IN10
denominator[9] => sel[216].IN1
denominator[9] => op_4.IN12
denominator[9] => sel[232].IN1
denominator[9] => op_5.IN14
denominator[9] => sel[248].IN1
denominator[9] => op_6.IN16
denominator[9] => sel[264].IN1
denominator[9] => op_7.IN18
denominator[9] => sel[280].IN1
denominator[9] => op_8.IN18
denominator[9] => sel[296].IN1
denominator[9] => op_9.IN18
denominator[9] => sel[312].IN1
denominator[9] => op_10.IN18
denominator[9] => sel[328].IN1
denominator[9] => op_12.IN18
denominator[9] => sel[344].IN1
denominator[9] => op_13.IN18
denominator[9] => sel[360].IN1
denominator[9] => op_14.IN18
denominator[9] => sel[376].IN1
denominator[9] => op_15.IN18
denominator[9] => sel[392].IN1
denominator[9] => op_16.IN18
denominator[9] => sel[408].IN1
denominator[9] => op_17.IN18
denominator[9] => sel[424].IN1
denominator[9] => op_18.IN18
denominator[9] => sel[440].IN1
denominator[9] => op_19.IN18
denominator[9] => sel[456].IN1
denominator[9] => op_20.IN18
denominator[9] => sel[472].IN1
denominator[9] => op_21.IN18
denominator[9] => sel[488].IN1
denominator[9] => op_23.IN18
denominator[9] => sel[504].IN1
denominator[9] => op_24.IN18
denominator[9] => sel[520].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[25].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[57].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[89].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[121].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[153].IN1
denominator[10] => sel[169].IN1
denominator[10] => op_1.IN4
denominator[10] => sel[185].IN1
denominator[10] => op_2.IN6
denominator[10] => sel[201].IN1
denominator[10] => op_3.IN8
denominator[10] => sel[217].IN1
denominator[10] => op_4.IN10
denominator[10] => sel[233].IN1
denominator[10] => op_5.IN12
denominator[10] => sel[249].IN1
denominator[10] => op_6.IN14
denominator[10] => sel[265].IN1
denominator[10] => op_7.IN16
denominator[10] => sel[281].IN1
denominator[10] => op_8.IN16
denominator[10] => sel[297].IN1
denominator[10] => op_9.IN16
denominator[10] => sel[313].IN1
denominator[10] => op_10.IN16
denominator[10] => sel[329].IN1
denominator[10] => op_12.IN16
denominator[10] => sel[345].IN1
denominator[10] => op_13.IN16
denominator[10] => sel[361].IN1
denominator[10] => op_14.IN16
denominator[10] => sel[377].IN1
denominator[10] => op_15.IN16
denominator[10] => sel[393].IN1
denominator[10] => op_16.IN16
denominator[10] => sel[409].IN1
denominator[10] => op_17.IN16
denominator[10] => sel[425].IN1
denominator[10] => op_18.IN16
denominator[10] => sel[441].IN1
denominator[10] => op_19.IN16
denominator[10] => sel[457].IN1
denominator[10] => op_20.IN16
denominator[10] => sel[473].IN1
denominator[10] => op_21.IN16
denominator[10] => sel[489].IN1
denominator[10] => op_23.IN16
denominator[10] => sel[505].IN1
denominator[10] => op_24.IN16
denominator[10] => sel[521].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[26].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[58].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[90].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[122].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[154].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[186].IN1
denominator[11] => op_2.IN4
denominator[11] => sel[202].IN1
denominator[11] => op_3.IN6
denominator[11] => sel[218].IN1
denominator[11] => op_4.IN8
denominator[11] => sel[234].IN1
denominator[11] => op_5.IN10
denominator[11] => sel[250].IN1
denominator[11] => op_6.IN12
denominator[11] => sel[266].IN1
denominator[11] => op_7.IN14
denominator[11] => sel[282].IN1
denominator[11] => op_8.IN14
denominator[11] => sel[298].IN1
denominator[11] => op_9.IN14
denominator[11] => sel[314].IN1
denominator[11] => op_10.IN14
denominator[11] => sel[330].IN1
denominator[11] => op_12.IN14
denominator[11] => sel[346].IN1
denominator[11] => op_13.IN14
denominator[11] => sel[362].IN1
denominator[11] => op_14.IN14
denominator[11] => sel[378].IN1
denominator[11] => op_15.IN14
denominator[11] => sel[394].IN1
denominator[11] => op_16.IN14
denominator[11] => sel[410].IN1
denominator[11] => op_17.IN14
denominator[11] => sel[426].IN1
denominator[11] => op_18.IN14
denominator[11] => sel[442].IN1
denominator[11] => op_19.IN14
denominator[11] => sel[458].IN1
denominator[11] => op_20.IN14
denominator[11] => sel[474].IN1
denominator[11] => op_21.IN14
denominator[11] => sel[490].IN1
denominator[11] => op_23.IN14
denominator[11] => sel[506].IN1
denominator[11] => op_24.IN14
denominator[11] => sel[522].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[27].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[59].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[91].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[123].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[155].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[187].IN1
denominator[12] => sel[203].IN1
denominator[12] => op_3.IN4
denominator[12] => sel[219].IN1
denominator[12] => op_4.IN6
denominator[12] => sel[235].IN1
denominator[12] => op_5.IN8
denominator[12] => sel[251].IN1
denominator[12] => op_6.IN10
denominator[12] => sel[267].IN1
denominator[12] => op_7.IN12
denominator[12] => sel[283].IN1
denominator[12] => op_8.IN12
denominator[12] => sel[299].IN1
denominator[12] => op_9.IN12
denominator[12] => sel[315].IN1
denominator[12] => op_10.IN12
denominator[12] => sel[331].IN1
denominator[12] => op_12.IN12
denominator[12] => sel[347].IN1
denominator[12] => op_13.IN12
denominator[12] => sel[363].IN1
denominator[12] => op_14.IN12
denominator[12] => sel[379].IN1
denominator[12] => op_15.IN12
denominator[12] => sel[395].IN1
denominator[12] => op_16.IN12
denominator[12] => sel[411].IN1
denominator[12] => op_17.IN12
denominator[12] => sel[427].IN1
denominator[12] => op_18.IN12
denominator[12] => sel[443].IN1
denominator[12] => op_19.IN12
denominator[12] => sel[459].IN1
denominator[12] => op_20.IN12
denominator[12] => sel[475].IN1
denominator[12] => op_21.IN12
denominator[12] => sel[491].IN1
denominator[12] => op_23.IN12
denominator[12] => sel[507].IN1
denominator[12] => op_24.IN12
denominator[12] => sel[523].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[28].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[60].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[92].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[124].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[156].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[188].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[220].IN1
denominator[13] => op_4.IN4
denominator[13] => sel[236].IN1
denominator[13] => op_5.IN6
denominator[13] => sel[252].IN1
denominator[13] => op_6.IN8
denominator[13] => sel[268].IN1
denominator[13] => op_7.IN10
denominator[13] => sel[284].IN1
denominator[13] => op_8.IN10
denominator[13] => sel[300].IN1
denominator[13] => op_9.IN10
denominator[13] => sel[316].IN1
denominator[13] => op_10.IN10
denominator[13] => sel[332].IN1
denominator[13] => op_12.IN10
denominator[13] => sel[348].IN1
denominator[13] => op_13.IN10
denominator[13] => sel[364].IN1
denominator[13] => op_14.IN10
denominator[13] => sel[380].IN1
denominator[13] => op_15.IN10
denominator[13] => sel[396].IN1
denominator[13] => op_16.IN10
denominator[13] => sel[412].IN1
denominator[13] => op_17.IN10
denominator[13] => sel[428].IN1
denominator[13] => op_18.IN10
denominator[13] => sel[444].IN1
denominator[13] => op_19.IN10
denominator[13] => sel[460].IN1
denominator[13] => op_20.IN10
denominator[13] => sel[476].IN1
denominator[13] => op_21.IN10
denominator[13] => sel[492].IN1
denominator[13] => op_23.IN10
denominator[13] => sel[508].IN1
denominator[13] => op_24.IN10
denominator[13] => sel[524].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[29].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[61].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[93].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[125].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[157].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[189].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[221].IN1
denominator[14] => sel[237].IN1
denominator[14] => op_5.IN4
denominator[14] => sel[253].IN1
denominator[14] => op_6.IN6
denominator[14] => sel[269].IN1
denominator[14] => op_7.IN8
denominator[14] => sel[285].IN1
denominator[14] => op_8.IN8
denominator[14] => sel[301].IN1
denominator[14] => op_9.IN8
denominator[14] => sel[317].IN1
denominator[14] => op_10.IN8
denominator[14] => sel[333].IN1
denominator[14] => op_12.IN8
denominator[14] => sel[349].IN1
denominator[14] => op_13.IN8
denominator[14] => sel[365].IN1
denominator[14] => op_14.IN8
denominator[14] => sel[381].IN1
denominator[14] => op_15.IN8
denominator[14] => sel[397].IN1
denominator[14] => op_16.IN8
denominator[14] => sel[413].IN1
denominator[14] => op_17.IN8
denominator[14] => sel[429].IN1
denominator[14] => op_18.IN8
denominator[14] => sel[445].IN1
denominator[14] => op_19.IN8
denominator[14] => sel[461].IN1
denominator[14] => op_20.IN8
denominator[14] => sel[477].IN1
denominator[14] => op_21.IN8
denominator[14] => sel[493].IN1
denominator[14] => op_23.IN8
denominator[14] => sel[509].IN1
denominator[14] => op_24.IN8
denominator[14] => sel[525].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[30].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[62].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[94].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[126].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[158].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[190].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[222].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[254].IN1
denominator[15] => op_6.IN4
denominator[15] => sel[270].IN1
denominator[15] => op_7.IN6
denominator[15] => sel[286].IN1
denominator[15] => op_8.IN6
denominator[15] => sel[302].IN1
denominator[15] => op_9.IN6
denominator[15] => sel[318].IN1
denominator[15] => op_10.IN6
denominator[15] => sel[334].IN1
denominator[15] => op_12.IN6
denominator[15] => sel[350].IN1
denominator[15] => op_13.IN6
denominator[15] => sel[366].IN1
denominator[15] => op_14.IN6
denominator[15] => sel[382].IN1
denominator[15] => op_15.IN6
denominator[15] => sel[398].IN1
denominator[15] => op_16.IN6
denominator[15] => sel[414].IN1
denominator[15] => op_17.IN6
denominator[15] => sel[430].IN1
denominator[15] => op_18.IN6
denominator[15] => sel[446].IN1
denominator[15] => op_19.IN6
denominator[15] => sel[462].IN1
denominator[15] => op_20.IN6
denominator[15] => sel[478].IN1
denominator[15] => op_21.IN6
denominator[15] => sel[494].IN1
denominator[15] => op_23.IN6
denominator[15] => sel[510].IN1
denominator[15] => op_24.IN6
denominator[15] => sel[526].IN1
numerator[0] => StageOut[527]~16.IN0
numerator[0] => op_24.IN35
numerator[1] => StageOut[510]~50.IN0
numerator[1] => op_23.IN35
numerator[2] => StageOut[493]~84.IN0
numerator[2] => op_21.IN35
numerator[3] => StageOut[476]~118.IN0
numerator[3] => op_20.IN35
numerator[4] => StageOut[459]~152.IN0
numerator[4] => op_19.IN35
numerator[5] => StageOut[442]~186.IN0
numerator[5] => op_18.IN35
numerator[6] => StageOut[425]~220.IN0
numerator[6] => op_17.IN35
numerator[7] => StageOut[408]~254.IN0
numerator[7] => op_16.IN35
numerator[8] => StageOut[391]~288.IN0
numerator[8] => op_15.IN35
numerator[9] => StageOut[374]~322.IN0
numerator[9] => op_14.IN35
numerator[10] => StageOut[357]~356.IN0
numerator[10] => op_13.IN35
numerator[11] => StageOut[340]~390.IN0
numerator[11] => op_12.IN35
numerator[12] => StageOut[323]~424.IN0
numerator[12] => op_10.IN35
numerator[13] => StageOut[306]~458.IN0
numerator[13] => op_9.IN35
numerator[14] => StageOut[289]~492.IN0
numerator[14] => op_8.IN35
numerator[15] => StageOut[272]~526.IN0
numerator[15] => op_7.IN35
numerator[16] => StageOut[255]~560.IN0
numerator[16] => op_6.IN33
numerator[17] => StageOut[238]~594.IN0
numerator[17] => op_5.IN31
numerator[18] => StageOut[221]~628.IN0
numerator[18] => op_4.IN29
numerator[19] => StageOut[204]~662.IN0
numerator[19] => op_3.IN27
numerator[20] => StageOut[187]~696.IN0
numerator[20] => op_2.IN25
numerator[21] => StageOut[170]~730.IN0
numerator[21] => op_1.IN23
numerator[22] => StageOut[153]~764.IN0
numerator[22] => op_30.IN21
numerator[23] => StageOut[136]~798.IN0
numerator[23] => op_29.IN19
numerator[24] => StageOut[119]~832.IN0
numerator[24] => op_28.IN17
numerator[25] => StageOut[102]~866.IN0
numerator[25] => op_27.IN15
numerator[26] => StageOut[85]~900.IN0
numerator[26] => op_26.IN13
numerator[27] => StageOut[68]~934.IN0
numerator[27] => op_25.IN11
numerator[28] => StageOut[51]~968.IN0
numerator[28] => op_22.IN9
numerator[29] => StageOut[34]~1002.IN0
numerator[29] => op_11.IN7
numerator[30] => add_sub_mkc:add_sub_1.dataa[0]
numerator[30] => StageOut[17]~1036.IN0
numerator[31] => add_sub_lkc:add_sub_0.dataa[0]
numerator[31] => StageOut[0]~1070.IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[527].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[528].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[529].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[530].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[531].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[532].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[533].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[534].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[535].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[536].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[537].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[538].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[539].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[540].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[541].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[542].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0]~0.IN0
dataa[0] => _~0.IN0
dataa[0] => sum_eqn[0]~0.IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_divide0:dividLPM1|lpm_divide:lpm_divide_component|lpm_divide_66s:auto_generated|sign_div_unsign_59h:divider|alt_u_div_o5f:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0]~2.IN0
dataa[0] => _~1.IN0
dataa[0] => sum_eqn[0]~1.IN0
dataa[1] => carry_eqn[1]~0.IN0
dataa[1] => _~0.IN0
dataa[1] => sum_eqn[1]~0.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component
dataa[0] => mult_34n:auto_generated.dataa[0]
dataa[1] => mult_34n:auto_generated.dataa[1]
dataa[2] => mult_34n:auto_generated.dataa[2]
dataa[3] => mult_34n:auto_generated.dataa[3]
dataa[4] => mult_34n:auto_generated.dataa[4]
dataa[5] => mult_34n:auto_generated.dataa[5]
dataa[6] => mult_34n:auto_generated.dataa[6]
dataa[7] => mult_34n:auto_generated.dataa[7]
dataa[8] => mult_34n:auto_generated.dataa[8]
dataa[9] => mult_34n:auto_generated.dataa[9]
dataa[10] => mult_34n:auto_generated.dataa[10]
dataa[11] => mult_34n:auto_generated.dataa[11]
dataa[12] => mult_34n:auto_generated.dataa[12]
dataa[13] => mult_34n:auto_generated.dataa[13]
dataa[14] => mult_34n:auto_generated.dataa[14]
dataa[15] => mult_34n:auto_generated.dataa[15]
datab[0] => mult_34n:auto_generated.datab[0]
datab[1] => mult_34n:auto_generated.datab[1]
datab[2] => mult_34n:auto_generated.datab[2]
datab[3] => mult_34n:auto_generated.datab[3]
datab[4] => mult_34n:auto_generated.datab[4]
datab[5] => mult_34n:auto_generated.datab[5]
datab[6] => mult_34n:auto_generated.datab[6]
datab[7] => mult_34n:auto_generated.datab[7]
datab[8] => mult_34n:auto_generated.datab[8]
datab[9] => mult_34n:auto_generated.datab[9]
datab[10] => mult_34n:auto_generated.datab[10]
datab[11] => mult_34n:auto_generated.datab[11]
datab[12] => mult_34n:auto_generated.datab[12]
datab[13] => mult_34n:auto_generated.datab[13]
datab[14] => mult_34n:auto_generated.datab[14]
datab[15] => mult_34n:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_34n:auto_generated.result[0]
result[1] <= mult_34n:auto_generated.result[1]
result[2] <= mult_34n:auto_generated.result[2]
result[3] <= mult_34n:auto_generated.result[3]
result[4] <= mult_34n:auto_generated.result[4]
result[5] <= mult_34n:auto_generated.result[5]
result[6] <= mult_34n:auto_generated.result[6]
result[7] <= mult_34n:auto_generated.result[7]
result[8] <= mult_34n:auto_generated.result[8]
result[9] <= mult_34n:auto_generated.result[9]
result[10] <= mult_34n:auto_generated.result[10]
result[11] <= mult_34n:auto_generated.result[11]
result[12] <= mult_34n:auto_generated.result[12]
result[13] <= mult_34n:auto_generated.result[13]
result[14] <= mult_34n:auto_generated.result[14]
result[15] <= mult_34n:auto_generated.result[15]
result[16] <= mult_34n:auto_generated.result[16]
result[17] <= mult_34n:auto_generated.result[17]
result[18] <= mult_34n:auto_generated.result[18]
result[19] <= mult_34n:auto_generated.result[19]
result[20] <= mult_34n:auto_generated.result[20]
result[21] <= mult_34n:auto_generated.result[21]
result[22] <= mult_34n:auto_generated.result[22]
result[23] <= mult_34n:auto_generated.result[23]
result[24] <= mult_34n:auto_generated.result[24]
result[25] <= mult_34n:auto_generated.result[25]
result[26] <= mult_34n:auto_generated.result[26]
result[27] <= mult_34n:auto_generated.result[27]
result[28] <= mult_34n:auto_generated.result[28]
result[29] <= mult_34n:auto_generated.result[29]
result[30] <= mult_34n:auto_generated.result[30]
result[31] <= mult_34n:auto_generated.result[31]


|TQ4_hw6|pipeProcessor:myProcessor|execute:executeStageMod|lpm_mult1:mulLPM1|lpm_mult:lpm_mult_component|mult_34n:auto_generated
dataa[0] => cycloneii_mac_mult:mac_mult1.DATAA[0]
dataa[1] => cycloneii_mac_mult:mac_mult1.DATAA[1]
dataa[2] => cycloneii_mac_mult:mac_mult1.DATAA[2]
dataa[3] => cycloneii_mac_mult:mac_mult1.DATAA[3]
dataa[4] => cycloneii_mac_mult:mac_mult1.DATAA[4]
dataa[5] => cycloneii_mac_mult:mac_mult1.DATAA[5]
dataa[6] => cycloneii_mac_mult:mac_mult1.DATAA[6]
dataa[7] => cycloneii_mac_mult:mac_mult1.DATAA[7]
dataa[8] => cycloneii_mac_mult:mac_mult1.DATAA[8]
dataa[9] => cycloneii_mac_mult:mac_mult1.DATAA[9]
dataa[10] => cycloneii_mac_mult:mac_mult1.DATAA[10]
dataa[11] => cycloneii_mac_mult:mac_mult1.DATAA[11]
dataa[12] => cycloneii_mac_mult:mac_mult1.DATAA[12]
dataa[13] => cycloneii_mac_mult:mac_mult1.DATAA[13]
dataa[14] => cycloneii_mac_mult:mac_mult1.DATAA[14]
dataa[15] => cycloneii_mac_mult:mac_mult1.DATAA[15]
datab[0] => cycloneii_mac_mult:mac_mult1.DATAB[0]
datab[1] => cycloneii_mac_mult:mac_mult1.DATAB[1]
datab[2] => cycloneii_mac_mult:mac_mult1.DATAB[2]
datab[3] => cycloneii_mac_mult:mac_mult1.DATAB[3]
datab[4] => cycloneii_mac_mult:mac_mult1.DATAB[4]
datab[5] => cycloneii_mac_mult:mac_mult1.DATAB[5]
datab[6] => cycloneii_mac_mult:mac_mult1.DATAB[6]
datab[7] => cycloneii_mac_mult:mac_mult1.DATAB[7]
datab[8] => cycloneii_mac_mult:mac_mult1.DATAB[8]
datab[9] => cycloneii_mac_mult:mac_mult1.DATAB[9]
datab[10] => cycloneii_mac_mult:mac_mult1.DATAB[10]
datab[11] => cycloneii_mac_mult:mac_mult1.DATAB[11]
datab[12] => cycloneii_mac_mult:mac_mult1.DATAB[12]
datab[13] => cycloneii_mac_mult:mac_mult1.DATAB[13]
datab[14] => cycloneii_mac_mult:mac_mult1.DATAB[14]
datab[15] => cycloneii_mac_mult:mac_mult1.DATAB[15]
result[0] <= cycloneii_mac_out:mac_out2.DATAOUT[0]
result[1] <= cycloneii_mac_out:mac_out2.DATAOUT[1]
result[2] <= cycloneii_mac_out:mac_out2.DATAOUT[2]
result[3] <= cycloneii_mac_out:mac_out2.DATAOUT[3]
result[4] <= cycloneii_mac_out:mac_out2.DATAOUT[4]
result[5] <= cycloneii_mac_out:mac_out2.DATAOUT[5]
result[6] <= cycloneii_mac_out:mac_out2.DATAOUT[6]
result[7] <= cycloneii_mac_out:mac_out2.DATAOUT[7]
result[8] <= cycloneii_mac_out:mac_out2.DATAOUT[8]
result[9] <= cycloneii_mac_out:mac_out2.DATAOUT[9]
result[10] <= cycloneii_mac_out:mac_out2.DATAOUT[10]
result[11] <= cycloneii_mac_out:mac_out2.DATAOUT[11]
result[12] <= cycloneii_mac_out:mac_out2.DATAOUT[12]
result[13] <= cycloneii_mac_out:mac_out2.DATAOUT[13]
result[14] <= cycloneii_mac_out:mac_out2.DATAOUT[14]
result[15] <= cycloneii_mac_out:mac_out2.DATAOUT[15]
result[16] <= cycloneii_mac_out:mac_out2.DATAOUT[16]
result[17] <= cycloneii_mac_out:mac_out2.DATAOUT[17]
result[18] <= cycloneii_mac_out:mac_out2.DATAOUT[18]
result[19] <= cycloneii_mac_out:mac_out2.DATAOUT[19]
result[20] <= cycloneii_mac_out:mac_out2.DATAOUT[20]
result[21] <= cycloneii_mac_out:mac_out2.DATAOUT[21]
result[22] <= cycloneii_mac_out:mac_out2.DATAOUT[22]
result[23] <= cycloneii_mac_out:mac_out2.DATAOUT[23]
result[24] <= cycloneii_mac_out:mac_out2.DATAOUT[24]
result[25] <= cycloneii_mac_out:mac_out2.DATAOUT[25]
result[26] <= cycloneii_mac_out:mac_out2.DATAOUT[26]
result[27] <= cycloneii_mac_out:mac_out2.DATAOUT[27]
result[28] <= cycloneii_mac_out:mac_out2.DATAOUT[28]
result[29] <= cycloneii_mac_out:mac_out2.DATAOUT[29]
result[30] <= cycloneii_mac_out:mac_out2.DATAOUT[30]
result[31] <= cycloneii_mac_out:mac_out2.DATAOUT[31]


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod
bMemIn => branchCtrl~0.IN0
isNEqual => branchCtrl~0.IN1
isNEqual => branchCtrl~1.IN0
isLThan => branchCtrl~1.IN1
aclr => aclr~0.IN7
clock => clock~0.IN7
memWrMemIn => memWrMemIn~0.IN1
ALUResultIn[0] => ALUResultIn[0]~31.IN2
ALUResultIn[1] => ALUResultIn[1]~30.IN2
ALUResultIn[2] => ALUResultIn[2]~29.IN2
ALUResultIn[3] => ALUResultIn[3]~28.IN2
ALUResultIn[4] => ALUResultIn[4]~27.IN2
ALUResultIn[5] => ALUResultIn[5]~26.IN2
ALUResultIn[6] => ALUResultIn[6]~25.IN2
ALUResultIn[7] => ALUResultIn[7]~24.IN2
ALUResultIn[8] => ALUResultIn[8]~23.IN2
ALUResultIn[9] => ALUResultIn[9]~22.IN2
ALUResultIn[10] => ALUResultIn[10]~21.IN2
ALUResultIn[11] => ALUResultIn[11]~20.IN2
ALUResultIn[12] => ALUResultIn[12]~19.IN2
ALUResultIn[13] => ALUResultIn[13]~18.IN2
ALUResultIn[14] => ALUResultIn[14]~17.IN2
ALUResultIn[15] => ALUResultIn[15]~16.IN2
ALUResultIn[16] => ALUResultIn[16]~15.IN2
ALUResultIn[17] => ALUResultIn[17]~14.IN2
ALUResultIn[18] => ALUResultIn[18]~13.IN2
ALUResultIn[19] => ALUResultIn[19]~12.IN2
ALUResultIn[20] => ALUResultIn[20]~11.IN2
ALUResultIn[21] => ALUResultIn[21]~10.IN2
ALUResultIn[22] => ALUResultIn[22]~9.IN2
ALUResultIn[23] => ALUResultIn[23]~8.IN2
ALUResultIn[24] => ALUResultIn[24]~7.IN2
ALUResultIn[25] => ALUResultIn[25]~6.IN2
ALUResultIn[26] => ALUResultIn[26]~5.IN2
ALUResultIn[27] => ALUResultIn[27]~4.IN2
ALUResultIn[28] => ALUResultIn[28]~3.IN2
ALUResultIn[29] => ALUResultIn[29]~2.IN2
ALUResultIn[30] => ALUResultIn[30]~1.IN2
ALUResultIn[31] => ALUResultIn[31]~0.IN2
RDataIn[0] => RDataIn[0]~31.IN1
RDataIn[1] => RDataIn[1]~30.IN1
RDataIn[2] => RDataIn[2]~29.IN1
RDataIn[3] => RDataIn[3]~28.IN1
RDataIn[4] => RDataIn[4]~27.IN1
RDataIn[5] => RDataIn[5]~26.IN1
RDataIn[6] => RDataIn[6]~25.IN1
RDataIn[7] => RDataIn[7]~24.IN1
RDataIn[8] => RDataIn[8]~23.IN1
RDataIn[9] => RDataIn[9]~22.IN1
RDataIn[10] => RDataIn[10]~21.IN1
RDataIn[11] => RDataIn[11]~20.IN1
RDataIn[12] => RDataIn[12]~19.IN1
RDataIn[13] => RDataIn[13]~18.IN1
RDataIn[14] => RDataIn[14]~17.IN1
RDataIn[15] => RDataIn[15]~16.IN1
RDataIn[16] => RDataIn[16]~15.IN1
RDataIn[17] => RDataIn[17]~14.IN1
RDataIn[18] => RDataIn[18]~13.IN1
RDataIn[19] => RDataIn[19]~12.IN1
RDataIn[20] => RDataIn[20]~11.IN1
RDataIn[21] => RDataIn[21]~10.IN1
RDataIn[22] => RDataIn[22]~9.IN1
RDataIn[23] => RDataIn[23]~8.IN1
RDataIn[24] => RDataIn[24]~7.IN1
RDataIn[25] => RDataIn[25]~6.IN1
RDataIn[26] => RDataIn[26]~5.IN1
RDataIn[27] => RDataIn[27]~4.IN1
RDataIn[28] => RDataIn[28]~3.IN1
RDataIn[29] => RDataIn[29]~2.IN1
RDataIn[30] => RDataIn[30]~1.IN1
RDataIn[31] => RDataIn[31]~0.IN1
RdMemIn[0] => RdMemIn[0]~4.IN1
RdMemIn[1] => RdMemIn[1]~3.IN1
RdMemIn[2] => RdMemIn[2]~2.IN1
RdMemIn[3] => RdMemIn[3]~1.IN1
RdMemIn[4] => RdMemIn[4]~0.IN1
brAddResMemIn[0] => brAddResMemOut[0].DATAIN
brAddResMemIn[1] => brAddResMemOut[1].DATAIN
brAddResMemIn[2] => brAddResMemOut[2].DATAIN
brAddResMemIn[3] => brAddResMemOut[3].DATAIN
brAddResMemIn[4] => brAddResMemOut[4].DATAIN
brAddResMemIn[5] => brAddResMemOut[5].DATAIN
brAddResMemIn[6] => brAddResMemOut[6].DATAIN
brAddResMemIn[7] => brAddResMemOut[7].DATAIN
brAddResMemIn[8] => brAddResMemOut[8].DATAIN
brAddResMemIn[9] => brAddResMemOut[9].DATAIN
brAddResMemIn[10] => brAddResMemOut[10].DATAIN
brAddResMemIn[11] => brAddResMemOut[11].DATAIN
brAddResMemIn[12] => brAddResMemOut[12].DATAIN
brAddResMemIn[13] => brAddResMemOut[13].DATAIN
brAddResMemIn[14] => brAddResMemOut[14].DATAIN
brAddResMemIn[15] => brAddResMemOut[15].DATAIN
brAddResMemIn[16] => brAddResMemOut[16].DATAIN
brAddResMemIn[17] => brAddResMemOut[17].DATAIN
brAddResMemIn[18] => brAddResMemOut[18].DATAIN
brAddResMemIn[19] => brAddResMemOut[19].DATAIN
brAddResMemIn[20] => brAddResMemOut[20].DATAIN
brAddResMemIn[21] => brAddResMemOut[21].DATAIN
brAddResMemIn[22] => brAddResMemOut[22].DATAIN
brAddResMemIn[23] => brAddResMemOut[23].DATAIN
brAddResMemIn[24] => brAddResMemOut[24].DATAIN
brAddResMemIn[25] => brAddResMemOut[25].DATAIN
brAddResMemIn[26] => brAddResMemOut[26].DATAIN
brAddResMemIn[27] => brAddResMemOut[27].DATAIN
brAddResMemIn[28] => brAddResMemOut[28].DATAIN
brAddResMemIn[29] => brAddResMemOut[29].DATAIN
brAddResMemIn[30] => brAddResMemOut[30].DATAIN
brAddResMemIn[31] => brAddResMemOut[31].DATAIN
pcMemIn[0] => pcMemIn[0]~31.IN1
pcMemIn[1] => pcMemIn[1]~30.IN1
pcMemIn[2] => pcMemIn[2]~29.IN1
pcMemIn[3] => pcMemIn[3]~28.IN1
pcMemIn[4] => pcMemIn[4]~27.IN1
pcMemIn[5] => pcMemIn[5]~26.IN1
pcMemIn[6] => pcMemIn[6]~25.IN1
pcMemIn[7] => pcMemIn[7]~24.IN1
pcMemIn[8] => pcMemIn[8]~23.IN1
pcMemIn[9] => pcMemIn[9]~22.IN1
pcMemIn[10] => pcMemIn[10]~21.IN1
pcMemIn[11] => pcMemIn[11]~20.IN1
pcMemIn[12] => pcMemIn[12]~19.IN1
pcMemIn[13] => pcMemIn[13]~18.IN1
pcMemIn[14] => pcMemIn[14]~17.IN1
pcMemIn[15] => pcMemIn[15]~16.IN1
pcMemIn[16] => pcMemIn[16]~15.IN1
pcMemIn[17] => pcMemIn[17]~14.IN1
pcMemIn[18] => pcMemIn[18]~13.IN1
pcMemIn[19] => pcMemIn[19]~12.IN1
pcMemIn[20] => pcMemIn[20]~11.IN1
pcMemIn[21] => pcMemIn[21]~10.IN1
pcMemIn[22] => pcMemIn[22]~9.IN1
pcMemIn[23] => pcMemIn[23]~8.IN1
pcMemIn[24] => pcMemIn[24]~7.IN1
pcMemIn[25] => pcMemIn[25]~6.IN1
pcMemIn[26] => pcMemIn[26]~5.IN1
pcMemIn[27] => pcMemIn[27]~4.IN1
pcMemIn[28] => pcMemIn[28]~3.IN1
pcMemIn[29] => pcMemIn[29]~2.IN1
pcMemIn[30] => pcMemIn[30]~1.IN1
pcMemIn[31] => pcMemIn[31]~0.IN1
jalMemIn => jalMemIn~0.IN1
regWrMemIn => regWrMemIn~0.IN1
m2RegMemIn => m2RegMemIn~0.IN1
branchCtrl <= branchCtrl~3.DB_MAX_OUTPUT_PORT_TYPE
data_ReadOutMem[0] <= register:dataMemorReg.port4
data_ReadOutMem[1] <= register:dataMemorReg.port4
data_ReadOutMem[2] <= register:dataMemorReg.port4
data_ReadOutMem[3] <= register:dataMemorReg.port4
data_ReadOutMem[4] <= register:dataMemorReg.port4
data_ReadOutMem[5] <= register:dataMemorReg.port4
data_ReadOutMem[6] <= register:dataMemorReg.port4
data_ReadOutMem[7] <= register:dataMemorReg.port4
data_ReadOutMem[8] <= register:dataMemorReg.port4
data_ReadOutMem[9] <= register:dataMemorReg.port4
data_ReadOutMem[10] <= register:dataMemorReg.port4
data_ReadOutMem[11] <= register:dataMemorReg.port4
data_ReadOutMem[12] <= register:dataMemorReg.port4
data_ReadOutMem[13] <= register:dataMemorReg.port4
data_ReadOutMem[14] <= register:dataMemorReg.port4
data_ReadOutMem[15] <= register:dataMemorReg.port4
data_ReadOutMem[16] <= register:dataMemorReg.port4
data_ReadOutMem[17] <= register:dataMemorReg.port4
data_ReadOutMem[18] <= register:dataMemorReg.port4
data_ReadOutMem[19] <= register:dataMemorReg.port4
data_ReadOutMem[20] <= register:dataMemorReg.port4
data_ReadOutMem[21] <= register:dataMemorReg.port4
data_ReadOutMem[22] <= register:dataMemorReg.port4
data_ReadOutMem[23] <= register:dataMemorReg.port4
data_ReadOutMem[24] <= register:dataMemorReg.port4
data_ReadOutMem[25] <= register:dataMemorReg.port4
data_ReadOutMem[26] <= register:dataMemorReg.port4
data_ReadOutMem[27] <= register:dataMemorReg.port4
data_ReadOutMem[28] <= register:dataMemorReg.port4
data_ReadOutMem[29] <= register:dataMemorReg.port4
data_ReadOutMem[30] <= register:dataMemorReg.port4
data_ReadOutMem[31] <= register:dataMemorReg.port4
rdMemOut[0] <= register2:rdregMemory1.port4
rdMemOut[1] <= register2:rdregMemory1.port4
rdMemOut[2] <= register2:rdregMemory1.port4
rdMemOut[3] <= register2:rdregMemory1.port4
rdMemOut[4] <= register2:rdregMemory1.port4
regWrMemOut <= my_dff:WrMemInFF1.port4
m2RegMemOut <= my_dff:m2RegMemInFF1.port4
ALUResultOut[0] <= register:ALUMemReg1.port4
ALUResultOut[1] <= register:ALUMemReg1.port4
ALUResultOut[2] <= register:ALUMemReg1.port4
ALUResultOut[3] <= register:ALUMemReg1.port4
ALUResultOut[4] <= register:ALUMemReg1.port4
ALUResultOut[5] <= register:ALUMemReg1.port4
ALUResultOut[6] <= register:ALUMemReg1.port4
ALUResultOut[7] <= register:ALUMemReg1.port4
ALUResultOut[8] <= register:ALUMemReg1.port4
ALUResultOut[9] <= register:ALUMemReg1.port4
ALUResultOut[10] <= register:ALUMemReg1.port4
ALUResultOut[11] <= register:ALUMemReg1.port4
ALUResultOut[12] <= register:ALUMemReg1.port4
ALUResultOut[13] <= register:ALUMemReg1.port4
ALUResultOut[14] <= register:ALUMemReg1.port4
ALUResultOut[15] <= register:ALUMemReg1.port4
ALUResultOut[16] <= register:ALUMemReg1.port4
ALUResultOut[17] <= register:ALUMemReg1.port4
ALUResultOut[18] <= register:ALUMemReg1.port4
ALUResultOut[19] <= register:ALUMemReg1.port4
ALUResultOut[20] <= register:ALUMemReg1.port4
ALUResultOut[21] <= register:ALUMemReg1.port4
ALUResultOut[22] <= register:ALUMemReg1.port4
ALUResultOut[23] <= register:ALUMemReg1.port4
ALUResultOut[24] <= register:ALUMemReg1.port4
ALUResultOut[25] <= register:ALUMemReg1.port4
ALUResultOut[26] <= register:ALUMemReg1.port4
ALUResultOut[27] <= register:ALUMemReg1.port4
ALUResultOut[28] <= register:ALUMemReg1.port4
ALUResultOut[29] <= register:ALUMemReg1.port4
ALUResultOut[30] <= register:ALUMemReg1.port4
ALUResultOut[31] <= register:ALUMemReg1.port4
brAddResMemOut[0] <= brAddResMemIn[0].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[1] <= brAddResMemIn[1].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[2] <= brAddResMemIn[2].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[3] <= brAddResMemIn[3].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[4] <= brAddResMemIn[4].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[5] <= brAddResMemIn[5].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[6] <= brAddResMemIn[6].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[7] <= brAddResMemIn[7].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[8] <= brAddResMemIn[8].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[9] <= brAddResMemIn[9].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[10] <= brAddResMemIn[10].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[11] <= brAddResMemIn[11].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[12] <= brAddResMemIn[12].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[13] <= brAddResMemIn[13].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[14] <= brAddResMemIn[14].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[15] <= brAddResMemIn[15].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[16] <= brAddResMemIn[16].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[17] <= brAddResMemIn[17].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[18] <= brAddResMemIn[18].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[19] <= brAddResMemIn[19].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[20] <= brAddResMemIn[20].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[21] <= brAddResMemIn[21].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[22] <= brAddResMemIn[22].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[23] <= brAddResMemIn[23].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[24] <= brAddResMemIn[24].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[25] <= brAddResMemIn[25].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[26] <= brAddResMemIn[26].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[27] <= brAddResMemIn[27].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[28] <= brAddResMemIn[28].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[29] <= brAddResMemIn[29].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[30] <= brAddResMemIn[30].DB_MAX_OUTPUT_PORT_TYPE
brAddResMemOut[31] <= brAddResMemIn[31].DB_MAX_OUTPUT_PORT_TYPE
pcMemout[0] <= register:pcMemoutReg1.port4
pcMemout[1] <= register:pcMemoutReg1.port4
pcMemout[2] <= register:pcMemoutReg1.port4
pcMemout[3] <= register:pcMemoutReg1.port4
pcMemout[4] <= register:pcMemoutReg1.port4
pcMemout[5] <= register:pcMemoutReg1.port4
pcMemout[6] <= register:pcMemoutReg1.port4
pcMemout[7] <= register:pcMemoutReg1.port4
pcMemout[8] <= register:pcMemoutReg1.port4
pcMemout[9] <= register:pcMemoutReg1.port4
pcMemout[10] <= register:pcMemoutReg1.port4
pcMemout[11] <= register:pcMemoutReg1.port4
pcMemout[12] <= register:pcMemoutReg1.port4
pcMemout[13] <= register:pcMemoutReg1.port4
pcMemout[14] <= register:pcMemoutReg1.port4
pcMemout[15] <= register:pcMemoutReg1.port4
pcMemout[16] <= register:pcMemoutReg1.port4
pcMemout[17] <= register:pcMemoutReg1.port4
pcMemout[18] <= register:pcMemoutReg1.port4
pcMemout[19] <= register:pcMemoutReg1.port4
pcMemout[20] <= register:pcMemoutReg1.port4
pcMemout[21] <= register:pcMemoutReg1.port4
pcMemout[22] <= register:pcMemoutReg1.port4
pcMemout[23] <= register:pcMemoutReg1.port4
pcMemout[24] <= register:pcMemoutReg1.port4
pcMemout[25] <= register:pcMemoutReg1.port4
pcMemout[26] <= register:pcMemoutReg1.port4
pcMemout[27] <= register:pcMemoutReg1.port4
pcMemout[28] <= register:pcMemoutReg1.port4
pcMemout[29] <= register:pcMemoutReg1.port4
pcMemout[30] <= register:pcMemoutReg1.port4
pcMemout[31] <= register:pcMemoutReg1.port4
jalMemout <= my_dff:jalMemFF1.port4
MemDataSel => MemDataSel~0.IN1
wb_Data[0] => wb_Data[0]~31.IN1
wb_Data[1] => wb_Data[1]~30.IN1
wb_Data[2] => wb_Data[2]~29.IN1
wb_Data[3] => wb_Data[3]~28.IN1
wb_Data[4] => wb_Data[4]~27.IN1
wb_Data[5] => wb_Data[5]~26.IN1
wb_Data[6] => wb_Data[6]~25.IN1
wb_Data[7] => wb_Data[7]~24.IN1
wb_Data[8] => wb_Data[8]~23.IN1
wb_Data[9] => wb_Data[9]~22.IN1
wb_Data[10] => wb_Data[10]~21.IN1
wb_Data[11] => wb_Data[11]~20.IN1
wb_Data[12] => wb_Data[12]~19.IN1
wb_Data[13] => wb_Data[13]~18.IN1
wb_Data[14] => wb_Data[14]~17.IN1
wb_Data[15] => wb_Data[15]~16.IN1
wb_Data[16] => wb_Data[16]~15.IN1
wb_Data[17] => wb_Data[17]~14.IN1
wb_Data[18] => wb_Data[18]~13.IN1
wb_Data[19] => wb_Data[19]~12.IN1
wb_Data[20] => wb_Data[20]~11.IN1
wb_Data[21] => wb_Data[21]~10.IN1
wb_Data[22] => wb_Data[22]~9.IN1
wb_Data[23] => wb_Data[23]~8.IN1
wb_Data[24] => wb_Data[24]~7.IN1
wb_Data[25] => wb_Data[25]~6.IN1
wb_Data[26] => wb_Data[26]~5.IN1
wb_Data[27] => wb_Data[27]~4.IN1
wb_Data[28] => wb_Data[28]~3.IN1
wb_Data[29] => wb_Data[29]~2.IN1
wb_Data[30] => wb_Data[30]~1.IN1
wb_Data[31] => wb_Data[31]~0.IN1
bOp_2Ou => branchCtrl~2.IN1


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:pcMemoutReg1|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:jalMemFF1
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|Mux2bin:dmemDataSel
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem
address[0] => address[0]~11.IN1
address[1] => address[1]~10.IN1
address[2] => address[2]~9.IN1
address[3] => address[3]~8.IN1
address[4] => address[4]~7.IN1
address[5] => address[5]~6.IN1
address[6] => address[6]~5.IN1
address[7] => address[7]~4.IN1
address[8] => address[8]~3.IN1
address[9] => address[9]~2.IN1
address[10] => address[10]~1.IN1
address[11] => address[11]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component
wren_a => altsyncram_vqc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vqc1:auto_generated.data_a[0]
data_a[1] => altsyncram_vqc1:auto_generated.data_a[1]
data_a[2] => altsyncram_vqc1:auto_generated.data_a[2]
data_a[3] => altsyncram_vqc1:auto_generated.data_a[3]
data_a[4] => altsyncram_vqc1:auto_generated.data_a[4]
data_a[5] => altsyncram_vqc1:auto_generated.data_a[5]
data_a[6] => altsyncram_vqc1:auto_generated.data_a[6]
data_a[7] => altsyncram_vqc1:auto_generated.data_a[7]
data_a[8] => altsyncram_vqc1:auto_generated.data_a[8]
data_a[9] => altsyncram_vqc1:auto_generated.data_a[9]
data_a[10] => altsyncram_vqc1:auto_generated.data_a[10]
data_a[11] => altsyncram_vqc1:auto_generated.data_a[11]
data_a[12] => altsyncram_vqc1:auto_generated.data_a[12]
data_a[13] => altsyncram_vqc1:auto_generated.data_a[13]
data_a[14] => altsyncram_vqc1:auto_generated.data_a[14]
data_a[15] => altsyncram_vqc1:auto_generated.data_a[15]
data_a[16] => altsyncram_vqc1:auto_generated.data_a[16]
data_a[17] => altsyncram_vqc1:auto_generated.data_a[17]
data_a[18] => altsyncram_vqc1:auto_generated.data_a[18]
data_a[19] => altsyncram_vqc1:auto_generated.data_a[19]
data_a[20] => altsyncram_vqc1:auto_generated.data_a[20]
data_a[21] => altsyncram_vqc1:auto_generated.data_a[21]
data_a[22] => altsyncram_vqc1:auto_generated.data_a[22]
data_a[23] => altsyncram_vqc1:auto_generated.data_a[23]
data_a[24] => altsyncram_vqc1:auto_generated.data_a[24]
data_a[25] => altsyncram_vqc1:auto_generated.data_a[25]
data_a[26] => altsyncram_vqc1:auto_generated.data_a[26]
data_a[27] => altsyncram_vqc1:auto_generated.data_a[27]
data_a[28] => altsyncram_vqc1:auto_generated.data_a[28]
data_a[29] => altsyncram_vqc1:auto_generated.data_a[29]
data_a[30] => altsyncram_vqc1:auto_generated.data_a[30]
data_a[31] => altsyncram_vqc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vqc1:auto_generated.address_a[0]
address_a[1] => altsyncram_vqc1:auto_generated.address_a[1]
address_a[2] => altsyncram_vqc1:auto_generated.address_a[2]
address_a[3] => altsyncram_vqc1:auto_generated.address_a[3]
address_a[4] => altsyncram_vqc1:auto_generated.address_a[4]
address_a[5] => altsyncram_vqc1:auto_generated.address_a[5]
address_a[6] => altsyncram_vqc1:auto_generated.address_a[6]
address_a[7] => altsyncram_vqc1:auto_generated.address_a[7]
address_a[8] => altsyncram_vqc1:auto_generated.address_a[8]
address_a[9] => altsyncram_vqc1:auto_generated.address_a[9]
address_a[10] => altsyncram_vqc1:auto_generated.address_a[10]
address_a[11] => altsyncram_vqc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vqc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vqc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vqc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vqc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vqc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vqc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vqc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vqc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vqc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vqc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vqc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vqc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vqc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vqc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vqc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vqc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vqc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_vqc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_vqc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_vqc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_vqc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_vqc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_vqc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_vqc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_vqc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_vqc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_vqc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_vqc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_vqc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_vqc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_vqc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_vqc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_vqc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|dmem:dataMem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:dataMemorReg|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1
d[0] => d[0]~5.IN1
d[1] => d[1]~4.IN1
d[2] => d[2]~3.IN1
d[3] => d[3]~2.IN1
d[4] => d[4]~1.IN1
d[5] => d[5]~0.IN1
aclr => aclr~0.IN6
clk => clk~0.IN6
write_Enable => write_Enable~0.IN6
out[0] <= my_dff:myblock[0].dFF16.port4
out[1] <= my_dff:myblock[1].dFF16.port4
out[2] <= my_dff:myblock[2].dFF16.port4
out[3] <= my_dff:myblock[3].dFF16.port4
out[4] <= my_dff:myblock[4].dFF16.port4
out[5] <= my_dff:myblock[5].dFF16.port4


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[0].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[1].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[2].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[3].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[4].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register2:rdregMemory1|my_dff:myblock[5].dFF16
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:WrMemInFF1
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|my_dff:m2RegMemInFF1
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1
d[0] => d[0]~31.IN1
d[1] => d[1]~30.IN1
d[2] => d[2]~29.IN1
d[3] => d[3]~28.IN1
d[4] => d[4]~27.IN1
d[5] => d[5]~26.IN1
d[6] => d[6]~25.IN1
d[7] => d[7]~24.IN1
d[8] => d[8]~23.IN1
d[9] => d[9]~22.IN1
d[10] => d[10]~21.IN1
d[11] => d[11]~20.IN1
d[12] => d[12]~19.IN1
d[13] => d[13]~18.IN1
d[14] => d[14]~17.IN1
d[15] => d[15]~16.IN1
d[16] => d[16]~15.IN1
d[17] => d[17]~14.IN1
d[18] => d[18]~13.IN1
d[19] => d[19]~12.IN1
d[20] => d[20]~11.IN1
d[21] => d[21]~10.IN1
d[22] => d[22]~9.IN1
d[23] => d[23]~8.IN1
d[24] => d[24]~7.IN1
d[25] => d[25]~6.IN1
d[26] => d[26]~5.IN1
d[27] => d[27]~4.IN1
d[28] => d[28]~3.IN1
d[29] => d[29]~2.IN1
d[30] => d[30]~1.IN1
d[31] => d[31]~0.IN1
aclr => aclr~0.IN32
clk => clk~0.IN32
write_Enable => write_Enable~0.IN32
out[0] <= my_dff:myblock[0].dFF.port4
out[1] <= my_dff:myblock[1].dFF.port4
out[2] <= my_dff:myblock[2].dFF.port4
out[3] <= my_dff:myblock[3].dFF.port4
out[4] <= my_dff:myblock[4].dFF.port4
out[5] <= my_dff:myblock[5].dFF.port4
out[6] <= my_dff:myblock[6].dFF.port4
out[7] <= my_dff:myblock[7].dFF.port4
out[8] <= my_dff:myblock[8].dFF.port4
out[9] <= my_dff:myblock[9].dFF.port4
out[10] <= my_dff:myblock[10].dFF.port4
out[11] <= my_dff:myblock[11].dFF.port4
out[12] <= my_dff:myblock[12].dFF.port4
out[13] <= my_dff:myblock[13].dFF.port4
out[14] <= my_dff:myblock[14].dFF.port4
out[15] <= my_dff:myblock[15].dFF.port4
out[16] <= my_dff:myblock[16].dFF.port4
out[17] <= my_dff:myblock[17].dFF.port4
out[18] <= my_dff:myblock[18].dFF.port4
out[19] <= my_dff:myblock[19].dFF.port4
out[20] <= my_dff:myblock[20].dFF.port4
out[21] <= my_dff:myblock[21].dFF.port4
out[22] <= my_dff:myblock[22].dFF.port4
out[23] <= my_dff:myblock[23].dFF.port4
out[24] <= my_dff:myblock[24].dFF.port4
out[25] <= my_dff:myblock[25].dFF.port4
out[26] <= my_dff:myblock[26].dFF.port4
out[27] <= my_dff:myblock[27].dFF.port4
out[28] <= my_dff:myblock[28].dFF.port4
out[29] <= my_dff:myblock[29].dFF.port4
out[30] <= my_dff:myblock[30].dFF.port4
out[31] <= my_dff:myblock[31].dFF.port4


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[0].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[1].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[2].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[3].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[4].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[5].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[6].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[7].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[8].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[9].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[10].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[11].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[12].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[13].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[14].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[15].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[16].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[17].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[18].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[19].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[20].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[21].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[22].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[23].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[24].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[25].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[26].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[27].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[28].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[29].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[30].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|memory:memoryStageMod|register:ALUMemReg1|my_dff:myblock[31].dFF
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod
pcWbackIn[0] => pcWbackIn[0]~31.IN1
pcWbackIn[1] => pcWbackIn[1]~30.IN1
pcWbackIn[2] => pcWbackIn[2]~29.IN1
pcWbackIn[3] => pcWbackIn[3]~28.IN1
pcWbackIn[4] => pcWbackIn[4]~27.IN1
pcWbackIn[5] => pcWbackIn[5]~26.IN1
pcWbackIn[6] => pcWbackIn[6]~25.IN1
pcWbackIn[7] => pcWbackIn[7]~24.IN1
pcWbackIn[8] => pcWbackIn[8]~23.IN1
pcWbackIn[9] => pcWbackIn[9]~22.IN1
pcWbackIn[10] => pcWbackIn[10]~21.IN1
pcWbackIn[11] => pcWbackIn[11]~20.IN1
pcWbackIn[12] => pcWbackIn[12]~19.IN1
pcWbackIn[13] => pcWbackIn[13]~18.IN1
pcWbackIn[14] => pcWbackIn[14]~17.IN1
pcWbackIn[15] => pcWbackIn[15]~16.IN1
pcWbackIn[16] => pcWbackIn[16]~15.IN1
pcWbackIn[17] => pcWbackIn[17]~14.IN1
pcWbackIn[18] => pcWbackIn[18]~13.IN1
pcWbackIn[19] => pcWbackIn[19]~12.IN1
pcWbackIn[20] => pcWbackIn[20]~11.IN1
pcWbackIn[21] => pcWbackIn[21]~10.IN1
pcWbackIn[22] => pcWbackIn[22]~9.IN1
pcWbackIn[23] => pcWbackIn[23]~8.IN1
pcWbackIn[24] => pcWbackIn[24]~7.IN1
pcWbackIn[25] => pcWbackIn[25]~6.IN1
pcWbackIn[26] => pcWbackIn[26]~5.IN1
pcWbackIn[27] => pcWbackIn[27]~4.IN1
pcWbackIn[28] => pcWbackIn[28]~3.IN1
pcWbackIn[29] => pcWbackIn[29]~2.IN1
pcWbackIn[30] => pcWbackIn[30]~1.IN1
pcWbackIn[31] => pcWbackIn[31]~0.IN1
jalWbackIn => jalWbackIn~0.IN2
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data_ReadInFrMem[0] => data_ReadInFrMem[0]~31.IN1
data_ReadInFrMem[1] => data_ReadInFrMem[1]~30.IN1
data_ReadInFrMem[2] => data_ReadInFrMem[2]~29.IN1
data_ReadInFrMem[3] => data_ReadInFrMem[3]~28.IN1
data_ReadInFrMem[4] => data_ReadInFrMem[4]~27.IN1
data_ReadInFrMem[5] => data_ReadInFrMem[5]~26.IN1
data_ReadInFrMem[6] => data_ReadInFrMem[6]~25.IN1
data_ReadInFrMem[7] => data_ReadInFrMem[7]~24.IN1
data_ReadInFrMem[8] => data_ReadInFrMem[8]~23.IN1
data_ReadInFrMem[9] => data_ReadInFrMem[9]~22.IN1
data_ReadInFrMem[10] => data_ReadInFrMem[10]~21.IN1
data_ReadInFrMem[11] => data_ReadInFrMem[11]~20.IN1
data_ReadInFrMem[12] => data_ReadInFrMem[12]~19.IN1
data_ReadInFrMem[13] => data_ReadInFrMem[13]~18.IN1
data_ReadInFrMem[14] => data_ReadInFrMem[14]~17.IN1
data_ReadInFrMem[15] => data_ReadInFrMem[15]~16.IN1
data_ReadInFrMem[16] => data_ReadInFrMem[16]~15.IN1
data_ReadInFrMem[17] => data_ReadInFrMem[17]~14.IN1
data_ReadInFrMem[18] => data_ReadInFrMem[18]~13.IN1
data_ReadInFrMem[19] => data_ReadInFrMem[19]~12.IN1
data_ReadInFrMem[20] => data_ReadInFrMem[20]~11.IN1
data_ReadInFrMem[21] => data_ReadInFrMem[21]~10.IN1
data_ReadInFrMem[22] => data_ReadInFrMem[22]~9.IN1
data_ReadInFrMem[23] => data_ReadInFrMem[23]~8.IN1
data_ReadInFrMem[24] => data_ReadInFrMem[24]~7.IN1
data_ReadInFrMem[25] => data_ReadInFrMem[25]~6.IN1
data_ReadInFrMem[26] => data_ReadInFrMem[26]~5.IN1
data_ReadInFrMem[27] => data_ReadInFrMem[27]~4.IN1
data_ReadInFrMem[28] => data_ReadInFrMem[28]~3.IN1
data_ReadInFrMem[29] => data_ReadInFrMem[29]~2.IN1
data_ReadInFrMem[30] => data_ReadInFrMem[30]~1.IN1
data_ReadInFrMem[31] => data_ReadInFrMem[31]~0.IN1
rdFrMem[0] => rdFrMem[0]~4.IN1
rdFrMem[1] => rdFrMem[1]~3.IN1
rdFrMem[2] => rdFrMem[2]~2.IN1
rdFrMem[3] => rdFrMem[3]~1.IN1
rdFrMem[4] => rdFrMem[4]~0.IN1
regWrFrMem => reg_WBack.DATAIN
m2RegFrMem => m2RegFrMem~0.IN1
ALUResultFrMem[0] => ALUResultFrMem[0]~31.IN1
ALUResultFrMem[1] => ALUResultFrMem[1]~30.IN1
ALUResultFrMem[2] => ALUResultFrMem[2]~29.IN1
ALUResultFrMem[3] => ALUResultFrMem[3]~28.IN1
ALUResultFrMem[4] => ALUResultFrMem[4]~27.IN1
ALUResultFrMem[5] => ALUResultFrMem[5]~26.IN1
ALUResultFrMem[6] => ALUResultFrMem[6]~25.IN1
ALUResultFrMem[7] => ALUResultFrMem[7]~24.IN1
ALUResultFrMem[8] => ALUResultFrMem[8]~23.IN1
ALUResultFrMem[9] => ALUResultFrMem[9]~22.IN1
ALUResultFrMem[10] => ALUResultFrMem[10]~21.IN1
ALUResultFrMem[11] => ALUResultFrMem[11]~20.IN1
ALUResultFrMem[12] => ALUResultFrMem[12]~19.IN1
ALUResultFrMem[13] => ALUResultFrMem[13]~18.IN1
ALUResultFrMem[14] => ALUResultFrMem[14]~17.IN1
ALUResultFrMem[15] => ALUResultFrMem[15]~16.IN1
ALUResultFrMem[16] => ALUResultFrMem[16]~15.IN1
ALUResultFrMem[17] => ALUResultFrMem[17]~14.IN1
ALUResultFrMem[18] => ALUResultFrMem[18]~13.IN1
ALUResultFrMem[19] => ALUResultFrMem[19]~12.IN1
ALUResultFrMem[20] => ALUResultFrMem[20]~11.IN1
ALUResultFrMem[21] => ALUResultFrMem[21]~10.IN1
ALUResultFrMem[22] => ALUResultFrMem[22]~9.IN1
ALUResultFrMem[23] => ALUResultFrMem[23]~8.IN1
ALUResultFrMem[24] => ALUResultFrMem[24]~7.IN1
ALUResultFrMem[25] => ALUResultFrMem[25]~6.IN1
ALUResultFrMem[26] => ALUResultFrMem[26]~5.IN1
ALUResultFrMem[27] => ALUResultFrMem[27]~4.IN1
ALUResultFrMem[28] => ALUResultFrMem[28]~3.IN1
ALUResultFrMem[29] => ALUResultFrMem[29]~2.IN1
ALUResultFrMem[30] => ALUResultFrMem[30]~1.IN1
ALUResultFrMem[31] => ALUResultFrMem[31]~0.IN1
data_WBack[0] <= Mux2bin:muxDataWreg.port3
data_WBack[1] <= Mux2bin:muxDataWreg.port3
data_WBack[2] <= Mux2bin:muxDataWreg.port3
data_WBack[3] <= Mux2bin:muxDataWreg.port3
data_WBack[4] <= Mux2bin:muxDataWreg.port3
data_WBack[5] <= Mux2bin:muxDataWreg.port3
data_WBack[6] <= Mux2bin:muxDataWreg.port3
data_WBack[7] <= Mux2bin:muxDataWreg.port3
data_WBack[8] <= Mux2bin:muxDataWreg.port3
data_WBack[9] <= Mux2bin:muxDataWreg.port3
data_WBack[10] <= Mux2bin:muxDataWreg.port3
data_WBack[11] <= Mux2bin:muxDataWreg.port3
data_WBack[12] <= Mux2bin:muxDataWreg.port3
data_WBack[13] <= Mux2bin:muxDataWreg.port3
data_WBack[14] <= Mux2bin:muxDataWreg.port3
data_WBack[15] <= Mux2bin:muxDataWreg.port3
data_WBack[16] <= Mux2bin:muxDataWreg.port3
data_WBack[17] <= Mux2bin:muxDataWreg.port3
data_WBack[18] <= Mux2bin:muxDataWreg.port3
data_WBack[19] <= Mux2bin:muxDataWreg.port3
data_WBack[20] <= Mux2bin:muxDataWreg.port3
data_WBack[21] <= Mux2bin:muxDataWreg.port3
data_WBack[22] <= Mux2bin:muxDataWreg.port3
data_WBack[23] <= Mux2bin:muxDataWreg.port3
data_WBack[24] <= Mux2bin:muxDataWreg.port3
data_WBack[25] <= Mux2bin:muxDataWreg.port3
data_WBack[26] <= Mux2bin:muxDataWreg.port3
data_WBack[27] <= Mux2bin:muxDataWreg.port3
data_WBack[28] <= Mux2bin:muxDataWreg.port3
data_WBack[29] <= Mux2bin:muxDataWreg.port3
data_WBack[30] <= Mux2bin:muxDataWreg.port3
data_WBack[31] <= Mux2bin:muxDataWreg.port3
rd_WBack[0] <= Mux2bin:muxWreg.port3
rd_WBack[1] <= Mux2bin:muxWreg.port3
rd_WBack[2] <= Mux2bin:muxWreg.port3
rd_WBack[3] <= Mux2bin:muxWreg.port3
rd_WBack[4] <= Mux2bin:muxWreg.port3
reg_WBack <= regWrFrMem.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:dataWBackMux
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxDataWreg
a0[0] => b~32.IN0
a0[1] => b~33.IN0
a0[2] => b~34.IN0
a0[3] => b~35.IN0
a0[4] => b~36.IN0
a0[5] => b~37.IN0
a0[6] => b~38.IN0
a0[7] => b~39.IN0
a0[8] => b~40.IN0
a0[9] => b~41.IN0
a0[10] => b~42.IN0
a0[11] => b~43.IN0
a0[12] => b~44.IN0
a0[13] => b~45.IN0
a0[14] => b~46.IN0
a0[15] => b~47.IN0
a0[16] => b~48.IN0
a0[17] => b~49.IN0
a0[18] => b~50.IN0
a0[19] => b~51.IN0
a0[20] => b~52.IN0
a0[21] => b~53.IN0
a0[22] => b~54.IN0
a0[23] => b~55.IN0
a0[24] => b~56.IN0
a0[25] => b~57.IN0
a0[26] => b~58.IN0
a0[27] => b~59.IN0
a0[28] => b~60.IN0
a0[29] => b~61.IN0
a0[30] => b~62.IN0
a0[31] => b~63.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
a1[5] => b~5.IN0
a1[6] => b~6.IN0
a1[7] => b~7.IN0
a1[8] => b~8.IN0
a1[9] => b~9.IN0
a1[10] => b~10.IN0
a1[11] => b~11.IN0
a1[12] => b~12.IN0
a1[13] => b~13.IN0
a1[14] => b~14.IN0
a1[15] => b~15.IN0
a1[16] => b~16.IN0
a1[17] => b~17.IN0
a1[18] => b~18.IN0
a1[19] => b~19.IN0
a1[20] => b~20.IN0
a1[21] => b~21.IN0
a1[22] => b~22.IN0
a1[23] => b~23.IN0
a1[24] => b~24.IN0
a1[25] => b~25.IN0
a1[26] => b~26.IN0
a1[27] => b~27.IN0
a1[28] => b~28.IN0
a1[29] => b~29.IN0
a1[30] => b~30.IN0
a1[31] => b~31.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
s => b~10.IN1
s => b~11.IN1
s => b~12.IN1
s => b~13.IN1
s => b~14.IN1
s => b~15.IN1
s => b~16.IN1
s => b~17.IN1
s => b~18.IN1
s => b~19.IN1
s => b~20.IN1
s => b~21.IN1
s => b~22.IN1
s => b~23.IN1
s => b~24.IN1
s => b~25.IN1
s => b~26.IN1
s => b~27.IN1
s => b~28.IN1
s => b~29.IN1
s => b~30.IN1
s => b~31.IN1
s => b~32.IN1
s => b~33.IN1
s => b~34.IN1
s => b~35.IN1
s => b~36.IN1
s => b~37.IN1
s => b~38.IN1
s => b~39.IN1
s => b~40.IN1
s => b~41.IN1
s => b~42.IN1
s => b~43.IN1
s => b~44.IN1
s => b~45.IN1
s => b~46.IN1
s => b~47.IN1
s => b~48.IN1
s => b~49.IN1
s => b~50.IN1
s => b~51.IN1
s => b~52.IN1
s => b~53.IN1
s => b~54.IN1
s => b~55.IN1
s => b~56.IN1
s => b~57.IN1
s => b~58.IN1
s => b~59.IN1
s => b~60.IN1
s => b~61.IN1
s => b~62.IN1
s => b~63.IN1
b[0] <= b~64.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~65.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~66.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~67.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~68.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b~69.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b~70.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b~71.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b~72.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b~73.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b~74.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b~75.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b~76.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b~77.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b~78.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b~79.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b~80.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b~81.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b~82.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b~83.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b~84.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b~85.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b~86.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b~87.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b~88.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b~89.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b~90.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b~91.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b~92.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b~93.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b~94.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b~95.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|write_back:wbStageMod|Mux2bin:muxWreg
a0[0] => b~5.IN0
a0[1] => b~6.IN0
a0[2] => b~7.IN0
a0[3] => b~8.IN0
a0[4] => b~9.IN0
a1[0] => b~0.IN0
a1[1] => b~1.IN0
a1[2] => b~2.IN0
a1[3] => b~3.IN0
a1[4] => b~4.IN0
s => b~0.IN1
s => b~1.IN1
s => b~2.IN1
s => b~3.IN1
s => b~4.IN1
s => b~5.IN1
s => b~6.IN1
s => b~7.IN1
s => b~8.IN1
s => b~9.IN1
b[0] <= b~10.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~11.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~12.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b~13.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b~14.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl
ldMem => aluActrl~0.IN0
ldMem => aluActrl~1.IN1
stEx => aluActrl~0.IN1
F_D_RS1[0] => rs3[0].IN1
F_D_RS1[1] => rs3[1].IN1
F_D_RS1[2] => rs3[2].IN1
F_D_RS1[3] => rs3[3].IN1
F_D_RS1[4] => rs3[4].IN1
F_D_RS2[0] => rs4[0].IN1
F_D_RS2[1] => rs4[1].IN1
F_D_RS2[2] => rs4[2].IN1
F_D_RS2[3] => rs4[3].IN1
F_D_RS2[4] => rs4[4].IN1
D_X_RS1[0] => rs1[0].IN2
D_X_RS1[1] => rs1[1].IN2
D_X_RS1[2] => rs1[2].IN2
D_X_RS1[3] => rs1[3].IN2
D_X_RS1[4] => rs1[4].IN2
D_X_RS2[0] => rs2[0].IN2
D_X_RS2[1] => rs2[1].IN2
D_X_RS2[2] => rs2[2].IN2
D_X_RS2[3] => rs2[3].IN2
D_X_RS2[4] => rs2[4].IN2
X_M_RD[0] => a[0].IN1
X_M_RD[1] => a[1].IN1
X_M_RD[2] => a[2].IN1
X_M_RD[3] => a[3].IN1
X_M_RD[4] => a[4].IN1
M_W_RD[0] => rs20.IN1
M_W_RD[0] => negB[0].IN5
M_W_RD[1] => rs20~2.IN1
M_W_RD[1] => negB[1].IN5
M_W_RD[2] => rs20~1.IN1
M_W_RD[2] => negB[2].IN5
M_W_RD[3] => rs20~0.IN0
M_W_RD[3] => negB[3].IN5
M_W_RD[4] => rs20~0.IN1
M_W_RD[4] => negB[4].IN5
aluActrl[0] <= high1~31.DB_MAX_OUTPUT_PORT_TYPE
aluActrl[1] <= aluActrl~3.DB_MAX_OUTPUT_PORT_TYPE
aluActrl[2] <= high3~0.DB_MAX_OUTPUT_PORT_TYPE
aluBctrl[0] <= high12~31.DB_MAX_OUTPUT_PORT_TYPE
aluBctrl[1] <= aluBctrl~1.DB_MAX_OUTPUT_PORT_TYPE
aluBctrl[2] <= high32~0.DB_MAX_OUTPUT_PORT_TYPE
dataMemCtrl <= dataMemCtrl~31.DB_MAX_OUTPUT_PORT_TYPE
highFD1 <= highFD1~31.DB_MAX_OUTPUT_PORT_TYPE
highFD2 <= highFD2~31.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subCCLA|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subA2CLA|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subB2CLA|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subACLA3|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|bypassCtrl:byProcCtrl|CLA:subBCLA3|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1
D_X_ld => stall1~1.IN1
F_D_st => stall1~2.IN1
X_M_ld => stall2~1.IN1
D_X_st => stall2~2.IN1
D_X_RD[0] => rs20.IN1
D_X_RD[0] => negA[0].IN2
D_X_RD[1] => rs10~2.IN1
D_X_RD[1] => negA[1].IN2
D_X_RD[2] => rs10~1.IN1
D_X_RD[2] => negA[2].IN2
D_X_RD[3] => rs10~0.IN0
D_X_RD[3] => negA[3].IN2
D_X_RD[4] => rs10~0.IN1
D_X_RD[4] => negA[4].IN2
X_M_RD[0] => rs40.IN1
X_M_RD[0] => negB[0].IN2
X_M_RD[1] => rs30~2.IN1
X_M_RD[1] => negB[1].IN2
X_M_RD[2] => rs30~1.IN1
X_M_RD[2] => negB[2].IN2
X_M_RD[3] => rs30~0.IN0
X_M_RD[3] => negB[3].IN2
X_M_RD[4] => rs30~0.IN1
X_M_RD[4] => negB[4].IN2
F_D_RS1[0] => rs1[0].IN1
F_D_RS1[1] => rs1[1].IN1
F_D_RS1[2] => rs1[2].IN1
F_D_RS1[3] => rs1[3].IN1
F_D_RS1[4] => rs1[4].IN1
F_D_RS2[0] => rs2[0].IN1
F_D_RS2[1] => rs2[1].IN1
F_D_RS2[2] => rs2[2].IN1
F_D_RS2[3] => rs2[3].IN1
F_D_RS2[4] => rs2[4].IN1
D_X_RS1[0] => rs3[0].IN1
D_X_RS1[1] => rs3[1].IN1
D_X_RS1[2] => rs3[2].IN1
D_X_RS1[3] => rs3[3].IN1
D_X_RS1[4] => rs3[4].IN1
D_X_RS2[0] => rs4[0].IN1
D_X_RS2[1] => rs4[1].IN1
D_X_RS2[2] => rs4[2].IN1
D_X_RS2[3] => rs4[3].IN1
D_X_RS2[4] => rs4[4].IN1
stall1 <= stall1~2.DB_MAX_OUTPUT_PORT_TYPE
stall2 <= stall2~2.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA1|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subACLA3|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subA2CLA1|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2
a[0] => a[0]~31.IN2
a[1] => a[1]~30.IN2
a[2] => a[2]~29.IN2
a[3] => a[3]~28.IN2
a[4] => a[4]~27.IN2
a[5] => a[5]~26.IN2
a[6] => a[6]~25.IN2
a[7] => a[7]~24.IN2
a[8] => a[8]~23.IN2
a[9] => a[9]~22.IN2
a[10] => a[10]~21.IN2
a[11] => a[11]~20.IN2
a[12] => a[12]~19.IN2
a[13] => a[13]~18.IN2
a[14] => a[14]~17.IN2
a[15] => a[15]~16.IN2
a[16] => a[16]~15.IN2
a[17] => a[17]~14.IN2
a[18] => a[18]~13.IN2
a[19] => a[19]~12.IN2
a[20] => a[20]~11.IN2
a[21] => a[21]~10.IN2
a[22] => a[22]~9.IN2
a[23] => a[23]~8.IN2
a[24] => a[24]~7.IN2
a[25] => a[25]~6.IN2
a[26] => a[26]~5.IN2
a[27] => a[27]~4.IN2
a[28] => a[28]~3.IN2
a[29] => a[29]~2.IN2
a[30] => a[30]~1.IN2
a[31] => a[31]~0.IN2
b[0] => b[0]~31.IN2
b[1] => b[1]~30.IN2
b[2] => b[2]~29.IN2
b[3] => b[3]~28.IN2
b[4] => b[4]~27.IN2
b[5] => b[5]~26.IN2
b[6] => b[6]~25.IN2
b[7] => b[7]~24.IN2
b[8] => b[8]~23.IN2
b[9] => b[9]~22.IN2
b[10] => b[10]~21.IN2
b[11] => b[11]~20.IN2
b[12] => b[12]~19.IN2
b[13] => b[13]~18.IN2
b[14] => b[14]~17.IN2
b[15] => b[15]~16.IN2
b[16] => b[16]~15.IN2
b[17] => b[17]~14.IN2
b[18] => b[18]~13.IN2
b[19] => b[19]~12.IN2
b[20] => b[20]~11.IN2
b[21] => b[21]~10.IN2
b[22] => b[22]~9.IN2
b[23] => b[23]~8.IN2
b[24] => b[24]~7.IN2
b[25] => b[25]~6.IN2
b[26] => b[26]~5.IN2
b[27] => b[27]~4.IN2
b[28] => b[28]~3.IN2
b[29] => b[29]~2.IN2
b[30] => b[30]~1.IN2
b[31] => b[31]~0.IN2
cin => cin~0.IN2
sum[0] <= CLA8:b1.port5
sum[1] <= CLA8:b1.port5
sum[2] <= CLA8:b1.port5
sum[3] <= CLA8:b1.port5
sum[4] <= CLA8:b1.port5
sum[5] <= CLA8:b1.port5
sum[6] <= CLA8:b1.port5
sum[7] <= CLA8:b1.port5
sum[8] <= CLA8:b2.port5
sum[9] <= CLA8:b2.port5
sum[10] <= CLA8:b2.port5
sum[11] <= CLA8:b2.port5
sum[12] <= CLA8:b2.port5
sum[13] <= CLA8:b2.port5
sum[14] <= CLA8:b2.port5
sum[15] <= CLA8:b2.port5
sum[16] <= CLA8:b3.port5
sum[17] <= CLA8:b3.port5
sum[18] <= CLA8:b3.port5
sum[19] <= CLA8:b3.port5
sum[20] <= CLA8:b3.port5
sum[21] <= CLA8:b3.port5
sum[22] <= CLA8:b3.port5
sum[23] <= CLA8:b3.port5
sum[24] <= CLA8:b4.port5
sum[25] <= CLA8:b4.port5
sum[26] <= CLA8:b4.port5
sum[27] <= CLA8:b4.port5
sum[28] <= CLA8:b4.port5
sum[29] <= CLA8:b4.port5
sum[30] <= CLA8:b4.port5
sum[31] <= CLA8:b4.port5
cout <= LCU:look.port12


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg1|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg2|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg3|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
PG <= PG~6.DB_MAX_OUTPUT_PORT_TYPE
GG <= GG~19.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= propGen:curblock[0].pcur.port2
p[1] <= propGen:curblock[1].pcur.port2
p[2] <= propGen:curblock[2].pcur.port2
p[3] <= propGen:curblock[3].pcur.port2
p[4] <= propGen:curblock[4].pcur.port2
p[5] <= propGen:curblock[5].pcur.port2
p[6] <= propGen:curblock[6].pcur.port2
p[7] <= propGen:curblock[7].pcur.port2
g[0] <= propGen:curblock[0].pcur.port3
g[1] <= propGen:curblock[1].pcur.port3
g[2] <= propGen:curblock[2].pcur.port3
g[3] <= propGen:curblock[3].pcur.port3
g[4] <= propGen:curblock[4].pcur.port3
g[5] <= propGen:curblock[5].pcur.port3
g[6] <= propGen:curblock[6].pcur.port3
g[7] <= propGen:curblock[7].pcur.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[0].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[1].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[2].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[3].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[4].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[5].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[6].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|propGen8:pg4|propGen:curblock[7].pcur
a => p~0.IN0
a => g~0.IN0
b => p~0.IN1
b => g~0.IN1
p <= p~0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~0.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|LCU:look
p0 => C8~0.IN0
g0 => C8~1.IN1
g0 => C16~0.IN0
p8 => C16~0.IN1
p8 => C16~2.IN1
g8 => C16~1.IN1
g8 => C24~0.IN0
p16 => C24~0.IN1
p16 => C24~2.IN1
p16 => C24~4.IN1
g16 => C24~1.IN1
g16 => C32~0.IN0
p24 => C32~0.IN1
p24 => C32~2.IN1
p24 => C32~4.IN1
p24 => C32~6.IN1
g24 => C32~1.IN1
cin => C8~0.IN1
C8 <= C8~1.DB_MAX_OUTPUT_PORT_TYPE
C16 <= C16~3.DB_MAX_OUTPUT_PORT_TYPE
C24 <= C24~5.DB_MAX_OUTPUT_PORT_TYPE
C32 <= C32~7.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b1|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b2|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b3|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4
a[0] => a[0]~7.IN1
a[1] => a[1]~6.IN1
a[2] => a[2]~5.IN1
a[3] => a[3]~4.IN1
a[4] => a[4]~3.IN1
a[5] => a[5]~2.IN1
a[6] => a[6]~1.IN1
a[7] => a[7]~0.IN1
b[0] => b[0]~7.IN1
b[1] => b[1]~6.IN1
b[2] => b[2]~5.IN1
b[3] => b[3]~4.IN1
b[4] => b[4]~3.IN1
b[5] => b[5]~2.IN1
b[6] => b[6]~1.IN1
b[7] => b[7]~0.IN1
p[0] => c~0.IN0
p[0] => c~4.IN0
p[0] => c~13.IN1
p[0] => c~27.IN1
p[0] => c~47.IN1
p[0] => c~74.IN1
p[0] => c~109.IN1
p[1] => c~2.IN0
p[1] => c~4.IN1
p[1] => c~9.IN0
p[1] => c~12.IN0
p[1] => c~22.IN1
p[1] => c~26.IN1
p[1] => c~41.IN1
p[1] => c~46.IN1
p[1] => c~67.IN1
p[1] => c~73.IN1
p[1] => c~101.IN1
p[1] => c~108.IN1
p[2] => c~7.IN0
p[2] => c~9.IN1
p[2] => c~12.IN1
p[2] => c~18.IN0
p[2] => c~21.IN0
p[2] => c~25.IN0
p[2] => c~36.IN1
p[2] => c~40.IN1
p[2] => c~45.IN1
p[2] => c~61.IN1
p[2] => c~66.IN1
p[2] => c~72.IN1
p[2] => c~94.IN1
p[2] => c~100.IN1
p[2] => c~107.IN1
p[3] => c~16.IN0
p[3] => c~18.IN1
p[3] => c~21.IN1
p[3] => c~25.IN1
p[3] => c~32.IN0
p[3] => c~35.IN0
p[3] => c~39.IN0
p[3] => c~44.IN0
p[3] => c~56.IN1
p[3] => c~60.IN1
p[3] => c~65.IN1
p[3] => c~71.IN1
p[3] => c~88.IN1
p[3] => c~93.IN1
p[3] => c~99.IN1
p[3] => c~106.IN1
p[4] => c~30.IN0
p[4] => c~32.IN1
p[4] => c~35.IN1
p[4] => c~39.IN1
p[4] => c~44.IN1
p[4] => c~52.IN0
p[4] => c~55.IN0
p[4] => c~59.IN0
p[4] => c~64.IN0
p[4] => c~70.IN0
p[4] => c~83.IN1
p[4] => c~87.IN1
p[4] => c~92.IN1
p[4] => c~98.IN1
p[4] => c~105.IN1
p[5] => c~50.IN0
p[5] => c~52.IN1
p[5] => c~55.IN1
p[5] => c~59.IN1
p[5] => c~64.IN1
p[5] => c~70.IN1
p[5] => c~79.IN0
p[5] => c~82.IN0
p[5] => c~86.IN0
p[5] => c~91.IN0
p[5] => c~97.IN0
p[5] => c~104.IN0
p[6] => c~77.IN0
p[6] => c~79.IN1
p[6] => c~82.IN1
p[6] => c~86.IN1
p[6] => c~91.IN1
p[6] => c~97.IN1
p[6] => c~104.IN1
p[7] => ~NO_FANOUT~
g[0] => c~1.IN1
g[0] => c~2.IN1
g[0] => c~10.IN1
g[0] => c~23.IN1
g[0] => c~42.IN1
g[0] => c~68.IN1
g[0] => c~102.IN1
g[1] => c~3.IN1
g[1] => c~7.IN1
g[1] => c~19.IN1
g[1] => c~37.IN1
g[1] => c~62.IN1
g[1] => c~95.IN1
g[2] => c~8.IN1
g[2] => c~16.IN1
g[2] => c~33.IN1
g[2] => c~57.IN1
g[2] => c~89.IN1
g[3] => c~17.IN1
g[3] => c~30.IN1
g[3] => c~53.IN1
g[3] => c~84.IN1
g[4] => c~31.IN1
g[4] => c~50.IN1
g[4] => c~80.IN1
g[5] => c~51.IN1
g[5] => c~77.IN1
g[6] => c~78.IN1
g[7] => ~NO_FANOUT~
cin => c[0].IN1
sum[0] <= fullAdder:myblock[0].f.port3
sum[1] <= fullAdder:myblock[1].f.port3
sum[2] <= fullAdder:myblock[2].f.port3
sum[3] <= fullAdder:myblock[3].f.port3
sum[4] <= fullAdder:myblock[4].f.port3
sum[5] <= fullAdder:myblock[5].f.port3
sum[6] <= fullAdder:myblock[6].f.port3
sum[7] <= fullAdder:myblock[7].f.port3


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[0].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[1].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[2].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[3].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[4].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[5].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[6].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|ldStall:ldStall1|CLA:subB2CLA2|CLA8:b4|fullAdder:myblock[7].f
a => s~0.IN0
b => s~0.IN1
cin => s~1.IN1
s <= s~1.DB_MAX_OUTPUT_PORT_TYPE


|TQ4_hw6|pipeProcessor:myProcessor|my_dff:stBff
d => f~reg0.DATAIN
aclr => f~reg0.ACLR
clk => f~reg0.CLK
write_Enable => f~reg0.ENA
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


