{"vcs1":{"timestamp_begin":1699249452.877673294, "rt":0.75, "ut":0.39, "st":0.29}}
{"vcselab":{"timestamp_begin":1699249453.725472036, "rt":0.85, "ut":0.56, "st":0.26}}
{"link":{"timestamp_begin":1699249454.638336880, "rt":0.54, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699249452.042190209}
{"VCS_COMP_START_TIME": 1699249452.042190209}
{"VCS_COMP_END_TIME": 1699249455.280528786}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337716}}
{"stitch_vcselab": {"peak_mem": 222608}}
