Classic Timing Analyzer report for BasicMemoryUnit
Sat May 12 18:16:19 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.310 ns   ; D                       ; D_FF:inst|DFF~_emulated ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.838 ns    ; D_FF:inst|DFF~_emulated ; D_Q                     ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.386 ns    ; SET                     ; L_Q                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.540 ns    ; D                       ; D_FF:inst|DFF~_emulated ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                         ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                      ; To Clock ;
+-------+--------------+------------+------+-------------------------+----------+
; N/A   ; None         ; -0.310 ns  ; D    ; D_FF:inst|DFF~_emulated ; CLK      ;
+-------+--------------+------------+------+-------------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+-------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To  ; From Clock ;
+-------+--------------+------------+-------------------------+-----+------------+
; N/A   ; None         ; 7.838 ns   ; D_FF:inst|DFF~_emulated ; D_Q ; CLK        ;
+-------+--------------+------------+-------------------------+-----+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 8.386 ns        ; SET  ; L_Q ;
; N/A   ; None              ; 8.336 ns        ; SET  ; D_Q ;
; N/A   ; None              ; 7.093 ns        ; CLR  ; L_Q ;
; N/A   ; None              ; 6.896 ns        ; CLK  ; L_Q ;
; N/A   ; None              ; 6.783 ns        ; D    ; L_Q ;
; N/A   ; None              ; 6.540 ns        ; CLR  ; D_Q ;
+-------+-------------------+-----------------+------+-----+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                      ; To Clock ;
+---------------+-------------+-----------+------+-------------------------+----------+
; N/A           ; None        ; 0.540 ns  ; D    ; D_FF:inst|DFF~_emulated ; CLK      ;
+---------------+-------------+-----------+------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 12 18:16:18 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BasicMemoryUnit -c BasicMemoryUnit --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "D_FF:inst|DFF~latch" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "MyLatch:inst1|FF~0"
    Warning: Node "MyLatch:inst1|FF"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "D_FF:inst|DFF~_emulated" (data pin = "D", clock pin = "CLK") is -0.310 ns
    Info: + Longest pin to register delay is 1.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(0.361 ns) + CELL(0.150 ns) = 1.510 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'D_FF:inst|DFF~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.594 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst|DFF~_emulated'
        Info: Total cell delay = 1.233 ns ( 77.35 % )
        Info: Total interconnect delay = 0.361 ns ( 22.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst|DFF~_emulated'
        Info: Total cell delay = 1.536 ns ( 82.23 % )
        Info: Total interconnect delay = 0.332 ns ( 17.77 % )
Info: tco from clock "CLK" to destination pin "D_Q" through register "D_FF:inst|DFF~_emulated" is 7.838 ns
    Info: + Longest clock path from clock "CLK" to source register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst|DFF~_emulated'
        Info: Total cell delay = 1.536 ns ( 82.23 % )
        Info: Total interconnect delay = 0.332 ns ( 17.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst|DFF~_emulated'
        Info: 2: + IC(0.305 ns) + CELL(0.419 ns) = 0.724 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = 'D_FF:inst|DFF~head_lut'
        Info: 3: + IC(2.188 ns) + CELL(2.808 ns) = 5.720 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'D_Q'
        Info: Total cell delay = 3.227 ns ( 56.42 % )
        Info: Total interconnect delay = 2.493 ns ( 43.58 % )
Info: Longest tpd from source pin "SET" to destination pin "L_Q" is 8.386 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 5; PIN Node = 'SET'
    Info: 2: + IC(0.000 ns) + CELL(2.505 ns) = 3.504 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 2; COMB LOOP Node = 'MyLatch:inst1|FF'
        Info: Loc. = LCCOMB_X64_Y19_N24; Node "MyLatch:inst1|FF"
        Info: Loc. = LCCOMB_X64_Y19_N2; Node "MyLatch:inst1|FF~0"
    Info: 3: + IC(2.074 ns) + CELL(2.808 ns) = 8.386 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'L_Q'
    Info: Total cell delay = 6.312 ns ( 75.27 % )
    Info: Total interconnect delay = 2.074 ns ( 24.73 % )
Info: th for register "D_FF:inst|DFF~_emulated" (data pin = "D", clock pin = "CLK") is 0.540 ns
    Info: + Longest clock path from clock "CLK" to destination register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst|DFF~_emulated'
        Info: Total cell delay = 1.536 ns ( 82.23 % )
        Info: Total interconnect delay = 0.332 ns ( 17.77 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(0.361 ns) + CELL(0.150 ns) = 1.510 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'D_FF:inst|DFF~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.594 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst|DFF~_emulated'
        Info: Total cell delay = 1.233 ns ( 77.35 % )
        Info: Total interconnect delay = 0.361 ns ( 22.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Sat May 12 18:16:19 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


