version 0.1.0

sizeof(instruction) = 32 bits
sizeof(reg) = 5 bits
sizeof(opcode) = 5 bits
sizeof(condition_code) = 4 bits
sizeof(data_size) = 2 bits

shift = 0 | 16 | 32 | 48

|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Instruction                          | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| halt                                 | 0  | 0  | 0  | 0  |  0 | 0  | 0  |    |    |    |    |    |    |    |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ret                                  | 0  | 0  | 0  | 0  |  0 | 0  | 1  |    |    |    |    |    |    |    |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| syscall                              | 0  | 0  | 0  | 0  |  0 | 1  | 0  |    |    |    |    |    |    |    |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| call, fn_number                      | 0  | 0  | 0  | 0  |  0 | 1  | 1  | 0  |                         fn_number
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| callr, reg                           | 0  | 0  | 0  | 0  |  0 | 1  | 1  | 1  |        reg             |    |    |    |    |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mvnt reg, litteral                   | 0  | 0  | 0  | 0  | 1  |          reg           | 0  |                                            litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mvnt reg, reg1                       | 0  | 0  | 0  | 0  | 1  |          reg           | 1  |          reg1          |                    
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mvng reg, litteral                   | 0  | 0  | 0  | 1  | 0  |          reg           | 0  |                                            litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mvng reg, reg1                       | 0  | 0  | 0  | 1  | 0  |          reg           | 1  |          reg1          |                    
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mv reg, litteral                     | 0  | 0  | 0  | 1  | 1  |          reg           | 0  |                                            litteral 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mv reg, reg2                         | 0  | 0  | 0  | 1  | 1  |          reg           | 1  |          reg1          |                               
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mva, reg, shift, litteral            | 0  | 0  | 1  | 0  | 0  |          reg           |  shift  | 0  |                                   litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mva, reg, shift, reg1                | 0  | 0  | 1  | 0  | 0  |          reg           |  shift  | 1  |         reg1          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| jump, offset                         | 0  | 0  | 1  | 0  | 1  | 0  | 0  |              offset
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| jumpr, reg1                          | 0  | 0  | 1  | 0  | 1  | 0  | 1  |          reg1          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| br, offset                           | 0  | 0  | 1  | 0  | 1  | 1  | 0  |              offset
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| brr, reg1                            | 0  | 0  | 1  | 0  | 1  | 1  | 1  |          reg1          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| lea, reg, pc-offset                  | 0  | 0  | 1  | 0  | 1  |          reg           | 0  |                 pc-offset
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| lea, reg, rega, offset               | 0  | 0  | 1  | 0  | 1  |          reg           | 1  |          rega          | offset
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| add reg, reg1, litteral              | 0  | 0  | 1  | 1  | 0  |          reg           |          reg1          | 0  |           litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| add reg, reg1, reg2                  | 0  | 0  | 1  | 1  | 0  |          reg           |          reg1          | 1  |          reg2          | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| sub reg, reg1, litteral              | 0  | 0  | 1  | 1  | 1  |          reg           |          reg1          | 0  |           litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| sub reg, reg1, reg2                  | 0  | 0  | 1  | 1  | 1  |          reg           |          reg1          | 1  |          reg2          | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mult reg, reg1, litteral             | 0  | 1  | 0  | 0  | 0  |          reg           |          reg1          | 0  |           litteral 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mult reg, reg1, reg2                 | 0  | 1  | 0  | 0  | 0  |          reg           |          reg1          | 1  |          reg2          | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| div reg, reg1, litteral              | 0  | 1  | 0  | 0  | 1  | 0  |          reg           |          reg1          | 0  |           litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| div reg, reg1, reg2                  | 0  | 1  | 0  | 0  | 1  | 0  |          reg           |          reg1          | 1  |              reg2
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| udiv reg, reg1, litteral             | 0  | 1  | 0  | 0  | 1  | 1  |          reg           |          reg1          | 0  |           litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| udiv reg, reg1, reg2                 | 0  | 1  | 0  | 0  | 1  | 1  |          reg           |          reg1          | 1  |              reg2
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mod reg, reg1, litteral              | 0  | 1  | 0  | 1  | 0  | 0  |          reg           |          reg1          | 0  |           litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mod reg, reg1, reg2                  | 0  | 1  | 0  | 1  | 0  | 0  |          reg           |          reg1          | 1  |              reg2
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| umod reg, reg1, litteral             | 0  | 1  | 0  | 1  | 0  | 1  |          reg           |          reg1          | 0  |           litteral
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| umod reg, reg1, reg2                 | 0  | 1  | 0  | 1  | 0  | 1  |          reg           |          reg1          | 1  |              reg2
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| and reg, reg1, litteral              | 0  | 1  | 0  | 1  | 1  |          reg           |          reg1          | 0  |           litteral 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| and reg, reg1, reg2                  | 0  | 1  | 0  | 1  | 1  |          reg           |          reg1          | 1  |          reg2          |  
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| or reg, reg1, litteral               | 0  | 1  | 1  | 0  | 0  |          reg           |          reg1          | 0  |           litteral  
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| or reg, reg1, reg2                   | 0  | 1  | 1  | 0  | 0  |          reg           |          reg1          | 1  |          reg2          | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| xor reg, reg1, litteral              | 0  | 1  | 1  | 0  | 1  |          reg           |          reg1          | 0  |           litteral   
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| xor reg, reg1, reg2                  | 0  | 1  | 1  | 0  | 1  |          reg           |          reg1          | 1  |          reg2          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| lsl reg, reg1, litteral              | 0  | 1  | 1  | 1  | 0  |          reg           |          reg1          | 0  |           litteral    
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| lsl, reg, reg1, reg2                 | 0  | 1  | 1  | 1  | 0  |          reg           |          reg1          | 1  |          reg2          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| lsr reg, reg1, litteral              | 0  | 1  | 1  | 1  | 1  |          reg           |          reg1          | 0  |           litteral     
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| lsr, reg, reg1, reg2                 | 0  | 1  | 1  | 1  | 1  |          reg           |          reg1          | 1  |          reg2          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| asr reg, reg1, litteral              | 1  | 0  | 0  | 0  | 0  |          reg           |          reg1          | 0  |           litteral     
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| asr, reg, reg1, reg2                 | 1  | 0  | 0  | 0  | 0  |          reg           |          reg1          | 1  |          reg2          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| cmp, cc, reg1, reg2                  | 1  | 0  | 0  | 0  | 1  |        cc         | 0  |          reg1          |          reg2          |  
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| cset, cc, reg, reg1, reg2            | 1  | 0  | 0  | 0  | 1  |        cc         | 1  |          reg           |          reg1          |          reg2          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ldr, data_size, regsrc, rega, offset | 1  | 0  | 0  | 1  | 0  | 0  |data_size|          regsrc        |          rega          |                    offset
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| str, data_size, regdst, rega, offset | 1  | 0  | 0  | 1  | 0  | 1  |data_size|         regsrc         |          rega          |                    offset 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

