[2025-09-17 03:58:43] START suite=qualcomm_srv trace=srv340_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv340_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2571612 heartbeat IPC: 3.889 cumulative IPC: 3.889 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5063008 heartbeat IPC: 4.014 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5063008 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5063008 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 11 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000003 cycles: 10270166 heartbeat IPC: 1.92 cumulative IPC: 1.92 (Simulation time: 00 hr 02 min 03 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 40000004 cycles: 16627773 heartbeat IPC: 1.573 cumulative IPC: 1.729 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 21370680 heartbeat IPC: 2.108 cumulative IPC: 1.84 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 26152784 heartbeat IPC: 2.091 cumulative IPC: 1.897 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 30826620 heartbeat IPC: 2.14 cumulative IPC: 1.941 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 35507603 heartbeat IPC: 2.136 cumulative IPC: 1.971 (Simulation time: 00 hr 06 min 20 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 40204178 heartbeat IPC: 2.129 cumulative IPC: 1.992 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 44882298 heartbeat IPC: 2.138 cumulative IPC: 2.009 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 49556893 heartbeat IPC: 2.139 cumulative IPC: 2.023 (Simulation time: 00 hr 08 min 53 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 49180291 cumulative IPC: 2.033 (Simulation time: 00 hr 09 min 42 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 49180291 cumulative IPC: 2.033 (Simulation time: 00 hr 09 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv340_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.033 instructions: 100000001 cycles: 49180291
CPU 0 Branch Prediction Accuracy: 96.4% MPKI: 5.619 Average ROB Occupancy at Mispredict: 42.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00979
BRANCH_INDIRECT: 0.00581
BRANCH_CONDITIONAL: 5.558
BRANCH_DIRECT_CALL: 0.02446
BRANCH_INDIRECT_CALL: 0.00721
BRANCH_RETURN: 0.01451


====Backend Stall Breakdown====
ROB_STALL: 114252
LQ_STALL: 0
SQ_STALL: 922883


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 216.45055
REPLAY_LOAD: 99.704544
NON_REPLAY_LOAD: 29.640932

== Total ==
ADDR_TRANS: 19697
REPLAY_LOAD: 13161
NON_REPLAY_LOAD: 81394

== Counts ==
ADDR_TRANS: 91
REPLAY_LOAD: 132
NON_REPLAY_LOAD: 2746

cpu0->cpu0_STLB TOTAL        ACCESS:    1354583 HIT:    1352938 MISS:       1645 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1354583 HIT:    1352938 MISS:       1645 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 560.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7238154 HIT:    7174761 MISS:      63393 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7159940 HIT:    7130844 MISS:      29096 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35575 HIT:       3962 MISS:      31613 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      39918 HIT:      39899 MISS:         19 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2721 HIT:         56 MISS:       2665 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 138.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16356853 HIT:    6114823 MISS:   10242030 MSHR_MERGE:    3106722
cpu0->cpu0_L1I LOAD         ACCESS:   16356853 HIT:    6114823 MISS:   10242030 MSHR_MERGE:    3106722
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29058592 HIT:   28927656 MISS:     130936 MSHR_MERGE:      68008
cpu0->cpu0_L1D LOAD         ACCESS:   14883320 HIT:   14850481 MISS:      32839 MSHR_MERGE:       8207
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14171812 HIT:   14076448 MISS:      95364 MSHR_MERGE:      59789
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3460 HIT:        727 MISS:       2733 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 137.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13688827 HIT:   11800445 MISS:    1888382 MSHR_MERGE:     985953
cpu0->cpu0_ITLB LOAD         ACCESS:   13688827 HIT:   11800445 MISS:    1888382 MSHR_MERGE:     985953
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.272 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26740442 HIT:   25940359 MISS:     800083 MSHR_MERGE:     347929
cpu0->cpu0_DTLB LOAD         ACCESS:   26740442 HIT:   25940359 MISS:     800083 MSHR_MERGE:     347929
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.488 cycles
cpu0->LLC TOTAL        ACCESS:      95829 HIT:      43359 MISS:      52470 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      29096 HIT:       4594 MISS:      24502 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      31613 HIT:       6235 MISS:      25378 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      32455 HIT:      32435 MISS:         20 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2665 HIT:         95 MISS:       2570 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 133.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6710
  ROW_BUFFER_MISS:      45727
  AVG DBUS CONGESTED CYCLE: 3.795
Channel 0 WQ ROW_BUFFER_HIT:       2157
  ROW_BUFFER_MISS:      11148
  FULL:          0
Channel 0 REFRESHES ISSUED:       4099

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       701900         1373          544         3166
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15           15           15          619
  STLB miss resolved @ L2C                0            3            5            3           60
  STLB miss resolved @ LLC                0            4            2           12           89
  STLB miss resolved @ MEM                0           27           31           52         1289

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             181933        64575      1309897          594          700
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            7          191
  STLB miss resolved @ L2C                0            0            5            1           22
  STLB miss resolved @ LLC                0            1            3            9           29
  STLB miss resolved @ MEM                0            1           10           19          843
[2025-09-17 04:08:25] END   suite=qualcomm_srv trace=srv340_ap (rc=0)
