// Seed: 1291254281
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(), .id_4(id_2[(1) : ""])
  );
endmodule
module module_0 (
    id_1,
    module_1,
    id_2
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_4;
  reg id_5;
  always if (1'b0) id_5 <= id_4;
  module_0 modCall_1 ();
  always @(posedge id_5) if (id_1 > 1) id_5 <= #1 1 == 1;
endmodule
