$comment
	File created using the following command:
		vcd file ParteE2.msim.vcd -direction
$end
$date
	Fri Oct 31 04:07:08 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module partee2_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d_out [3] $end
$var wire 1 # d_out [2] $end
$var wire 1 $ d_out [1] $end
$var wire 1 % d_out [0] $end
$var wire 1 & reset $end
$var wire 1 ' X_in $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_clk $end
$var wire 1 2 ww_X_in $end
$var wire 1 3 ww_reset $end
$var wire 1 4 ww_d_out [3] $end
$var wire 1 5 ww_d_out [2] $end
$var wire 1 6 ww_d_out [1] $end
$var wire 1 7 ww_d_out [0] $end
$var wire 1 8 \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 9 \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 : \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ; \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 < \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 = \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 > \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ? \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 @ \d_out[0]~output_o\ $end
$var wire 1 A \d_out[1]~output_o\ $end
$var wire 1 B \d_out[2]~output_o\ $end
$var wire 1 C \d_out[3]~output_o\ $end
$var wire 1 D \clk~input_o\ $end
$var wire 1 E \clk~inputclkctrl_outclk\ $end
$var wire 1 F \X_in~input_o\ $end
$var wire 1 G \Selector5~0_combout\ $end
$var wire 1 H \reset~input_o\ $end
$var wire 1 I \reset~inputclkctrl_outclk\ $end
$var wire 1 J \state.s5~q\ $end
$var wire 1 K \state.s0~0_combout\ $end
$var wire 1 L \state.s0~q\ $end
$var wire 1 M \Selector1~0_combout\ $end
$var wire 1 N \state.s1~q\ $end
$var wire 1 O \Selector6~0_combout\ $end
$var wire 1 P \state.s6~q\ $end
$var wire 1 Q \Selector3~0_combout\ $end
$var wire 1 R \state.s3~q\ $end
$var wire 1 S \state.s4~feeder_combout\ $end
$var wire 1 T \state.s4~q\ $end
$var wire 1 U \Selector2~0_combout\ $end
$var wire 1 V \state.s2~q\ $end
$var wire 1 W \d_out~0_combout\ $end
$var wire 1 X \WideOr2~combout\ $end
$var wire 1 Y \WideOr1~0_combout\ $end
$var wire 1 Z \d_out~1_combout\ $end
$var wire 1 [ \ALT_INV_reset~inputclkctrl_outclk\ $end
$var wire 1 \ \ALT_INV_d_out~1_combout\ $end
$var wire 1 ] \ALT_INV_WideOr1~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0'
0(
1)
x*
1+
1,
1-
1.
1/
10
01
02
03
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0X
1Y
1Z
1[
0\
0]
04
05
06
07
1<
1=
1>
0?
18
19
1:
0;
0"
0#
0$
0%
$end
#10000
1'
12
1F
1M
0Q
#35000
1!
11
1D
1?
1E
1L
1N
1U
1X
0M
0Y
1]
1A
1B
16
15
1$
1#
#70000
0!
01
0D
0?
0E
#105000
1!
11
1D
1?
1E
0N
1V
1G
1W
0U
0Z
1\
1@
1C
17
14
1%
1"
#140000
0!
01
0D
0?
0E
#175000
1!
11
1D
1?
1E
1J
0V
0G
0X
0K
1Y
0]
0A
0B
06
05
0$
0#
#210000
0!
01
0D
0?
0E
#245000
1!
11
1D
1?
1E
0J
0L
1M
1Z
1K
0W
0\
0@
0C
07
04
0%
0"
#280000
0!
01
0D
0?
0E
#315000
1!
11
1D
1?
1E
1L
1N
1U
1X
0M
0Y
1]
1A
1B
16
15
1$
1#
#350000
0!
01
0D
0?
0E
#385000
1!
11
1D
1?
1E
0N
1V
1G
1W
0U
0Z
1\
1@
1C
17
14
1%
1"
#420000
0!
01
0D
0?
0E
#455000
1!
11
1D
1?
1E
1J
0V
0G
0X
0K
1Y
0]
0A
0B
06
05
0$
0#
#490000
0!
01
0D
0?
0E
#525000
1!
11
1D
1?
1E
0J
0L
1M
1Z
1K
0W
0\
0@
0C
07
04
0%
0"
#540000
0'
02
0F
0M
1Q
#560000
0!
01
0D
0?
0E
#595000
1!
11
1D
1?
1E
1L
1R
1S
0Q
0Z
1\
1C
14
1"
#630000
0!
01
0D
0?
0E
#665000
1!
11
1D
1?
1E
0R
1T
1U
0S
0Y
1]
1B
15
1#
#700000
0!
01
0D
0?
0E
#735000
1!
11
1D
1?
1E
0T
1V
1O
1W
1X
0U
1A
1@
16
17
1%
1$
#770000
0!
01
0D
0?
0E
#805000
1!
11
1D
1?
1E
1P
0V
0O
0W
1U
0@
07
0%
#840000
0!
01
0D
0?
0E
#875000
1!
11
1D
1?
1E
0P
1V
1O
1W
0U
1@
17
1%
#910000
0!
01
0D
0?
0E
#945000
1!
11
1D
1?
1E
1P
0V
0O
0W
1U
0@
07
0%
#980000
0!
01
0D
0?
0E
#1000000
