Core: fpga_sdram_controller_mem_if_ddr3_emif_0_p0 - Instance: u0|mem_if_ddr3_emif_0
Path, Setup Margin, Hold Margin
"Address Command (Slow 1100mV 85C Model)",0.615,0.488
"Bus Turnaround Time (Slow 1100mV 85C Model)",6.926,--
"Core (Slow 1100mV 85C Model)",-5.432,0.303
"Core Recovery/Removal (Slow 1100mV 85C Model)",-0.049,0.541
"DQS vs CK (Slow 1100mV 85C Model)",0.648,0.589
"Postamble (Slow 1100mV 85C Model)",0.727,0.727
"Read Capture (Slow 1100mV 85C Model)",0.321,0.255
"Read Resync (Slow 1100mV 85C Model)",1.0,1.0
"Write (Slow 1100mV 85C Model)",0.245,0.355
"Address Command (Slow 1100mV 0C Model)",0.679,0.434
"Bus Turnaround Time (Slow 1100mV 0C Model)",7.053,--
"Core (Slow 1100mV 0C Model)",-5.149,0.343
"Core Recovery/Removal (Slow 1100mV 0C Model)",0.009,0.488
"DQS vs CK (Slow 1100mV 0C Model)",0.713,0.588
"Postamble (Slow 1100mV 0C Model)",0.712,0.712
"Read Capture (Slow 1100mV 0C Model)",0.33,0.264
"Read Resync (Slow 1100mV 0C Model)",1.0,1.0
"Write (Slow 1100mV 0C Model)",0.277,0.387
"Address Command (Fast 1100mV 85C Model)",1.059,0.702
"Bus Turnaround Time (Fast 1100mV 85C Model)",7.653,--
"Core (Fast 1100mV 85C Model)",1.127,0.059
"Core Recovery/Removal (Fast 1100mV 85C Model)",2.605,0.218
"DQS vs CK (Fast 1100mV 85C Model)",0.834,0.833
"Postamble (Fast 1100mV 85C Model)",0.937,0.937
"Read Capture (Fast 1100mV 85C Model)",0.53,0.464
"Read Resync (Fast 1100mV 85C Model)",1.0,1.0
"Write (Fast 1100mV 85C Model)",0.499,0.499
"Address Command (Fast 1100mV 0C Model)",1.099,0.725
"Bus Turnaround Time (Fast 1100mV 0C Model)",7.685,--
"Core (Fast 1100mV 0C Model)",1.818,0.091
"Core Recovery/Removal (Fast 1100mV 0C Model)",2.675,0.23
"DQS vs CK (Fast 1100mV 0C Model)",0.819,0.85
"Postamble (Fast 1100mV 0C Model)",0.954,0.954
"Read Capture (Fast 1100mV 0C Model)",0.53,0.464
"Read Resync (Fast 1100mV 0C Model)",1.0,1.0
"Write (Fast 1100mV 0C Model)",0.501,0.501
