#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  1 16:04:50 2023
# Process ID: 12864
# Current directory: C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.637 ; gain = 235.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:102]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'incrust' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:12' bound to instance 'U0' of component 'incrust' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:212]
INFO: [Synth 8-638] synthesizing module 'incrust' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:61]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:124]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'incrust_balle_V' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:65' bound to instance 'balle_V_U' of component 'incrust_balle_V' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:263]
INFO: [Synth 8-638] synthesizing module 'incrust_balle_V' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:78]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'incrust_balle_V_rom' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:9' bound to instance 'incrust_balle_V_rom_U' of component 'incrust_balle_V_rom' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:90]
INFO: [Synth 8-638] synthesizing module 'incrust_balle_V_rom' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:24]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'incrust_balle_V_rom' (1#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'incrust_balle_V' (2#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_balle_V.vhd:78]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'incrust_AXILiteS_s_axi' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_AXILiteS_s_axi.vhd:9' bound to instance 'incrust_AXILiteS_s_axi_U' of component 'incrust_AXILiteS_s_axi' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:275]
INFO: [Synth 8-638] synthesizing module 'incrust_AXILiteS_s_axi' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_AXILiteS_s_axi.vhd:52]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'incrust_AXILiteS_s_axi' (3#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust_AXILiteS_s_axi.vhd:52]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_data_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:303]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (4#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (5#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (6#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_keep_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:317]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (6#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (6#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (6#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_strb_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:331]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_user_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:345]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_last_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:359]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_id_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:373]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_dest_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:387]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_data_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:401]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_keep_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:415]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_strb_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:429]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_user_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:443]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_last_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:457]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_id_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:471]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_dest_V_U' of component 'regslice_both' [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'incrust' (7#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/55ca/hdl/vhdl/incrust.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (8#1) [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:102]
WARNING: [Synth 8-3331] design incrust_balle_V has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.730 ; gain = 310.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.730 ; gain = 310.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.730 ; gain = 310.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1087.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/incrust_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/incrust_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1206.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1209.527 ; gain = 3.422
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'incrust_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'incrust_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'incrust_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'incrust_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module incrust_balle_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module incrust_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module incrust 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3886] merging instance 'U0/add_ln25_1_reg_379_reg[0]' (FDE) to 'U0/start_y_read_reg_364_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln25_1_reg_379_reg[1]' (FDE) to 'U0/start_y_read_reg_364_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln25_reg_374_reg[0]' (FDE) to 'U0/start_x_read_reg_369_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln25_reg_374_reg[1]' (FDE) to 'U0/start_x_read_reg_369_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\balle_V_U/incrust_balle_V_rom_U/q0_reg[0] )
WARNING: [Synth 8-3332] Sequential element (incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module incrust.
WARNING: [Synth 8-3332] Sequential element (incrust_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module incrust.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|incrust_balle_V_rom | p_0_out    | 64x1          | LUT            | 
|incrust             | p_0_out    | 64x1          | LUT            | 
+--------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     5|
|3     |LUT2   |   105|
|4     |LUT3   |    94|
|5     |LUT4   |    74|
|6     |LUT5   |    42|
|7     |LUT6   |    54|
|8     |FDRE   |   360|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------------+------+
|      |Instance                                  |Module                                 |Cells |
+------+------------------------------------------+---------------------------------------+------+
|1     |top                                       |                                       |   767|
|2     |  U0                                      |incrust                                |   767|
|3     |    incrust_AXILiteS_s_axi_U              |incrust_AXILiteS_s_axi                 |   231|
|4     |    regslice_both_m_axis_video_V_data_V_U |regslice_both                          |    45|
|5     |      ibuf_inst                           |xil_defaultlib_ibuf_34                 |    25|
|6     |      obuf_inst                           |xil_defaultlib_obuf_35                 |    12|
|7     |    regslice_both_m_axis_video_V_dest_V_U |regslice_both__parameterized1          |     9|
|8     |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_32 |     4|
|9     |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_33 |     5|
|10    |    regslice_both_m_axis_video_V_id_V_U   |regslice_both__parameterized1_0        |     9|
|11    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_30 |     4|
|12    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_31 |     5|
|13    |    regslice_both_m_axis_video_V_keep_V_U |regslice_both__parameterized1_1        |     9|
|14    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_28 |     4|
|15    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_29 |     5|
|16    |    regslice_both_m_axis_video_V_last_V_U |regslice_both__parameterized1_2        |     9|
|17    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_26 |     4|
|18    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_27 |     5|
|19    |    regslice_both_m_axis_video_V_strb_V_U |regslice_both__parameterized1_3        |     9|
|20    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_24 |     4|
|21    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_25 |     5|
|22    |    regslice_both_m_axis_video_V_user_V_U |regslice_both__parameterized1_4        |     9|
|23    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_22 |     4|
|24    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_23 |     5|
|25    |    regslice_both_s_axis_video_V_data_V_U |regslice_both_5                        |    46|
|26    |      ibuf_inst                           |xil_defaultlib_ibuf                    |    20|
|27    |      obuf_inst                           |xil_defaultlib_obuf                    |    26|
|28    |    regslice_both_s_axis_video_V_dest_V_U |regslice_both__parameterized1_6        |     8|
|29    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_20 |     4|
|30    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_21 |     4|
|31    |    regslice_both_s_axis_video_V_id_V_U   |regslice_both__parameterized1_7        |     8|
|32    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_18 |     4|
|33    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_19 |     4|
|34    |    regslice_both_s_axis_video_V_keep_V_U |regslice_both__parameterized1_8        |     8|
|35    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_16 |     4|
|36    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_17 |     4|
|37    |    regslice_both_s_axis_video_V_last_V_U |regslice_both__parameterized1_9        |     8|
|38    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_14 |     4|
|39    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_15 |     4|
|40    |    regslice_both_s_axis_video_V_strb_V_U |regslice_both__parameterized1_10       |     8|
|41    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0_12 |     4|
|42    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0_13 |     4|
|43    |    regslice_both_s_axis_video_V_user_V_U |regslice_both__parameterized1_11       |     8|
|44    |      ibuf_inst                           |xil_defaultlib_ibuf__parameterized0    |     4|
|45    |      obuf_inst                           |xil_defaultlib_obuf__parameterized0    |     4|
+------+------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1209.527 ; gain = 432.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1209.527 ; gain = 310.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1209.527 ; gain = 432.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1218.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1218.066 ; gain = 736.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 7415d3b8315df15f
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp2_p1/tp2_p1/hls/incrust/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 16:05:34 2023...
