{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 18:29:12 2017 " "Info: Processing started: Wed May 24 18:29:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov7670_top -c ov7670_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7670_top -c ov7670_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Info: Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/frame_buffer.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Info: Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/frame_buffer.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ov7670_top.vhd 2 1 " "Warning: Using design file ov7670_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_top-Behavioral " "Info: Found design unit 1: ov7670_top-Behavioral" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_top " "Info: Found entity 1: ov7670_top" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov7670_top " "Info: Elaborating entity \"ov7670_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Warning: Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Info: Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/debounce.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/debounce.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_debounce " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:btn_debounce\"" {  } { { "ov7670_top.vhd" "btn_debounce" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Warning: Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-Behavioral " "Info: Found design unit 1: vga-Behavioral" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:Inst_vga " "Info: Elaborating entity \"vga\" for hierarchy \"vga:Inst_vga\"" {  } { { "ov7670_top.vhd" "Inst_vga" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:fb " "Info: Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:fb\"" {  } { { "ov7670_top.vhd" "fb" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:fb\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:fb\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer.vhd" "altsyncram_component" { Text "D:/code/vhdl/red_packet_robot/camera/frame_buffer.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:fb\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"frame_buffer:fb\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/frame_buffer.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:fb\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"frame_buffer:fb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info: Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Info: Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Info: Parameter \"widthad_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "frame_buffer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/frame_buffer.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ejk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejk1 " "Info: Found entity 1: altsyncram_ejk1" {  } { { "db/altsyncram_ejk1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_ejk1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ejk1 frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated " "Info: Elaborating entity \"altsyncram_ejk1\" for hierarchy \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pes1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pes1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pes1 " "Info: Found entity 1: altsyncram_pes1" {  } { { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pes1 frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1 " "Info: Elaborating entity \"altsyncram_pes1\" for hierarchy \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\"" {  } { { "db/altsyncram_ejk1.tdf" "altsyncram1" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_ejk1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 37 2 0 } } { "db/altsyncram_ejk1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_ejk1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "frame_buffer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/frame_buffer.vhd" 97 0 0 } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 123 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|decode_9oa:decode3\"" {  } { { "db/altsyncram_pes1.tdf" "decode3" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|decode_9oa:decode_a " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|decode_9oa:decode_a\"" {  } { { "db/altsyncram_pes1.tdf" "decode_a" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Info: Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/mux_pib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pib frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|mux_pib:mux5 " "Info: Elaborating entity \"mux_pib\" for hierarchy \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|mux_pib:mux5\"" {  } { { "db/altsyncram_pes1.tdf" "mux5" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ov7670_capture.vhd 2 1 " "Warning: Using design file ov7670_capture.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Info: Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Info: Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:capture " "Info: Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:capture\"" {  } { { "ov7670_top.vhd" "capture" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ov7670_controller.vhd 2 1 " "Warning: Using design file ov7670_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Info: Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Info: Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_controller.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:controller " "Info: Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:controller\"" {  } { { "ov7670_top.vhd" "controller" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_sender.vhd 2 1 " "Warning: Using design file i2c_sender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Info: Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Info: Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:controller\|i2c_sender:Inst_i2c_sender " "Info: Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_controller.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ov7670_registers.vhd 2 1 " "Warning: Using design file ov7670_registers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Info: Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Info: Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers " "Info: Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_controller.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Mux0~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Mux0~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ov7670_top.ov7670_top0.rtl.mif " "Info: Parameter INIT_FILE set to ov7670_top.ov7670_top0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "ov7670_registers.vhd" "Mux0~0" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 51 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Info: Elaborated megafunction instantiation \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Info: Instantiated megafunction \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ov7670_top.ov7670_top0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"ov7670_top.ov7670_top0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aov.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aov.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aov " "Info: Found entity 1: altsyncram_aov" {  } { { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OV7670_RESET VCC " "Warning (13410): Pin \"OV7670_RESET\" is stuck at VCC" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OV7670_PWDN GND " "Warning (13410): Pin \"OV7670_PWDN\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[1\] GND " "Warning (13410): Pin \"LED\[1\]\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[2\] GND " "Warning (13410): Pin \"LED\[2\]\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[3\] GND " "Warning (13410): Pin \"LED\[3\]\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] GND " "Warning (13410): Pin \"LED\[4\]\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] GND " "Warning (13410): Pin \"LED\[5\]\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] GND " "Warning (13410): Pin \"LED\[6\]\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] GND " "Warning (13410): Pin \"LED\[7\]\" is stuck at GND" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Info: Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "319 " "Info: Implemented 319 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Info: Implemented 80 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 18:29:15 2017 " "Info: Processing ended: Wed May 24 18:29:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 18:29:16 2017 " "Info: Processing started: Wed May 24 18:29:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7670_top EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"ov7670_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50  " "Info: Automatically promoted node clk50 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk50~0 " "Info: Destination node clk50~0" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7 register ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] -8.601 ns " "Info: Slack time is -8.601 ns between source memory \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7\" and destination register \"ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.611 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.611 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 5.517 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to destination register is 5.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns clk50 2 REG Unassigned 2 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 3.403 ns clk50~clkctrl 3 COMB Unassigned 1121 " "Info: 3: + IC(0.989 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = Unassigned; Fanout = 1121; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 5.517 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] 4 REG Unassigned 1 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 5.517 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 45.13 % ) " "Info: Total cell delay = 2.490 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 54.87 % ) " "Info: Total interconnect delay = 3.027 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 5.517 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to destination register is 5.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns clk50 2 REG Unassigned 2 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 3.403 ns clk50~clkctrl 3 COMB Unassigned 1121 " "Info: 3: + IC(0.989 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = Unassigned; Fanout = 1121; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 5.517 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] 4 REG Unassigned 1 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 5.517 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 45.13 % ) " "Info: Total cell delay = 2.490 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 54.87 % ) " "Info: Total interconnect delay = 3.027 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 5.686 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to source register is 5.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns clk50 2 REG Unassigned 2 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 3.403 ns clk50~clkctrl 3 COMB Unassigned 1121 " "Info: 3: + IC(0.989 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = Unassigned; Fanout = 1121; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.835 ns) 5.686 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7 4 MEM Unassigned 1 " "Info: 4: + IC(1.448 ns) + CELL(0.835 ns) = 5.686 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.659 ns ( 46.76 % ) " "Info: Total cell delay = 2.659 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 53.24 % ) " "Info: Total interconnect delay = 3.027 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 5.686 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to source register is 5.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns clk50 2 REG Unassigned 2 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 3.403 ns clk50~clkctrl 3 COMB Unassigned 1121 " "Info: 3: + IC(0.989 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = Unassigned; Fanout = 1121; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.835 ns) 5.686 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7 4 MEM Unassigned 1 " "Info: 4: + IC(1.448 ns) + CELL(0.835 ns) = 5.686 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.659 ns ( 46.76 % ) " "Info: Total cell delay = 2.659 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 53.24 % ) " "Info: Total interconnect delay = 3.027 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 334 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.212 ns - Longest memory register " "Info: - Longest memory to register delay is 9.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15 2 MEM Unassigned 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 2; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.206 ns) 4.851 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.884 ns) + CELL(0.206 ns) = 4.851 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 5.663 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4 4 COMB Unassigned 4 " "Info: 4: + IC(0.606 ns) + CELL(0.206 ns) = 5.663 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.202 ns) 6.471 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~128 5 COMB Unassigned 4 " "Info: 5: + IC(0.606 ns) + CELL(0.202 ns) = 6.471 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 7.283 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[24\]~131 6 COMB Unassigned 61 " "Info: 6: + IC(0.606 ns) + CELL(0.206 ns) = 7.283 ns; Loc. = Unassigned; Fanout = 61; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[24\]~131'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.855 ns) 9.212 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] 7 REG Unassigned 1 " "Info: 7: + IC(1.074 ns) + CELL(0.855 ns) = 9.212 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.436 ns ( 59.01 % ) " "Info: Total cell delay = 5.436 ns ( 59.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.776 ns ( 40.99 % ) " "Info: Total interconnect delay = 3.776 ns ( 40.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.212 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.212 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.212 ns memory register " "Info: Estimated most critical path is memory to register delay of 9.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7 1 MEM M4K_X64_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y23; Fanout = 1; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15~porta_address_reg7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15 2 MEM M4K_X64_Y23 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X64_Y23; Fanout = 2; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.206 ns) 4.851 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3 3 COMB LAB_X65_Y23 1 " "Info: 3: + IC(0.884 ns) + CELL(0.206 ns) = 4.851 ns; Loc. = LAB_X65_Y23; Fanout = 1; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 5.663 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4 4 COMB LAB_X65_Y23 4 " "Info: 4: + IC(0.606 ns) + CELL(0.206 ns) = 5.663 ns; Loc. = LAB_X65_Y23; Fanout = 4; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.202 ns) 6.471 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~128 5 COMB LAB_X65_Y23 4 " "Info: 5: + IC(0.606 ns) + CELL(0.202 ns) = 6.471 ns; Loc. = LAB_X65_Y23; Fanout = 4; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 7.283 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[24\]~131 6 COMB LAB_X65_Y23 61 " "Info: 6: + IC(0.606 ns) + CELL(0.206 ns) = 7.283 ns; Loc. = LAB_X65_Y23; Fanout = 61; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[24\]~131'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.855 ns) 9.212 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] 7 REG LAB_X66_Y24 1 " "Info: 7: + IC(1.074 ns) + CELL(0.855 ns) = 9.212 ns; Loc. = LAB_X66_Y24; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.436 ns ( 59.01 % ) " "Info: Total cell delay = 5.436 ns ( 59.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.776 ns ( 40.99 % ) " "Info: Total interconnect delay = 3.776 ns ( 40.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.212 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15~porta_address_reg7 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a15 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X60_Y39 X71_Y51 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X60_Y39 to location X71_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Warning: Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOD 0 " "Info: Pin \"OV7670_SIOD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOC 0 " "Info: Pin \"OV7670_SIOC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_RESET 0 " "Info: Pin \"OV7670_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_PWDN 0 " "Info: Pin \"OV7670_PWDN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_XCLK 0 " "Info: Pin \"OV7670_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[0\] 0 " "Info: Pin \"vga_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[1\] 0 " "Info: Pin \"vga_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[2\] 0 " "Info: Pin \"vga_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[0\] 0 " "Info: Pin \"vga_green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[1\] 0 " "Info: Pin \"vga_green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[2\] 0 " "Info: Pin \"vga_green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[1\] 0 " "Info: Pin \"vga_blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[2\] 0 " "Info: Pin \"vga_blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_RESET VCC " "Info: Pin OV7670_RESET has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_RESET } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_RESET" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_PWDN GND " "Info: Pin OV7670_PWDN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_PWDN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_PWDN" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PWDN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Info: Pin LED\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Info: Pin LED\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Info: Pin LED\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Info: Pin LED\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Info: Pin LED\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Info: Pin LED\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Info: Pin LED\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1 " "Info: Following pins have the same output enable: ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OV7670_SIOD 3.3-V LVTTL " "Info: Type bi-directional pin OV7670_SIOD uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_SIOD } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_SIOD" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_SIOD } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg " "Info: Generated suppressed messages file D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Info: Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 18:29:27 2017 " "Info: Processing ended: Wed May 24 18:29:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 18:29:28 2017 " "Info: Processing started: Wed May 24 18:29:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Info: Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 18:29:33 2017 " "Info: Processing ended: Wed May 24 18:29:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 18:29:34 2017 " "Info: Processing started: Wed May 24 18:29:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100 " "Info: Assuming node \"clk100\" is an undefined clock" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "OV7670_PCLK " "Info: Assuming node \"OV7670_PCLK\" is an undefined clock" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_PCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk50 " "Info: Detected ripple clock \"clk50\" as buffer" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100 memory ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 register ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] 102.31 MHz 9.774 ns Internal " "Info: Clock \"clk100\" has Internal fmax of 102.31 MHz between source memory \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]\" (period= 9.774 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.476 ns + Longest memory register " "Info: + Longest memory to register delay is 9.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X64_Y23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y23; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a14 2 MEM M4K_X64_Y23 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X64_Y23; Fanout = 2; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.589 ns) 5.410 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3 3 COMB LCCOMB_X65_Y23_N24 1 " "Info: 3: + IC(1.060 ns) + CELL(0.589 ns) = 5.410 ns; Loc. = LCCOMB_X65_Y23_N24; Fanout = 1; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.614 ns) 6.423 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4 4 COMB LCCOMB_X65_Y23_N2 4 " "Info: 4: + IC(0.399 ns) + CELL(0.614 ns) = 6.423 ns; Loc. = LCCOMB_X65_Y23_N2; Fanout = 4; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.202 ns) 6.999 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~128 5 COMB LCCOMB_X65_Y23_N0 4 " "Info: 5: + IC(0.374 ns) + CELL(0.202 ns) = 6.999 ns; Loc. = LCCOMB_X65_Y23_N0; Fanout = 4; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 7.572 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[24\]~131 6 COMB LCCOMB_X65_Y23_N4 61 " "Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 7.572 ns; Loc. = LCCOMB_X65_Y23_N4; Fanout = 61; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[24\]~131'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.855 ns) 9.476 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] 7 REG LCFF_X66_Y24_N17 1 " "Info: 7: + IC(1.049 ns) + CELL(0.855 ns) = 9.476 ns; Loc. = LCFF_X66_Y24_N17; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.227 ns ( 65.71 % ) " "Info: Total cell delay = 6.227 ns ( 65.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.249 ns ( 34.29 % ) " "Info: Total interconnect delay = 3.249 ns ( 34.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.476 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.476 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] {} } { 0.000ns 0.000ns 1.060ns 0.399ns 0.374ns 0.367ns 1.049ns } { 0.000ns 3.761ns 0.589ns 0.614ns 0.202ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.078 ns - Smallest " "Info: - Smallest clock skew is -0.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 5.529 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100\" to destination register is 5.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 2; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.397 ns clk50~clkctrl 3 COMB CLKCTRL_G3 1001 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.397 ns; Loc. = CLKCTRL_G3; Fanout = 1001; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.666 ns) 5.529 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\] 4 REG LCFF_X66_Y24_N17 1 " "Info: 4: + IC(1.466 ns) + CELL(0.666 ns) = 5.529 ns; Loc. = LCFF_X66_Y24_N17; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.48 % ) " "Info: Total cell delay = 2.736 ns ( 49.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 50.52 % ) " "Info: Total interconnect delay = 2.793 ns ( 50.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.529 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.466ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 5.607 ns - Longest memory " "Info: - Longest clock path from clock \"clk100\" to source memory is 5.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 2; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.397 ns clk50~clkctrl 3 COMB CLKCTRL_G3 1001 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.397 ns; Loc. = CLKCTRL_G3; Fanout = 1001; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.835 ns) 5.607 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X64_Y23 16 " "Info: 4: + IC(1.375 ns) + CELL(0.835 ns) = 5.607 ns; Loc. = M4K_X64_Y23; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 51.81 % ) " "Info: Total cell delay = 2.905 ns ( 51.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.702 ns ( 48.19 % ) " "Info: Total interconnect delay = 2.702 ns ( 48.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.607 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.375ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.529 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.466ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.607 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.375ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.476 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.476 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~128 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[24]~131 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] {} } { 0.000ns 0.000ns 1.060ns 0.399ns 0.374ns 0.367ns 1.049ns } { 0.000ns 3.761ns 0.589ns 0.614ns 0.202ns 0.206ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.529 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.466ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.607 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.375ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "OV7670_PCLK register memory ov7670_capture:capture\|address\[13\] frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a41~portb_we_reg 163.03 MHz Internal " "Info: Clock \"OV7670_PCLK\" Internal fmax is restricted to 163.03 MHz between source register \"ov7670_capture:capture\|address\[13\]\" and destination memory \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a41~portb_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.621 ns + Longest register memory " "Info: + Longest register to memory delay is 5.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_capture:capture\|address\[13\] 1 REG LCFF_X59_Y47_N27 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y47_N27; Fanout = 18; REG Node = 'ov7670_capture:capture\|address\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_capture:capture|address[13] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.370 ns) 1.611 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|decode_9oa:decode_b\|w_anode914w\[3\]~1 2 COMB LCCOMB_X60_Y47_N6 112 " "Info: 2: + IC(1.241 ns) + CELL(0.370 ns) = 1.611 ns; Loc. = LCCOMB_X60_Y47_N6; Fanout = 112; COMB Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|decode_9oa:decode_b\|w_anode914w\[3\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|decode_9oa:decode_b|w_anode914w[3]~1 } "NODE_NAME" } } { "db/decode_9oa.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/decode_9oa.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.185 ns) + CELL(0.825 ns) 5.621 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a41~portb_we_reg 3 MEM M4K_X84_Y37 0 " "Info: 3: + IC(3.185 ns) + CELL(0.825 ns) = 5.621 ns; Loc. = M4K_X84_Y37; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a41~portb_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.010 ns" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|decode_9oa:decode_b|w_anode914w[3]~1 frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 1367 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.195 ns ( 21.26 % ) " "Info: Total cell delay = 1.195 ns ( 21.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.426 ns ( 78.74 % ) " "Info: Total interconnect delay = 4.426 ns ( 78.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|decode_9oa:decode_b|w_anode914w[3]~1 frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { ov7670_capture:capture|address[13] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|decode_9oa:decode_b|w_anode914w[3]~1 {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg {} } { 0.000ns 1.241ns 3.185ns } { 0.000ns 0.370ns 0.825ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.970 ns - Smallest " "Info: - Smallest clock skew is 0.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 5.164 ns + Shortest memory " "Info: + Shortest clock path from clock \"OV7670_PCLK\" to destination memory is 5.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1001 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1001; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.352 ns) + CELL(0.878 ns) 5.164 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a41~portb_we_reg 2 MEM M4K_X84_Y37 0 " "Info: 2: + IC(3.352 ns) + CELL(0.878 ns) = 5.164 ns; Loc. = M4K_X84_Y37; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a41~portb_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.230 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 1367 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 35.09 % ) " "Info: Total cell delay = 1.812 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.352 ns ( 64.91 % ) " "Info: Total interconnect delay = 3.352 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg {} } { 0.000ns 0.000ns 3.352ns } { 0.000ns 0.934ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK source 4.194 ns - Longest register " "Info: - Longest clock path from clock \"OV7670_PCLK\" to source register is 4.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1001 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1001; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.666 ns) 4.194 ns ov7670_capture:capture\|address\[13\] 2 REG LCFF_X59_Y47_N27 18 " "Info: 2: + IC(2.594 ns) + CELL(0.666 ns) = 4.194 ns; Loc. = LCFF_X59_Y47_N27; Fanout = 18; REG Node = 'ov7670_capture:capture\|address\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 38.15 % ) " "Info: Total cell delay = 1.600 ns ( 38.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.594 ns ( 61.85 % ) " "Info: Total interconnect delay = 2.594 ns ( 61.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.594ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg {} } { 0.000ns 0.000ns 3.352ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.594ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 1367 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|decode_9oa:decode_b|w_anode914w[3]~1 frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { ov7670_capture:capture|address[13] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|decode_9oa:decode_b|w_anode914w[3]~1 {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg {} } { 0.000ns 1.241ns 3.185ns } { 0.000ns 0.370ns 0.825ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg {} } { 0.000ns 0.000ns 3.352ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.594ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a41~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 1367 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "OV7670_PCLK 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"OV7670_PCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ov7670_capture:capture\|dout\[3\] frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a43~portb_datain_reg0 OV7670_PCLK 466 ps " "Info: Found hold time violation between source  pin or register \"ov7670_capture:capture\|dout\[3\]\" and destination pin or register \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a43~portb_datain_reg0\" for clock \"OV7670_PCLK\" (Hold time is 466 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.333 ns + Largest " "Info: + Largest clock skew is 2.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 5.354 ns + Longest memory " "Info: + Longest clock path from clock \"OV7670_PCLK\" to destination memory is 5.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1001 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1001; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.858 ns) 5.354 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a43~portb_datain_reg0 2 MEM M4K_X64_Y48 1 " "Info: 2: + IC(3.562 ns) + CELL(0.858 ns) = 5.354 ns; Loc. = M4K_X64_Y48; Fanout = 1; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a43~portb_datain_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 1431 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 33.47 % ) " "Info: Total cell delay = 1.792 ns ( 33.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.562 ns ( 66.53 % ) " "Info: Total interconnect delay = 3.562 ns ( 66.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 {} } { 0.000ns 0.000ns 3.562ns } { 0.000ns 0.934ns 0.858ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK source 3.021 ns - Shortest register " "Info: - Shortest clock path from clock \"OV7670_PCLK\" to source register is 3.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1001 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1001; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.666 ns) 3.021 ns ov7670_capture:capture\|dout\[3\] 2 REG LCFF_X66_Y47_N17 8 " "Info: 2: + IC(1.421 ns) + CELL(0.666 ns) = 3.021 ns; Loc. = LCFF_X66_Y47_N17; Fanout = 8; REG Node = 'ov7670_capture:capture\|dout\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { OV7670_PCLK ov7670_capture:capture|dout[3] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 52.96 % ) " "Info: Total cell delay = 1.600 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 47.04 % ) " "Info: Total interconnect delay = 1.421 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { OV7670_PCLK ov7670_capture:capture|dout[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|dout[3] {} } { 0.000ns 0.000ns 1.421ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 {} } { 0.000ns 0.000ns 3.562ns } { 0.000ns 0.934ns 0.858ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { OV7670_PCLK ov7670_capture:capture|dout[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|dout[3] {} } { 0.000ns 0.000ns 1.421ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.830 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_capture:capture\|dout\[3\] 1 REG LCFF_X66_Y47_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y47_N17; Fanout = 8; REG Node = 'ov7670_capture:capture\|dout\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_capture:capture|dout[3] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.130 ns) 1.830 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a43~portb_datain_reg0 2 MEM M4K_X64_Y48 1 " "Info: 2: + IC(1.700 ns) + CELL(0.130 ns) = 1.830 ns; Loc. = M4K_X64_Y48; Fanout = 1; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_ejk1:auto_generated\|altsyncram_pes1:altsyncram1\|ram_block2a43~portb_datain_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { ov7670_capture:capture|dout[3] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 1431 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 7.10 % ) " "Info: Total cell delay = 0.130 ns ( 7.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 92.90 % ) " "Info: Total interconnect delay = 1.700 ns ( 92.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { ov7670_capture:capture|dout[3] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.830 ns" { ov7670_capture:capture|dout[3] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 {} } { 0.000ns 1.700ns } { 0.000ns 0.130ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_pes1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_pes1.tdf" 1431 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 {} } { 0.000ns 0.000ns 3.562ns } { 0.000ns 0.934ns 0.858ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { OV7670_PCLK ov7670_capture:capture|dout[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|dout[3] {} } { 0.000ns 0.000ns 1.421ns } { 0.000ns 0.934ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { ov7670_capture:capture|dout[3] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.830 ns" { ov7670_capture:capture|dout[3] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ejk1:auto_generated|altsyncram_pes1:altsyncram1|ram_block2a43~portb_datain_reg0 {} } { 0.000ns 1.700ns } { 0.000ns 0.130ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ov7670_capture:capture\|address\[0\] OV7670_VSYNC OV7670_PCLK 5.605 ns register " "Info: tsu for register \"ov7670_capture:capture\|address\[0\]\" (data pin = \"OV7670_VSYNC\", clock pin = \"OV7670_PCLK\") is 5.605 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.839 ns + Longest pin register " "Info: + Longest pin to register delay is 9.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_VSYNC 1 PIN PIN_B18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_B18; Fanout = 19; PIN Node = 'OV7670_VSYNC'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_VSYNC } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(0.624 ns) 8.358 ns ov7670_capture:capture\|address\[4\]~88 2 COMB LCCOMB_X60_Y47_N0 15 " "Info: 2: + IC(6.800 ns) + CELL(0.624 ns) = 8.358 ns; Loc. = LCCOMB_X60_Y47_N0; Fanout = 15; COMB Node = 'ov7670_capture:capture\|address\[4\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { OV7670_VSYNC ov7670_capture:capture|address[4]~88 } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.855 ns) 9.839 ns ov7670_capture:capture\|address\[0\] 3 REG LCFF_X59_Y47_N1 67 " "Info: 3: + IC(0.626 ns) + CELL(0.855 ns) = 9.839 ns; Loc. = LCFF_X59_Y47_N1; Fanout = 67; REG Node = 'ov7670_capture:capture\|address\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { ov7670_capture:capture|address[4]~88 ov7670_capture:capture|address[0] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.413 ns ( 24.52 % ) " "Info: Total cell delay = 2.413 ns ( 24.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.426 ns ( 75.48 % ) " "Info: Total interconnect delay = 7.426 ns ( 75.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.839 ns" { OV7670_VSYNC ov7670_capture:capture|address[4]~88 ov7670_capture:capture|address[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.839 ns" { OV7670_VSYNC {} OV7670_VSYNC~combout {} ov7670_capture:capture|address[4]~88 {} ov7670_capture:capture|address[0] {} } { 0.000ns 0.000ns 6.800ns 0.626ns } { 0.000ns 0.934ns 0.624ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 4.194 ns - Shortest register " "Info: - Shortest clock path from clock \"OV7670_PCLK\" to destination register is 4.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1001 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1001; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.666 ns) 4.194 ns ov7670_capture:capture\|address\[0\] 2 REG LCFF_X59_Y47_N1 67 " "Info: 2: + IC(2.594 ns) + CELL(0.666 ns) = 4.194 ns; Loc. = LCFF_X59_Y47_N1; Fanout = 67; REG Node = 'ov7670_capture:capture\|address\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { OV7670_PCLK ov7670_capture:capture|address[0] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 38.15 % ) " "Info: Total cell delay = 1.600 ns ( 38.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.594 ns ( 61.85 % ) " "Info: Total interconnect delay = 2.594 ns ( 61.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { OV7670_PCLK ov7670_capture:capture|address[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[0] {} } { 0.000ns 0.000ns 2.594ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.839 ns" { OV7670_VSYNC ov7670_capture:capture|address[4]~88 ov7670_capture:capture|address[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.839 ns" { OV7670_VSYNC {} OV7670_VSYNC~combout {} ov7670_capture:capture|address[4]~88 {} ov7670_capture:capture|address[0] {} } { 0.000ns 0.000ns 6.800ns 0.626ns } { 0.000ns 0.934ns 0.624ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { OV7670_PCLK ov7670_capture:capture|address[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[0] {} } { 0.000ns 0.000ns 2.594ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100 LED\[0\] ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 23.223 ns memory " "Info: tco from clock \"clk100\" to destination pin \"LED\[0\]\" through memory \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0\" is 23.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 5.607 ns + Longest memory " "Info: + Longest clock path from clock \"clk100\" to source memory is 5.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 2; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.397 ns clk50~clkctrl 3 COMB CLKCTRL_G3 1001 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.397 ns; Loc. = CLKCTRL_G3; Fanout = 1001; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.835 ns) 5.607 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X64_Y23 16 " "Info: 4: + IC(1.375 ns) + CELL(0.835 ns) = 5.607 ns; Loc. = M4K_X64_Y23; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 51.81 % ) " "Info: Total cell delay = 2.905 ns ( 51.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.702 ns ( 48.19 % ) " "Info: Total interconnect delay = 2.702 ns ( 48.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.607 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.375ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.356 ns + Longest memory pin " "Info: + Longest memory to pin delay is 17.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X64_Y23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y23; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a14 2 MEM M4K_X64_Y23 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X64_Y23; Fanout = 2; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.589 ns) 5.410 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3 3 COMB LCCOMB_X65_Y23_N24 1 " "Info: 3: + IC(1.060 ns) + CELL(0.589 ns) = 5.410 ns; Loc. = LCCOMB_X65_Y23_N24; Fanout = 1; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.614 ns) 6.423 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4 4 COMB LCCOMB_X65_Y23_N2 4 " "Info: 4: + IC(0.399 ns) + CELL(0.614 ns) = 6.423 ns; Loc. = LCCOMB_X65_Y23_N2; Fanout = 4; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.717 ns) + CELL(3.216 ns) 17.356 ns LED\[0\] 5 PIN PIN_AC7 0 " "Info: 5: + IC(7.717 ns) + CELL(3.216 ns) = 17.356 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.933 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.180 ns ( 47.13 % ) " "Info: Total cell delay = 8.180 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.176 ns ( 52.87 % ) " "Info: Total interconnect delay = 9.176 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.356 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.356 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} LED[0] {} } { 0.000ns 0.000ns 1.060ns 0.399ns 7.717ns } { 0.000ns 3.761ns 0.589ns 0.614ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.607 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.805ns 1.375ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.356 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.356 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a14 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~3 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} LED[0] {} } { 0.000ns 0.000ns 1.060ns 0.399ns 7.717ns } { 0.000ns 3.761ns 0.589ns 0.614ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ov7670_capture:capture\|d_latch\[5\] OV7670_D\[5\] OV7670_PCLK -2.826 ns register " "Info: th for register \"ov7670_capture:capture\|d_latch\[5\]\" (data pin = \"OV7670_D\[5\]\", clock pin = \"OV7670_PCLK\") is -2.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 3.842 ns + Longest register " "Info: + Longest clock path from clock \"OV7670_PCLK\" to destination register is 3.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1001 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1001; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.666 ns) 3.842 ns ov7670_capture:capture\|d_latch\[5\] 2 REG LCFF_X61_Y47_N15 1 " "Info: 2: + IC(2.242 ns) + CELL(0.666 ns) = 3.842 ns; Loc. = LCFF_X61_Y47_N15; Fanout = 1; REG Node = 'ov7670_capture:capture\|d_latch\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { OV7670_PCLK ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 41.64 % ) " "Info: Total cell delay = 1.600 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns ( 58.36 % ) " "Info: Total interconnect delay = 2.242 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { OV7670_PCLK ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.842 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 2.242ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.974 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_D\[5\] 1 PIN PIN_A17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A17; Fanout = 1; PIN Node = 'OV7670_D\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_D[5] } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.726 ns) + CELL(0.206 ns) 6.866 ns ov7670_capture:capture\|d_latch\[5\]~feeder 2 COMB LCCOMB_X61_Y47_N14 1 " "Info: 2: + IC(5.726 ns) + CELL(0.206 ns) = 6.866 ns; Loc. = LCCOMB_X61_Y47_N14; Fanout = 1; COMB Node = 'ov7670_capture:capture\|d_latch\[5\]~feeder'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { OV7670_D[5] ov7670_capture:capture|d_latch[5]~feeder } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.974 ns ov7670_capture:capture\|d_latch\[5\] 3 REG LCFF_X61_Y47_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.974 ns; Loc. = LCFF_X61_Y47_N15; Fanout = 1; REG Node = 'ov7670_capture:capture\|d_latch\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ov7670_capture:capture|d_latch[5]~feeder ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 17.90 % ) " "Info: Total cell delay = 1.248 ns ( 17.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 82.10 % ) " "Info: Total interconnect delay = 5.726 ns ( 82.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { OV7670_D[5] ov7670_capture:capture|d_latch[5]~feeder ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { OV7670_D[5] {} OV7670_D[5]~combout {} ov7670_capture:capture|d_latch[5]~feeder {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 5.726ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { OV7670_PCLK ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.842 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 2.242ns } { 0.000ns 0.934ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { OV7670_D[5] ov7670_capture:capture|d_latch[5]~feeder ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { OV7670_D[5] {} OV7670_D[5]~combout {} ov7670_capture:capture|d_latch[5]~feeder {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 5.726ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 18:29:35 2017 " "Info: Processing ended: Wed May 24 18:29:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Info: Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
