

================================================================
== Vitis HLS Report for 'Context_layer_Pipeline_l_max_Attn_i14'
================================================================
* Date:           Sun Sep  3 07:04:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_max_Attn_i14  |       37|       37|        27|          1|          1|    12|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i14 = alloca i32 1"   --->   Operation 30 'alloca' 'i14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i14"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_j14"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i14_1 = load i4 %i14" [kernel.cpp:309]   --->   Operation 33 'load' 'i14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln309 = icmp_eq  i4 %i14_1, i4 12" [kernel.cpp:309]   --->   Operation 35 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln309 = add i4 %i14_1, i4 1" [kernel.cpp:309]   --->   Operation 37 'add' 'add_ln309' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %l_j14.split_ifconv, void %l_i15.preheader.exitStub" [kernel.cpp:309]   --->   Operation 38 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i14_cast = zext i4 %i14_1" [kernel.cpp:309]   --->   Operation 39 'zext' 'i14_cast' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%max_Attn_addr = getelementptr i32 %max_Attn, i64 0, i64 %i14_cast" [kernel.cpp:309]   --->   Operation 40 'getelementptr' 'max_Attn_addr' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%max_Attn_load = load i4 %max_Attn_addr" [kernel.cpp:329]   --->   Operation 41 'load' 'max_Attn_load' <Predicate = (!icmp_ln309)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v167_0_addr = getelementptr i32 %v167_0, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 42 'getelementptr' 'v167_0_addr' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%v167_0_load = load i4 %v167_0_addr" [kernel.cpp:324]   --->   Operation 43 'load' 'v167_0_load' <Predicate = (!icmp_ln309)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln309 = store i4 %add_ln309, i4 %i14" [kernel.cpp:309]   --->   Operation 44 'store' 'store_ln309' <Predicate = (!icmp_ln309)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%max_Attn_load = load i4 %max_Attn_addr" [kernel.cpp:329]   --->   Operation 45 'load' 'max_Attn_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%v167_0_load = load i4 %v167_0_addr" [kernel.cpp:324]   --->   Operation 46 'load' 'v167_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln312 = bitcast i32 %v167_0_load" [kernel.cpp:312]   --->   Operation 47 'bitcast' 'bitcast_ln312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 48 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i32 %bitcast_ln312" [kernel.cpp:312]   --->   Operation 49 'trunc' 'trunc_ln312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln312 = icmp_ne  i8 %tmp_50, i8 255" [kernel.cpp:312]   --->   Operation 50 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.44ns)   --->   "%icmp_ln312_1 = icmp_eq  i23 %trunc_ln312, i23 0" [kernel.cpp:312]   --->   Operation 51 'icmp' 'icmp_ln312_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (5.43ns)   --->   "%tmp_51 = fcmp_oge  i32 %v167_0_load, i32 0" [kernel.cpp:312]   --->   Operation 52 'fcmp' 'tmp_51' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%xor_ln324 = xor i32 %bitcast_ln312, i32 2147483648" [kernel.cpp:324]   --->   Operation 53 'xor' 'xor_ln324' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln324 = bitcast i32 %xor_ln324" [kernel.cpp:324]   --->   Operation 54 'bitcast' 'bitcast_ln324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 55 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln325_2 = icmp_ne  i8 %tmp_53, i8 255" [kernel.cpp:325]   --->   Operation 56 'icmp' 'icmp_ln325_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (5.43ns)   --->   "%tmp_54 = fcmp_olt  i32 %max_Attn_load, i32 %bitcast_ln324" [kernel.cpp:325]   --->   Operation 57 'fcmp' 'tmp_54' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp_olt  i32 %max_Attn_load, i32 %v167_0_load" [kernel.cpp:316]   --->   Operation 58 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%v167_1_addr = getelementptr i32 %v167_1, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 59 'getelementptr' 'v167_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%v167_1_load = load i4 %v167_1_addr" [kernel.cpp:324]   --->   Operation 60 'load' 'v167_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 61 [1/1] (0.97ns)   --->   "%or_ln312 = or i1 %icmp_ln312_1, i1 %icmp_ln312" [kernel.cpp:312]   --->   Operation 61 'or' 'or_ln312' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (5.43ns)   --->   "%tmp_51 = fcmp_oge  i32 %v167_0_load, i32 0" [kernel.cpp:312]   --->   Operation 62 'fcmp' 'tmp_51' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln325 = bitcast i32 %max_Attn_load" [kernel.cpp:325]   --->   Operation 63 'bitcast' 'bitcast_ln325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 64 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i32 %bitcast_ln325" [kernel.cpp:325]   --->   Operation 65 'trunc' 'trunc_ln325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln325 = icmp_ne  i8 %tmp_52, i8 255" [kernel.cpp:325]   --->   Operation 66 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln325_1 = icmp_eq  i23 %trunc_ln325, i23 0" [kernel.cpp:325]   --->   Operation 67 'icmp' 'icmp_ln325_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln325 = or i1 %icmp_ln325_1, i1 %icmp_ln325" [kernel.cpp:325]   --->   Operation 68 'or' 'or_ln325' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%or_ln325_1 = or i1 %icmp_ln312_1, i1 %icmp_ln325_2" [kernel.cpp:325]   --->   Operation 69 'or' 'or_ln325_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%and_ln325 = and i1 %or_ln325, i1 %or_ln325_1" [kernel.cpp:325]   --->   Operation 70 'and' 'and_ln325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/2] (5.43ns)   --->   "%tmp_54 = fcmp_olt  i32 %max_Attn_load, i32 %bitcast_ln324" [kernel.cpp:325]   --->   Operation 71 'fcmp' 'tmp_54' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%and_ln325_1 = and i1 %and_ln325, i1 %tmp_54" [kernel.cpp:325]   --->   Operation 72 'and' 'and_ln325_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326 = select i1 %and_ln325_1, i32 %bitcast_ln324, i32 %max_Attn_load" [kernel.cpp:326]   --->   Operation 73 'select' 'select_ln326' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln317)   --->   "%and_ln316 = and i1 %or_ln325, i1 %or_ln312" [kernel.cpp:316]   --->   Operation 74 'and' 'and_ln316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp_olt  i32 %max_Attn_load, i32 %v167_0_load" [kernel.cpp:316]   --->   Operation 75 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln317)   --->   "%and_ln316_1 = and i1 %and_ln316, i1 %tmp_55" [kernel.cpp:316]   --->   Operation 76 'and' 'and_ln316_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317 = select i1 %and_ln316_1, i32 %v167_0_load, i32 %max_Attn_load" [kernel.cpp:317]   --->   Operation 77 'select' 'select_ln317' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/2] (2.32ns)   --->   "%v167_1_load = load i4 %v167_1_addr" [kernel.cpp:324]   --->   Operation 78 'load' 'v167_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.42>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln312)   --->   "%and_ln312 = and i1 %or_ln312, i1 %tmp_51" [kernel.cpp:312]   --->   Operation 79 'and' 'and_ln312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312 = select i1 %and_ln312, i32 %select_ln317, i32 %select_ln326" [kernel.cpp:312]   --->   Operation 80 'select' 'select_ln312' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln312_1 = bitcast i32 %v167_1_load" [kernel.cpp:312]   --->   Operation 81 'bitcast' 'bitcast_ln312_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_1, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 82 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln312_1 = trunc i32 %bitcast_ln312_1" [kernel.cpp:312]   --->   Operation 83 'trunc' 'trunc_ln312_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln312_2 = icmp_ne  i8 %tmp_56, i8 255" [kernel.cpp:312]   --->   Operation 84 'icmp' 'icmp_ln312_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.44ns)   --->   "%icmp_ln312_3 = icmp_eq  i23 %trunc_ln312_1, i23 0" [kernel.cpp:312]   --->   Operation 85 'icmp' 'icmp_ln312_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp_oge  i32 %v167_1_load, i32 0" [kernel.cpp:312]   --->   Operation 86 'fcmp' 'tmp_57' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln324_1 = xor i32 %bitcast_ln312_1, i32 2147483648" [kernel.cpp:324]   --->   Operation 87 'xor' 'xor_ln324_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln324_1 = bitcast i32 %xor_ln324_1" [kernel.cpp:324]   --->   Operation 88 'bitcast' 'bitcast_ln324_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_1, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 89 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.55ns)   --->   "%icmp_ln325_5 = icmp_ne  i8 %tmp_59, i8 255" [kernel.cpp:325]   --->   Operation 90 'icmp' 'icmp_ln325_5' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/2] (5.43ns)   --->   "%tmp_60 = fcmp_olt  i32 %select_ln312, i32 %bitcast_ln324_1" [kernel.cpp:325]   --->   Operation 91 'fcmp' 'tmp_60' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/2] (5.43ns)   --->   "%tmp_61 = fcmp_olt  i32 %select_ln312, i32 %v167_1_load" [kernel.cpp:316]   --->   Operation 92 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%v167_2_addr = getelementptr i32 %v167_2, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 93 'getelementptr' 'v167_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (2.32ns)   --->   "%v167_2_load = load i4 %v167_2_addr" [kernel.cpp:324]   --->   Operation 94 'load' 'v167_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln312_1 = or i1 %icmp_ln312_3, i1 %icmp_ln312_2" [kernel.cpp:312]   --->   Operation 95 'or' 'or_ln312_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp_oge  i32 %v167_1_load, i32 0" [kernel.cpp:312]   --->   Operation 96 'fcmp' 'tmp_57' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln325_1 = bitcast i32 %select_ln312" [kernel.cpp:325]   --->   Operation 97 'bitcast' 'bitcast_ln325_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_1, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 98 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln325_1 = trunc i32 %bitcast_ln325_1" [kernel.cpp:325]   --->   Operation 99 'trunc' 'trunc_ln325_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln325_3 = icmp_ne  i8 %tmp_58, i8 255" [kernel.cpp:325]   --->   Operation 100 'icmp' 'icmp_ln325_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln325_4 = icmp_eq  i23 %trunc_ln325_1, i23 0" [kernel.cpp:325]   --->   Operation 101 'icmp' 'icmp_ln325_4' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln325_2 = or i1 %icmp_ln325_4, i1 %icmp_ln325_3" [kernel.cpp:325]   --->   Operation 102 'or' 'or_ln325_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%or_ln325_3 = or i1 %icmp_ln312_3, i1 %icmp_ln325_5" [kernel.cpp:325]   --->   Operation 103 'or' 'or_ln325_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%and_ln325_2 = and i1 %or_ln325_2, i1 %or_ln325_3" [kernel.cpp:325]   --->   Operation 104 'and' 'and_ln325_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/2] (5.43ns)   --->   "%tmp_60 = fcmp_olt  i32 %select_ln312, i32 %bitcast_ln324_1" [kernel.cpp:325]   --->   Operation 105 'fcmp' 'tmp_60' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%and_ln325_3 = and i1 %and_ln325_2, i1 %tmp_60" [kernel.cpp:325]   --->   Operation 106 'and' 'and_ln325_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_1 = select i1 %and_ln325_3, i32 %bitcast_ln324_1, i32 %select_ln312" [kernel.cpp:326]   --->   Operation 107 'select' 'select_ln326_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_1)   --->   "%and_ln316_2 = and i1 %or_ln325_2, i1 %or_ln312_1" [kernel.cpp:316]   --->   Operation 108 'and' 'and_ln316_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/2] (5.43ns)   --->   "%tmp_61 = fcmp_olt  i32 %select_ln312, i32 %v167_1_load" [kernel.cpp:316]   --->   Operation 109 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_1)   --->   "%and_ln316_3 = and i1 %and_ln316_2, i1 %tmp_61" [kernel.cpp:316]   --->   Operation 110 'and' 'and_ln316_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_1 = select i1 %and_ln316_3, i32 %v167_1_load, i32 %select_ln312" [kernel.cpp:317]   --->   Operation 111 'select' 'select_ln317_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 112 [1/2] (2.32ns)   --->   "%v167_2_load = load i4 %v167_2_addr" [kernel.cpp:324]   --->   Operation 112 'load' 'v167_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 6.42>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_1)   --->   "%and_ln312_1 = and i1 %or_ln312_1, i1 %tmp_57" [kernel.cpp:312]   --->   Operation 113 'and' 'and_ln312_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_1 = select i1 %and_ln312_1, i32 %select_ln317_1, i32 %select_ln326_1" [kernel.cpp:312]   --->   Operation 114 'select' 'select_ln312_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln312_2 = bitcast i32 %v167_2_load" [kernel.cpp:312]   --->   Operation 115 'bitcast' 'bitcast_ln312_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_2, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 116 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln312_2 = trunc i32 %bitcast_ln312_2" [kernel.cpp:312]   --->   Operation 117 'trunc' 'trunc_ln312_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln312_4 = icmp_ne  i8 %tmp_62, i8 255" [kernel.cpp:312]   --->   Operation 118 'icmp' 'icmp_ln312_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (2.44ns)   --->   "%icmp_ln312_5 = icmp_eq  i23 %trunc_ln312_2, i23 0" [kernel.cpp:312]   --->   Operation 119 'icmp' 'icmp_ln312_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/2] (5.43ns)   --->   "%tmp_63 = fcmp_oge  i32 %v167_2_load, i32 0" [kernel.cpp:312]   --->   Operation 120 'fcmp' 'tmp_63' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.99ns)   --->   "%xor_ln324_2 = xor i32 %bitcast_ln312_2, i32 2147483648" [kernel.cpp:324]   --->   Operation 121 'xor' 'xor_ln324_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln324_2 = bitcast i32 %xor_ln324_2" [kernel.cpp:324]   --->   Operation 122 'bitcast' 'bitcast_ln324_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_2, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 123 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln325_8 = icmp_ne  i8 %tmp_65, i8 255" [kernel.cpp:325]   --->   Operation 124 'icmp' 'icmp_ln325_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [2/2] (5.43ns)   --->   "%tmp_66 = fcmp_olt  i32 %select_ln312_1, i32 %bitcast_ln324_2" [kernel.cpp:325]   --->   Operation 125 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [2/2] (5.43ns)   --->   "%tmp_67 = fcmp_olt  i32 %select_ln312_1, i32 %v167_2_load" [kernel.cpp:316]   --->   Operation 126 'fcmp' 'tmp_67' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%v167_3_addr = getelementptr i32 %v167_3, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 127 'getelementptr' 'v167_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (2.32ns)   --->   "%v167_3_load = load i4 %v167_3_addr" [kernel.cpp:324]   --->   Operation 128 'load' 'v167_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 6.40>
ST_8 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln312_2 = or i1 %icmp_ln312_5, i1 %icmp_ln312_4" [kernel.cpp:312]   --->   Operation 129 'or' 'or_ln312_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/2] (5.43ns)   --->   "%tmp_63 = fcmp_oge  i32 %v167_2_load, i32 0" [kernel.cpp:312]   --->   Operation 130 'fcmp' 'tmp_63' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln325_2 = bitcast i32 %select_ln312_1" [kernel.cpp:325]   --->   Operation 131 'bitcast' 'bitcast_ln325_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_2, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 132 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln325_2 = trunc i32 %bitcast_ln325_2" [kernel.cpp:325]   --->   Operation 133 'trunc' 'trunc_ln325_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (1.55ns)   --->   "%icmp_ln325_6 = icmp_ne  i8 %tmp_64, i8 255" [kernel.cpp:325]   --->   Operation 134 'icmp' 'icmp_ln325_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (2.44ns)   --->   "%icmp_ln325_7 = icmp_eq  i23 %trunc_ln325_2, i23 0" [kernel.cpp:325]   --->   Operation 135 'icmp' 'icmp_ln325_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.97ns)   --->   "%or_ln325_4 = or i1 %icmp_ln325_7, i1 %icmp_ln325_6" [kernel.cpp:325]   --->   Operation 136 'or' 'or_ln325_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_2)   --->   "%or_ln325_5 = or i1 %icmp_ln312_5, i1 %icmp_ln325_8" [kernel.cpp:325]   --->   Operation 137 'or' 'or_ln325_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_2)   --->   "%and_ln325_4 = and i1 %or_ln325_4, i1 %or_ln325_5" [kernel.cpp:325]   --->   Operation 138 'and' 'and_ln325_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/2] (5.43ns)   --->   "%tmp_66 = fcmp_olt  i32 %select_ln312_1, i32 %bitcast_ln324_2" [kernel.cpp:325]   --->   Operation 139 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_2)   --->   "%and_ln325_5 = and i1 %and_ln325_4, i1 %tmp_66" [kernel.cpp:325]   --->   Operation 140 'and' 'and_ln325_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_2 = select i1 %and_ln325_5, i32 %bitcast_ln324_2, i32 %select_ln312_1" [kernel.cpp:326]   --->   Operation 141 'select' 'select_ln326_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_2)   --->   "%and_ln316_4 = and i1 %or_ln325_4, i1 %or_ln312_2" [kernel.cpp:316]   --->   Operation 142 'and' 'and_ln316_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/2] (5.43ns)   --->   "%tmp_67 = fcmp_olt  i32 %select_ln312_1, i32 %v167_2_load" [kernel.cpp:316]   --->   Operation 143 'fcmp' 'tmp_67' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_2)   --->   "%and_ln316_5 = and i1 %and_ln316_4, i1 %tmp_67" [kernel.cpp:316]   --->   Operation 144 'and' 'and_ln316_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_2 = select i1 %and_ln316_5, i32 %v167_2_load, i32 %select_ln312_1" [kernel.cpp:317]   --->   Operation 145 'select' 'select_ln317_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 146 [1/2] (2.32ns)   --->   "%v167_3_load = load i4 %v167_3_addr" [kernel.cpp:324]   --->   Operation 146 'load' 'v167_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 6.42>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_2)   --->   "%and_ln312_2 = and i1 %or_ln312_2, i1 %tmp_63" [kernel.cpp:312]   --->   Operation 147 'and' 'and_ln312_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_2 = select i1 %and_ln312_2, i32 %select_ln317_2, i32 %select_ln326_2" [kernel.cpp:312]   --->   Operation 148 'select' 'select_ln312_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln312_3 = bitcast i32 %v167_3_load" [kernel.cpp:312]   --->   Operation 149 'bitcast' 'bitcast_ln312_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_3, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 150 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln312_3 = trunc i32 %bitcast_ln312_3" [kernel.cpp:312]   --->   Operation 151 'trunc' 'trunc_ln312_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.55ns)   --->   "%icmp_ln312_6 = icmp_ne  i8 %tmp_68, i8 255" [kernel.cpp:312]   --->   Operation 152 'icmp' 'icmp_ln312_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (2.44ns)   --->   "%icmp_ln312_7 = icmp_eq  i23 %trunc_ln312_3, i23 0" [kernel.cpp:312]   --->   Operation 153 'icmp' 'icmp_ln312_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [2/2] (5.43ns)   --->   "%tmp_69 = fcmp_oge  i32 %v167_3_load, i32 0" [kernel.cpp:312]   --->   Operation 154 'fcmp' 'tmp_69' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.99ns)   --->   "%xor_ln324_3 = xor i32 %bitcast_ln312_3, i32 2147483648" [kernel.cpp:324]   --->   Operation 155 'xor' 'xor_ln324_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln324_3 = bitcast i32 %xor_ln324_3" [kernel.cpp:324]   --->   Operation 156 'bitcast' 'bitcast_ln324_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_3, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 157 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (1.55ns)   --->   "%icmp_ln325_11 = icmp_ne  i8 %tmp_71, i8 255" [kernel.cpp:325]   --->   Operation 158 'icmp' 'icmp_ln325_11' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [2/2] (5.43ns)   --->   "%tmp_72 = fcmp_olt  i32 %select_ln312_2, i32 %bitcast_ln324_3" [kernel.cpp:325]   --->   Operation 159 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [2/2] (5.43ns)   --->   "%tmp_73 = fcmp_olt  i32 %select_ln312_2, i32 %v167_3_load" [kernel.cpp:316]   --->   Operation 160 'fcmp' 'tmp_73' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%v167_4_addr = getelementptr i32 %v167_4, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 161 'getelementptr' 'v167_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [2/2] (2.32ns)   --->   "%v167_4_load = load i4 %v167_4_addr" [kernel.cpp:324]   --->   Operation 162 'load' 'v167_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.40>
ST_10 : Operation 163 [1/1] (0.97ns)   --->   "%or_ln312_3 = or i1 %icmp_ln312_7, i1 %icmp_ln312_6" [kernel.cpp:312]   --->   Operation 163 'or' 'or_ln312_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/2] (5.43ns)   --->   "%tmp_69 = fcmp_oge  i32 %v167_3_load, i32 0" [kernel.cpp:312]   --->   Operation 164 'fcmp' 'tmp_69' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln325_3 = bitcast i32 %select_ln312_2" [kernel.cpp:325]   --->   Operation 165 'bitcast' 'bitcast_ln325_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_3, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 166 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln325_3 = trunc i32 %bitcast_ln325_3" [kernel.cpp:325]   --->   Operation 167 'trunc' 'trunc_ln325_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln325_9 = icmp_ne  i8 %tmp_70, i8 255" [kernel.cpp:325]   --->   Operation 168 'icmp' 'icmp_ln325_9' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln325_10 = icmp_eq  i23 %trunc_ln325_3, i23 0" [kernel.cpp:325]   --->   Operation 169 'icmp' 'icmp_ln325_10' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.97ns)   --->   "%or_ln325_6 = or i1 %icmp_ln325_10, i1 %icmp_ln325_9" [kernel.cpp:325]   --->   Operation 170 'or' 'or_ln325_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_3)   --->   "%or_ln325_7 = or i1 %icmp_ln312_7, i1 %icmp_ln325_11" [kernel.cpp:325]   --->   Operation 171 'or' 'or_ln325_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_3)   --->   "%and_ln325_6 = and i1 %or_ln325_6, i1 %or_ln325_7" [kernel.cpp:325]   --->   Operation 172 'and' 'and_ln325_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/2] (5.43ns)   --->   "%tmp_72 = fcmp_olt  i32 %select_ln312_2, i32 %bitcast_ln324_3" [kernel.cpp:325]   --->   Operation 173 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_3)   --->   "%and_ln325_7 = and i1 %and_ln325_6, i1 %tmp_72" [kernel.cpp:325]   --->   Operation 174 'and' 'and_ln325_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_3 = select i1 %and_ln325_7, i32 %bitcast_ln324_3, i32 %select_ln312_2" [kernel.cpp:326]   --->   Operation 175 'select' 'select_ln326_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_3)   --->   "%and_ln316_6 = and i1 %or_ln325_6, i1 %or_ln312_3" [kernel.cpp:316]   --->   Operation 176 'and' 'and_ln316_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/2] (5.43ns)   --->   "%tmp_73 = fcmp_olt  i32 %select_ln312_2, i32 %v167_3_load" [kernel.cpp:316]   --->   Operation 177 'fcmp' 'tmp_73' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_3)   --->   "%and_ln316_7 = and i1 %and_ln316_6, i1 %tmp_73" [kernel.cpp:316]   --->   Operation 178 'and' 'and_ln316_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_3 = select i1 %and_ln316_7, i32 %v167_3_load, i32 %select_ln312_2" [kernel.cpp:317]   --->   Operation 179 'select' 'select_ln317_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/2] (2.32ns)   --->   "%v167_4_load = load i4 %v167_4_addr" [kernel.cpp:324]   --->   Operation 180 'load' 'v167_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 11 <SV = 10> <Delay = 6.42>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_3)   --->   "%and_ln312_3 = and i1 %or_ln312_3, i1 %tmp_69" [kernel.cpp:312]   --->   Operation 181 'and' 'and_ln312_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_3 = select i1 %and_ln312_3, i32 %select_ln317_3, i32 %select_ln326_3" [kernel.cpp:312]   --->   Operation 182 'select' 'select_ln312_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln312_4 = bitcast i32 %v167_4_load" [kernel.cpp:312]   --->   Operation 183 'bitcast' 'bitcast_ln312_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_4, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 184 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln312_4 = trunc i32 %bitcast_ln312_4" [kernel.cpp:312]   --->   Operation 185 'trunc' 'trunc_ln312_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (1.55ns)   --->   "%icmp_ln312_8 = icmp_ne  i8 %tmp_74, i8 255" [kernel.cpp:312]   --->   Operation 186 'icmp' 'icmp_ln312_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (2.44ns)   --->   "%icmp_ln312_9 = icmp_eq  i23 %trunc_ln312_4, i23 0" [kernel.cpp:312]   --->   Operation 187 'icmp' 'icmp_ln312_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [2/2] (5.43ns)   --->   "%tmp_75 = fcmp_oge  i32 %v167_4_load, i32 0" [kernel.cpp:312]   --->   Operation 188 'fcmp' 'tmp_75' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.99ns)   --->   "%xor_ln324_4 = xor i32 %bitcast_ln312_4, i32 2147483648" [kernel.cpp:324]   --->   Operation 189 'xor' 'xor_ln324_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln324_4 = bitcast i32 %xor_ln324_4" [kernel.cpp:324]   --->   Operation 190 'bitcast' 'bitcast_ln324_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_4, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 191 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (1.55ns)   --->   "%icmp_ln325_14 = icmp_ne  i8 %tmp_77, i8 255" [kernel.cpp:325]   --->   Operation 192 'icmp' 'icmp_ln325_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [2/2] (5.43ns)   --->   "%tmp_78 = fcmp_olt  i32 %select_ln312_3, i32 %bitcast_ln324_4" [kernel.cpp:325]   --->   Operation 193 'fcmp' 'tmp_78' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [2/2] (5.43ns)   --->   "%tmp_79 = fcmp_olt  i32 %select_ln312_3, i32 %v167_4_load" [kernel.cpp:316]   --->   Operation 194 'fcmp' 'tmp_79' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%v167_5_addr = getelementptr i32 %v167_5, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 195 'getelementptr' 'v167_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [2/2] (2.32ns)   --->   "%v167_5_load = load i4 %v167_5_addr" [kernel.cpp:324]   --->   Operation 196 'load' 'v167_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 197 [1/1] (0.97ns)   --->   "%or_ln312_4 = or i1 %icmp_ln312_9, i1 %icmp_ln312_8" [kernel.cpp:312]   --->   Operation 197 'or' 'or_ln312_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/2] (5.43ns)   --->   "%tmp_75 = fcmp_oge  i32 %v167_4_load, i32 0" [kernel.cpp:312]   --->   Operation 198 'fcmp' 'tmp_75' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln325_4 = bitcast i32 %select_ln312_3" [kernel.cpp:325]   --->   Operation 199 'bitcast' 'bitcast_ln325_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_4, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 200 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln325_4 = trunc i32 %bitcast_ln325_4" [kernel.cpp:325]   --->   Operation 201 'trunc' 'trunc_ln325_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.55ns)   --->   "%icmp_ln325_12 = icmp_ne  i8 %tmp_76, i8 255" [kernel.cpp:325]   --->   Operation 202 'icmp' 'icmp_ln325_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (2.44ns)   --->   "%icmp_ln325_13 = icmp_eq  i23 %trunc_ln325_4, i23 0" [kernel.cpp:325]   --->   Operation 203 'icmp' 'icmp_ln325_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.97ns)   --->   "%or_ln325_8 = or i1 %icmp_ln325_13, i1 %icmp_ln325_12" [kernel.cpp:325]   --->   Operation 204 'or' 'or_ln325_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_4)   --->   "%or_ln325_9 = or i1 %icmp_ln312_9, i1 %icmp_ln325_14" [kernel.cpp:325]   --->   Operation 205 'or' 'or_ln325_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_4)   --->   "%and_ln325_8 = and i1 %or_ln325_8, i1 %or_ln325_9" [kernel.cpp:325]   --->   Operation 206 'and' 'and_ln325_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/2] (5.43ns)   --->   "%tmp_78 = fcmp_olt  i32 %select_ln312_3, i32 %bitcast_ln324_4" [kernel.cpp:325]   --->   Operation 207 'fcmp' 'tmp_78' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_4)   --->   "%and_ln325_9 = and i1 %and_ln325_8, i1 %tmp_78" [kernel.cpp:325]   --->   Operation 208 'and' 'and_ln325_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_4 = select i1 %and_ln325_9, i32 %bitcast_ln324_4, i32 %select_ln312_3" [kernel.cpp:326]   --->   Operation 209 'select' 'select_ln326_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_4)   --->   "%and_ln316_8 = and i1 %or_ln325_8, i1 %or_ln312_4" [kernel.cpp:316]   --->   Operation 210 'and' 'and_ln316_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/2] (5.43ns)   --->   "%tmp_79 = fcmp_olt  i32 %select_ln312_3, i32 %v167_4_load" [kernel.cpp:316]   --->   Operation 211 'fcmp' 'tmp_79' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_4)   --->   "%and_ln316_9 = and i1 %and_ln316_8, i1 %tmp_79" [kernel.cpp:316]   --->   Operation 212 'and' 'and_ln316_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_4 = select i1 %and_ln316_9, i32 %v167_4_load, i32 %select_ln312_3" [kernel.cpp:317]   --->   Operation 213 'select' 'select_ln317_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 214 [1/2] (2.32ns)   --->   "%v167_5_load = load i4 %v167_5_addr" [kernel.cpp:324]   --->   Operation 214 'load' 'v167_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 6.42>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_4)   --->   "%and_ln312_4 = and i1 %or_ln312_4, i1 %tmp_75" [kernel.cpp:312]   --->   Operation 215 'and' 'and_ln312_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_4 = select i1 %and_ln312_4, i32 %select_ln317_4, i32 %select_ln326_4" [kernel.cpp:312]   --->   Operation 216 'select' 'select_ln312_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln312_5 = bitcast i32 %v167_5_load" [kernel.cpp:312]   --->   Operation 217 'bitcast' 'bitcast_ln312_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_5, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 218 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln312_5 = trunc i32 %bitcast_ln312_5" [kernel.cpp:312]   --->   Operation 219 'trunc' 'trunc_ln312_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (1.55ns)   --->   "%icmp_ln312_10 = icmp_ne  i8 %tmp_80, i8 255" [kernel.cpp:312]   --->   Operation 220 'icmp' 'icmp_ln312_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (2.44ns)   --->   "%icmp_ln312_11 = icmp_eq  i23 %trunc_ln312_5, i23 0" [kernel.cpp:312]   --->   Operation 221 'icmp' 'icmp_ln312_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [2/2] (5.43ns)   --->   "%tmp_81 = fcmp_oge  i32 %v167_5_load, i32 0" [kernel.cpp:312]   --->   Operation 222 'fcmp' 'tmp_81' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.99ns)   --->   "%xor_ln324_5 = xor i32 %bitcast_ln312_5, i32 2147483648" [kernel.cpp:324]   --->   Operation 223 'xor' 'xor_ln324_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln324_5 = bitcast i32 %xor_ln324_5" [kernel.cpp:324]   --->   Operation 224 'bitcast' 'bitcast_ln324_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_5, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 225 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (1.55ns)   --->   "%icmp_ln325_17 = icmp_ne  i8 %tmp_83, i8 255" [kernel.cpp:325]   --->   Operation 226 'icmp' 'icmp_ln325_17' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [2/2] (5.43ns)   --->   "%tmp_84 = fcmp_olt  i32 %select_ln312_4, i32 %bitcast_ln324_5" [kernel.cpp:325]   --->   Operation 227 'fcmp' 'tmp_84' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [2/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %select_ln312_4, i32 %v167_5_load" [kernel.cpp:316]   --->   Operation 228 'fcmp' 'tmp_85' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%v167_6_addr = getelementptr i32 %v167_6, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 229 'getelementptr' 'v167_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [2/2] (2.32ns)   --->   "%v167_6_load = load i4 %v167_6_addr" [kernel.cpp:324]   --->   Operation 230 'load' 'v167_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 14 <SV = 13> <Delay = 6.40>
ST_14 : Operation 231 [1/1] (0.97ns)   --->   "%or_ln312_5 = or i1 %icmp_ln312_11, i1 %icmp_ln312_10" [kernel.cpp:312]   --->   Operation 231 'or' 'or_ln312_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/2] (5.43ns)   --->   "%tmp_81 = fcmp_oge  i32 %v167_5_load, i32 0" [kernel.cpp:312]   --->   Operation 232 'fcmp' 'tmp_81' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln325_5 = bitcast i32 %select_ln312_4" [kernel.cpp:325]   --->   Operation 233 'bitcast' 'bitcast_ln325_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_5, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 234 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln325_5 = trunc i32 %bitcast_ln325_5" [kernel.cpp:325]   --->   Operation 235 'trunc' 'trunc_ln325_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (1.55ns)   --->   "%icmp_ln325_15 = icmp_ne  i8 %tmp_82, i8 255" [kernel.cpp:325]   --->   Operation 236 'icmp' 'icmp_ln325_15' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (2.44ns)   --->   "%icmp_ln325_16 = icmp_eq  i23 %trunc_ln325_5, i23 0" [kernel.cpp:325]   --->   Operation 237 'icmp' 'icmp_ln325_16' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.97ns)   --->   "%or_ln325_10 = or i1 %icmp_ln325_16, i1 %icmp_ln325_15" [kernel.cpp:325]   --->   Operation 238 'or' 'or_ln325_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_5)   --->   "%or_ln325_11 = or i1 %icmp_ln312_11, i1 %icmp_ln325_17" [kernel.cpp:325]   --->   Operation 239 'or' 'or_ln325_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_5)   --->   "%and_ln325_10 = and i1 %or_ln325_10, i1 %or_ln325_11" [kernel.cpp:325]   --->   Operation 240 'and' 'and_ln325_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/2] (5.43ns)   --->   "%tmp_84 = fcmp_olt  i32 %select_ln312_4, i32 %bitcast_ln324_5" [kernel.cpp:325]   --->   Operation 241 'fcmp' 'tmp_84' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_5)   --->   "%and_ln325_11 = and i1 %and_ln325_10, i1 %tmp_84" [kernel.cpp:325]   --->   Operation 242 'and' 'and_ln325_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_5 = select i1 %and_ln325_11, i32 %bitcast_ln324_5, i32 %select_ln312_4" [kernel.cpp:326]   --->   Operation 243 'select' 'select_ln326_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_5)   --->   "%and_ln316_10 = and i1 %or_ln325_10, i1 %or_ln312_5" [kernel.cpp:316]   --->   Operation 244 'and' 'and_ln316_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %select_ln312_4, i32 %v167_5_load" [kernel.cpp:316]   --->   Operation 245 'fcmp' 'tmp_85' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_5)   --->   "%and_ln316_11 = and i1 %and_ln316_10, i1 %tmp_85" [kernel.cpp:316]   --->   Operation 246 'and' 'and_ln316_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_5 = select i1 %and_ln316_11, i32 %v167_5_load, i32 %select_ln312_4" [kernel.cpp:317]   --->   Operation 247 'select' 'select_ln317_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 248 [1/2] (2.32ns)   --->   "%v167_6_load = load i4 %v167_6_addr" [kernel.cpp:324]   --->   Operation 248 'load' 'v167_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 15 <SV = 14> <Delay = 6.42>
ST_15 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_5)   --->   "%and_ln312_5 = and i1 %or_ln312_5, i1 %tmp_81" [kernel.cpp:312]   --->   Operation 249 'and' 'and_ln312_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_5 = select i1 %and_ln312_5, i32 %select_ln317_5, i32 %select_ln326_5" [kernel.cpp:312]   --->   Operation 250 'select' 'select_ln312_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln312_6 = bitcast i32 %v167_6_load" [kernel.cpp:312]   --->   Operation 251 'bitcast' 'bitcast_ln312_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_6, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 252 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln312_6 = trunc i32 %bitcast_ln312_6" [kernel.cpp:312]   --->   Operation 253 'trunc' 'trunc_ln312_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln312_12 = icmp_ne  i8 %tmp_86, i8 255" [kernel.cpp:312]   --->   Operation 254 'icmp' 'icmp_ln312_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln312_13 = icmp_eq  i23 %trunc_ln312_6, i23 0" [kernel.cpp:312]   --->   Operation 255 'icmp' 'icmp_ln312_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [2/2] (5.43ns)   --->   "%tmp_87 = fcmp_oge  i32 %v167_6_load, i32 0" [kernel.cpp:312]   --->   Operation 256 'fcmp' 'tmp_87' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.99ns)   --->   "%xor_ln324_6 = xor i32 %bitcast_ln312_6, i32 2147483648" [kernel.cpp:324]   --->   Operation 257 'xor' 'xor_ln324_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln324_6 = bitcast i32 %xor_ln324_6" [kernel.cpp:324]   --->   Operation 258 'bitcast' 'bitcast_ln324_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_6, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 259 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (1.55ns)   --->   "%icmp_ln325_20 = icmp_ne  i8 %tmp_89, i8 255" [kernel.cpp:325]   --->   Operation 260 'icmp' 'icmp_ln325_20' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %select_ln312_5, i32 %bitcast_ln324_6" [kernel.cpp:325]   --->   Operation 261 'fcmp' 'tmp_90' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [2/2] (5.43ns)   --->   "%tmp_91 = fcmp_olt  i32 %select_ln312_5, i32 %v167_6_load" [kernel.cpp:316]   --->   Operation 262 'fcmp' 'tmp_91' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%v167_7_addr = getelementptr i32 %v167_7, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 263 'getelementptr' 'v167_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [2/2] (2.32ns)   --->   "%v167_7_load = load i4 %v167_7_addr" [kernel.cpp:324]   --->   Operation 264 'load' 'v167_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 265 [1/1] (0.97ns)   --->   "%or_ln312_6 = or i1 %icmp_ln312_13, i1 %icmp_ln312_12" [kernel.cpp:312]   --->   Operation 265 'or' 'or_ln312_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/2] (5.43ns)   --->   "%tmp_87 = fcmp_oge  i32 %v167_6_load, i32 0" [kernel.cpp:312]   --->   Operation 266 'fcmp' 'tmp_87' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln325_6 = bitcast i32 %select_ln312_5" [kernel.cpp:325]   --->   Operation 267 'bitcast' 'bitcast_ln325_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_6, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 268 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln325_6 = trunc i32 %bitcast_ln325_6" [kernel.cpp:325]   --->   Operation 269 'trunc' 'trunc_ln325_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (1.55ns)   --->   "%icmp_ln325_18 = icmp_ne  i8 %tmp_88, i8 255" [kernel.cpp:325]   --->   Operation 270 'icmp' 'icmp_ln325_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (2.44ns)   --->   "%icmp_ln325_19 = icmp_eq  i23 %trunc_ln325_6, i23 0" [kernel.cpp:325]   --->   Operation 271 'icmp' 'icmp_ln325_19' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.97ns)   --->   "%or_ln325_12 = or i1 %icmp_ln325_19, i1 %icmp_ln325_18" [kernel.cpp:325]   --->   Operation 272 'or' 'or_ln325_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_6)   --->   "%or_ln325_13 = or i1 %icmp_ln312_13, i1 %icmp_ln325_20" [kernel.cpp:325]   --->   Operation 273 'or' 'or_ln325_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_6)   --->   "%and_ln325_12 = and i1 %or_ln325_12, i1 %or_ln325_13" [kernel.cpp:325]   --->   Operation 274 'and' 'and_ln325_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %select_ln312_5, i32 %bitcast_ln324_6" [kernel.cpp:325]   --->   Operation 275 'fcmp' 'tmp_90' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_6)   --->   "%and_ln325_13 = and i1 %and_ln325_12, i1 %tmp_90" [kernel.cpp:325]   --->   Operation 276 'and' 'and_ln325_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_6 = select i1 %and_ln325_13, i32 %bitcast_ln324_6, i32 %select_ln312_5" [kernel.cpp:326]   --->   Operation 277 'select' 'select_ln326_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_6)   --->   "%and_ln316_12 = and i1 %or_ln325_12, i1 %or_ln312_6" [kernel.cpp:316]   --->   Operation 278 'and' 'and_ln316_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/2] (5.43ns)   --->   "%tmp_91 = fcmp_olt  i32 %select_ln312_5, i32 %v167_6_load" [kernel.cpp:316]   --->   Operation 279 'fcmp' 'tmp_91' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_6)   --->   "%and_ln316_13 = and i1 %and_ln316_12, i1 %tmp_91" [kernel.cpp:316]   --->   Operation 280 'and' 'and_ln316_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_6 = select i1 %and_ln316_13, i32 %v167_6_load, i32 %select_ln312_5" [kernel.cpp:317]   --->   Operation 281 'select' 'select_ln317_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 282 [1/2] (2.32ns)   --->   "%v167_7_load = load i4 %v167_7_addr" [kernel.cpp:324]   --->   Operation 282 'load' 'v167_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 17 <SV = 16> <Delay = 6.42>
ST_17 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_6)   --->   "%and_ln312_6 = and i1 %or_ln312_6, i1 %tmp_87" [kernel.cpp:312]   --->   Operation 283 'and' 'and_ln312_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_6 = select i1 %and_ln312_6, i32 %select_ln317_6, i32 %select_ln326_6" [kernel.cpp:312]   --->   Operation 284 'select' 'select_ln312_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln312_7 = bitcast i32 %v167_7_load" [kernel.cpp:312]   --->   Operation 285 'bitcast' 'bitcast_ln312_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_7, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 286 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln312_7 = trunc i32 %bitcast_ln312_7" [kernel.cpp:312]   --->   Operation 287 'trunc' 'trunc_ln312_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (1.55ns)   --->   "%icmp_ln312_14 = icmp_ne  i8 %tmp_92, i8 255" [kernel.cpp:312]   --->   Operation 288 'icmp' 'icmp_ln312_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (2.44ns)   --->   "%icmp_ln312_15 = icmp_eq  i23 %trunc_ln312_7, i23 0" [kernel.cpp:312]   --->   Operation 289 'icmp' 'icmp_ln312_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [2/2] (5.43ns)   --->   "%tmp_93 = fcmp_oge  i32 %v167_7_load, i32 0" [kernel.cpp:312]   --->   Operation 290 'fcmp' 'tmp_93' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.99ns)   --->   "%xor_ln324_7 = xor i32 %bitcast_ln312_7, i32 2147483648" [kernel.cpp:324]   --->   Operation 291 'xor' 'xor_ln324_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln324_7 = bitcast i32 %xor_ln324_7" [kernel.cpp:324]   --->   Operation 292 'bitcast' 'bitcast_ln324_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_7, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 293 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (1.55ns)   --->   "%icmp_ln325_23 = icmp_ne  i8 %tmp_95, i8 255" [kernel.cpp:325]   --->   Operation 294 'icmp' 'icmp_ln325_23' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [2/2] (5.43ns)   --->   "%tmp_96 = fcmp_olt  i32 %select_ln312_6, i32 %bitcast_ln324_7" [kernel.cpp:325]   --->   Operation 295 'fcmp' 'tmp_96' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [2/2] (5.43ns)   --->   "%tmp_97 = fcmp_olt  i32 %select_ln312_6, i32 %v167_7_load" [kernel.cpp:316]   --->   Operation 296 'fcmp' 'tmp_97' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%v167_8_addr = getelementptr i32 %v167_8, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 297 'getelementptr' 'v167_8_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 298 [2/2] (2.32ns)   --->   "%v167_8_load = load i4 %v167_8_addr" [kernel.cpp:324]   --->   Operation 298 'load' 'v167_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 18 <SV = 17> <Delay = 6.40>
ST_18 : Operation 299 [1/1] (0.97ns)   --->   "%or_ln312_7 = or i1 %icmp_ln312_15, i1 %icmp_ln312_14" [kernel.cpp:312]   --->   Operation 299 'or' 'or_ln312_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/2] (5.43ns)   --->   "%tmp_93 = fcmp_oge  i32 %v167_7_load, i32 0" [kernel.cpp:312]   --->   Operation 300 'fcmp' 'tmp_93' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln325_7 = bitcast i32 %select_ln312_6" [kernel.cpp:325]   --->   Operation 301 'bitcast' 'bitcast_ln325_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_7, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 302 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln325_7 = trunc i32 %bitcast_ln325_7" [kernel.cpp:325]   --->   Operation 303 'trunc' 'trunc_ln325_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (1.55ns)   --->   "%icmp_ln325_21 = icmp_ne  i8 %tmp_94, i8 255" [kernel.cpp:325]   --->   Operation 304 'icmp' 'icmp_ln325_21' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (2.44ns)   --->   "%icmp_ln325_22 = icmp_eq  i23 %trunc_ln325_7, i23 0" [kernel.cpp:325]   --->   Operation 305 'icmp' 'icmp_ln325_22' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.97ns)   --->   "%or_ln325_14 = or i1 %icmp_ln325_22, i1 %icmp_ln325_21" [kernel.cpp:325]   --->   Operation 306 'or' 'or_ln325_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_7)   --->   "%or_ln325_15 = or i1 %icmp_ln312_15, i1 %icmp_ln325_23" [kernel.cpp:325]   --->   Operation 307 'or' 'or_ln325_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_7)   --->   "%and_ln325_14 = and i1 %or_ln325_14, i1 %or_ln325_15" [kernel.cpp:325]   --->   Operation 308 'and' 'and_ln325_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [1/2] (5.43ns)   --->   "%tmp_96 = fcmp_olt  i32 %select_ln312_6, i32 %bitcast_ln324_7" [kernel.cpp:325]   --->   Operation 309 'fcmp' 'tmp_96' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_7)   --->   "%and_ln325_15 = and i1 %and_ln325_14, i1 %tmp_96" [kernel.cpp:325]   --->   Operation 310 'and' 'and_ln325_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_7 = select i1 %and_ln325_15, i32 %bitcast_ln324_7, i32 %select_ln312_6" [kernel.cpp:326]   --->   Operation 311 'select' 'select_ln326_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_7)   --->   "%and_ln316_14 = and i1 %or_ln325_14, i1 %or_ln312_7" [kernel.cpp:316]   --->   Operation 312 'and' 'and_ln316_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [1/2] (5.43ns)   --->   "%tmp_97 = fcmp_olt  i32 %select_ln312_6, i32 %v167_7_load" [kernel.cpp:316]   --->   Operation 313 'fcmp' 'tmp_97' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_7)   --->   "%and_ln316_15 = and i1 %and_ln316_14, i1 %tmp_97" [kernel.cpp:316]   --->   Operation 314 'and' 'and_ln316_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_7 = select i1 %and_ln316_15, i32 %v167_7_load, i32 %select_ln312_6" [kernel.cpp:317]   --->   Operation 315 'select' 'select_ln317_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 316 [1/2] (2.32ns)   --->   "%v167_8_load = load i4 %v167_8_addr" [kernel.cpp:324]   --->   Operation 316 'load' 'v167_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 19 <SV = 18> <Delay = 6.42>
ST_19 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_7)   --->   "%and_ln312_7 = and i1 %or_ln312_7, i1 %tmp_93" [kernel.cpp:312]   --->   Operation 317 'and' 'and_ln312_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_7 = select i1 %and_ln312_7, i32 %select_ln317_7, i32 %select_ln326_7" [kernel.cpp:312]   --->   Operation 318 'select' 'select_ln312_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln312_8 = bitcast i32 %v167_8_load" [kernel.cpp:312]   --->   Operation 319 'bitcast' 'bitcast_ln312_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_8, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 320 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln312_8 = trunc i32 %bitcast_ln312_8" [kernel.cpp:312]   --->   Operation 321 'trunc' 'trunc_ln312_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (1.55ns)   --->   "%icmp_ln312_16 = icmp_ne  i8 %tmp_98, i8 255" [kernel.cpp:312]   --->   Operation 322 'icmp' 'icmp_ln312_16' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 323 [1/1] (2.44ns)   --->   "%icmp_ln312_17 = icmp_eq  i23 %trunc_ln312_8, i23 0" [kernel.cpp:312]   --->   Operation 323 'icmp' 'icmp_ln312_17' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [2/2] (5.43ns)   --->   "%tmp_99 = fcmp_oge  i32 %v167_8_load, i32 0" [kernel.cpp:312]   --->   Operation 324 'fcmp' 'tmp_99' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] (0.99ns)   --->   "%xor_ln324_8 = xor i32 %bitcast_ln312_8, i32 2147483648" [kernel.cpp:324]   --->   Operation 325 'xor' 'xor_ln324_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln324_8 = bitcast i32 %xor_ln324_8" [kernel.cpp:324]   --->   Operation 326 'bitcast' 'bitcast_ln324_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_8, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 327 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (1.55ns)   --->   "%icmp_ln325_26 = icmp_ne  i8 %tmp_101, i8 255" [kernel.cpp:325]   --->   Operation 328 'icmp' 'icmp_ln325_26' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [2/2] (5.43ns)   --->   "%tmp_102 = fcmp_olt  i32 %select_ln312_7, i32 %bitcast_ln324_8" [kernel.cpp:325]   --->   Operation 329 'fcmp' 'tmp_102' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 330 [2/2] (5.43ns)   --->   "%tmp_103 = fcmp_olt  i32 %select_ln312_7, i32 %v167_8_load" [kernel.cpp:316]   --->   Operation 330 'fcmp' 'tmp_103' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%v167_9_addr = getelementptr i32 %v167_9, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 331 'getelementptr' 'v167_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 332 [2/2] (2.32ns)   --->   "%v167_9_load = load i4 %v167_9_addr" [kernel.cpp:324]   --->   Operation 332 'load' 'v167_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 20 <SV = 19> <Delay = 6.40>
ST_20 : Operation 333 [1/1] (0.97ns)   --->   "%or_ln312_8 = or i1 %icmp_ln312_17, i1 %icmp_ln312_16" [kernel.cpp:312]   --->   Operation 333 'or' 'or_ln312_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/2] (5.43ns)   --->   "%tmp_99 = fcmp_oge  i32 %v167_8_load, i32 0" [kernel.cpp:312]   --->   Operation 334 'fcmp' 'tmp_99' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln325_8 = bitcast i32 %select_ln312_7" [kernel.cpp:325]   --->   Operation 335 'bitcast' 'bitcast_ln325_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_8, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 336 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln325_8 = trunc i32 %bitcast_ln325_8" [kernel.cpp:325]   --->   Operation 337 'trunc' 'trunc_ln325_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (1.55ns)   --->   "%icmp_ln325_24 = icmp_ne  i8 %tmp_100, i8 255" [kernel.cpp:325]   --->   Operation 338 'icmp' 'icmp_ln325_24' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (2.44ns)   --->   "%icmp_ln325_25 = icmp_eq  i23 %trunc_ln325_8, i23 0" [kernel.cpp:325]   --->   Operation 339 'icmp' 'icmp_ln325_25' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 340 [1/1] (0.97ns)   --->   "%or_ln325_16 = or i1 %icmp_ln325_25, i1 %icmp_ln325_24" [kernel.cpp:325]   --->   Operation 340 'or' 'or_ln325_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_8)   --->   "%or_ln325_17 = or i1 %icmp_ln312_17, i1 %icmp_ln325_26" [kernel.cpp:325]   --->   Operation 341 'or' 'or_ln325_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_8)   --->   "%and_ln325_16 = and i1 %or_ln325_16, i1 %or_ln325_17" [kernel.cpp:325]   --->   Operation 342 'and' 'and_ln325_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 343 [1/2] (5.43ns)   --->   "%tmp_102 = fcmp_olt  i32 %select_ln312_7, i32 %bitcast_ln324_8" [kernel.cpp:325]   --->   Operation 343 'fcmp' 'tmp_102' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_8)   --->   "%and_ln325_17 = and i1 %and_ln325_16, i1 %tmp_102" [kernel.cpp:325]   --->   Operation 344 'and' 'and_ln325_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_8 = select i1 %and_ln325_17, i32 %bitcast_ln324_8, i32 %select_ln312_7" [kernel.cpp:326]   --->   Operation 345 'select' 'select_ln326_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_8)   --->   "%and_ln316_16 = and i1 %or_ln325_16, i1 %or_ln312_8" [kernel.cpp:316]   --->   Operation 346 'and' 'and_ln316_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/2] (5.43ns)   --->   "%tmp_103 = fcmp_olt  i32 %select_ln312_7, i32 %v167_8_load" [kernel.cpp:316]   --->   Operation 347 'fcmp' 'tmp_103' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_8)   --->   "%and_ln316_17 = and i1 %and_ln316_16, i1 %tmp_103" [kernel.cpp:316]   --->   Operation 348 'and' 'and_ln316_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_8 = select i1 %and_ln316_17, i32 %v167_8_load, i32 %select_ln312_7" [kernel.cpp:317]   --->   Operation 349 'select' 'select_ln317_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 350 [1/2] (2.32ns)   --->   "%v167_9_load = load i4 %v167_9_addr" [kernel.cpp:324]   --->   Operation 350 'load' 'v167_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 21 <SV = 20> <Delay = 6.42>
ST_21 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_8)   --->   "%and_ln312_8 = and i1 %or_ln312_8, i1 %tmp_99" [kernel.cpp:312]   --->   Operation 351 'and' 'and_ln312_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_8 = select i1 %and_ln312_8, i32 %select_ln317_8, i32 %select_ln326_8" [kernel.cpp:312]   --->   Operation 352 'select' 'select_ln312_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln312_9 = bitcast i32 %v167_9_load" [kernel.cpp:312]   --->   Operation 353 'bitcast' 'bitcast_ln312_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_9, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 354 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln312_9 = trunc i32 %bitcast_ln312_9" [kernel.cpp:312]   --->   Operation 355 'trunc' 'trunc_ln312_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (1.55ns)   --->   "%icmp_ln312_18 = icmp_ne  i8 %tmp_104, i8 255" [kernel.cpp:312]   --->   Operation 356 'icmp' 'icmp_ln312_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 357 [1/1] (2.44ns)   --->   "%icmp_ln312_19 = icmp_eq  i23 %trunc_ln312_9, i23 0" [kernel.cpp:312]   --->   Operation 357 'icmp' 'icmp_ln312_19' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 358 [2/2] (5.43ns)   --->   "%tmp_105 = fcmp_oge  i32 %v167_9_load, i32 0" [kernel.cpp:312]   --->   Operation 358 'fcmp' 'tmp_105' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [1/1] (0.99ns)   --->   "%xor_ln324_9 = xor i32 %bitcast_ln312_9, i32 2147483648" [kernel.cpp:324]   --->   Operation 359 'xor' 'xor_ln324_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln324_9 = bitcast i32 %xor_ln324_9" [kernel.cpp:324]   --->   Operation 360 'bitcast' 'bitcast_ln324_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_9, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 361 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (1.55ns)   --->   "%icmp_ln325_29 = icmp_ne  i8 %tmp_107, i8 255" [kernel.cpp:325]   --->   Operation 362 'icmp' 'icmp_ln325_29' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 363 [2/2] (5.43ns)   --->   "%tmp_108 = fcmp_olt  i32 %select_ln312_8, i32 %bitcast_ln324_9" [kernel.cpp:325]   --->   Operation 363 'fcmp' 'tmp_108' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 364 [2/2] (5.43ns)   --->   "%tmp_109 = fcmp_olt  i32 %select_ln312_8, i32 %v167_9_load" [kernel.cpp:316]   --->   Operation 364 'fcmp' 'tmp_109' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%v167_10_addr = getelementptr i32 %v167_10, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 365 'getelementptr' 'v167_10_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [2/2] (2.32ns)   --->   "%v167_10_load = load i4 %v167_10_addr" [kernel.cpp:324]   --->   Operation 366 'load' 'v167_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 22 <SV = 21> <Delay = 6.40>
ST_22 : Operation 367 [1/1] (0.97ns)   --->   "%or_ln312_9 = or i1 %icmp_ln312_19, i1 %icmp_ln312_18" [kernel.cpp:312]   --->   Operation 367 'or' 'or_ln312_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/2] (5.43ns)   --->   "%tmp_105 = fcmp_oge  i32 %v167_9_load, i32 0" [kernel.cpp:312]   --->   Operation 368 'fcmp' 'tmp_105' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln325_9 = bitcast i32 %select_ln312_8" [kernel.cpp:325]   --->   Operation 369 'bitcast' 'bitcast_ln325_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_9, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 370 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln325_9 = trunc i32 %bitcast_ln325_9" [kernel.cpp:325]   --->   Operation 371 'trunc' 'trunc_ln325_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 372 [1/1] (1.55ns)   --->   "%icmp_ln325_27 = icmp_ne  i8 %tmp_106, i8 255" [kernel.cpp:325]   --->   Operation 372 'icmp' 'icmp_ln325_27' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [1/1] (2.44ns)   --->   "%icmp_ln325_28 = icmp_eq  i23 %trunc_ln325_9, i23 0" [kernel.cpp:325]   --->   Operation 373 'icmp' 'icmp_ln325_28' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 374 [1/1] (0.97ns)   --->   "%or_ln325_18 = or i1 %icmp_ln325_28, i1 %icmp_ln325_27" [kernel.cpp:325]   --->   Operation 374 'or' 'or_ln325_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_9)   --->   "%or_ln325_19 = or i1 %icmp_ln312_19, i1 %icmp_ln325_29" [kernel.cpp:325]   --->   Operation 375 'or' 'or_ln325_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_9)   --->   "%and_ln325_18 = and i1 %or_ln325_18, i1 %or_ln325_19" [kernel.cpp:325]   --->   Operation 376 'and' 'and_ln325_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 377 [1/2] (5.43ns)   --->   "%tmp_108 = fcmp_olt  i32 %select_ln312_8, i32 %bitcast_ln324_9" [kernel.cpp:325]   --->   Operation 377 'fcmp' 'tmp_108' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_9)   --->   "%and_ln325_19 = and i1 %and_ln325_18, i1 %tmp_108" [kernel.cpp:325]   --->   Operation 378 'and' 'and_ln325_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_9 = select i1 %and_ln325_19, i32 %bitcast_ln324_9, i32 %select_ln312_8" [kernel.cpp:326]   --->   Operation 379 'select' 'select_ln326_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_9)   --->   "%and_ln316_18 = and i1 %or_ln325_18, i1 %or_ln312_9" [kernel.cpp:316]   --->   Operation 380 'and' 'and_ln316_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [1/2] (5.43ns)   --->   "%tmp_109 = fcmp_olt  i32 %select_ln312_8, i32 %v167_9_load" [kernel.cpp:316]   --->   Operation 381 'fcmp' 'tmp_109' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_9)   --->   "%and_ln316_19 = and i1 %and_ln316_18, i1 %tmp_109" [kernel.cpp:316]   --->   Operation 382 'and' 'and_ln316_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 383 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_9 = select i1 %and_ln316_19, i32 %v167_9_load, i32 %select_ln312_8" [kernel.cpp:317]   --->   Operation 383 'select' 'select_ln317_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 384 [1/2] (2.32ns)   --->   "%v167_10_load = load i4 %v167_10_addr" [kernel.cpp:324]   --->   Operation 384 'load' 'v167_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 23 <SV = 22> <Delay = 6.42>
ST_23 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_9)   --->   "%and_ln312_9 = and i1 %or_ln312_9, i1 %tmp_105" [kernel.cpp:312]   --->   Operation 385 'and' 'and_ln312_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 386 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_9 = select i1 %and_ln312_9, i32 %select_ln317_9, i32 %select_ln326_9" [kernel.cpp:312]   --->   Operation 386 'select' 'select_ln312_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln312_10 = bitcast i32 %v167_10_load" [kernel.cpp:312]   --->   Operation 387 'bitcast' 'bitcast_ln312_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_10, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 388 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln312_10 = trunc i32 %bitcast_ln312_10" [kernel.cpp:312]   --->   Operation 389 'trunc' 'trunc_ln312_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (1.55ns)   --->   "%icmp_ln312_20 = icmp_ne  i8 %tmp_110, i8 255" [kernel.cpp:312]   --->   Operation 390 'icmp' 'icmp_ln312_20' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 391 [1/1] (2.44ns)   --->   "%icmp_ln312_21 = icmp_eq  i23 %trunc_ln312_10, i23 0" [kernel.cpp:312]   --->   Operation 391 'icmp' 'icmp_ln312_21' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 392 [2/2] (5.43ns)   --->   "%tmp_111 = fcmp_oge  i32 %v167_10_load, i32 0" [kernel.cpp:312]   --->   Operation 392 'fcmp' 'tmp_111' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 393 [1/1] (0.99ns)   --->   "%xor_ln324_10 = xor i32 %bitcast_ln312_10, i32 2147483648" [kernel.cpp:324]   --->   Operation 393 'xor' 'xor_ln324_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln324_10 = bitcast i32 %xor_ln324_10" [kernel.cpp:324]   --->   Operation 394 'bitcast' 'bitcast_ln324_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_10, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 395 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 396 [1/1] (1.55ns)   --->   "%icmp_ln325_32 = icmp_ne  i8 %tmp_113, i8 255" [kernel.cpp:325]   --->   Operation 396 'icmp' 'icmp_ln325_32' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 397 [2/2] (5.43ns)   --->   "%tmp_114 = fcmp_olt  i32 %select_ln312_9, i32 %bitcast_ln324_10" [kernel.cpp:325]   --->   Operation 397 'fcmp' 'tmp_114' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 398 [2/2] (5.43ns)   --->   "%tmp_115 = fcmp_olt  i32 %select_ln312_9, i32 %v167_10_load" [kernel.cpp:316]   --->   Operation 398 'fcmp' 'tmp_115' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [1/1] (0.00ns)   --->   "%v167_11_addr = getelementptr i32 %v167_11, i64 0, i64 %i14_cast" [kernel.cpp:311]   --->   Operation 399 'getelementptr' 'v167_11_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 400 [2/2] (2.32ns)   --->   "%v167_11_load = load i4 %v167_11_addr" [kernel.cpp:324]   --->   Operation 400 'load' 'v167_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 24 <SV = 23> <Delay = 6.40>
ST_24 : Operation 401 [1/1] (0.97ns)   --->   "%or_ln312_10 = or i1 %icmp_ln312_21, i1 %icmp_ln312_20" [kernel.cpp:312]   --->   Operation 401 'or' 'or_ln312_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 402 [1/2] (5.43ns)   --->   "%tmp_111 = fcmp_oge  i32 %v167_10_load, i32 0" [kernel.cpp:312]   --->   Operation 402 'fcmp' 'tmp_111' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln325_10 = bitcast i32 %select_ln312_9" [kernel.cpp:325]   --->   Operation 403 'bitcast' 'bitcast_ln325_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_10, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 404 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln325_10 = trunc i32 %bitcast_ln325_10" [kernel.cpp:325]   --->   Operation 405 'trunc' 'trunc_ln325_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [1/1] (1.55ns)   --->   "%icmp_ln325_30 = icmp_ne  i8 %tmp_112, i8 255" [kernel.cpp:325]   --->   Operation 406 'icmp' 'icmp_ln325_30' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [1/1] (2.44ns)   --->   "%icmp_ln325_31 = icmp_eq  i23 %trunc_ln325_10, i23 0" [kernel.cpp:325]   --->   Operation 407 'icmp' 'icmp_ln325_31' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 408 [1/1] (0.97ns)   --->   "%or_ln325_20 = or i1 %icmp_ln325_31, i1 %icmp_ln325_30" [kernel.cpp:325]   --->   Operation 408 'or' 'or_ln325_20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_10)   --->   "%or_ln325_21 = or i1 %icmp_ln312_21, i1 %icmp_ln325_32" [kernel.cpp:325]   --->   Operation 409 'or' 'or_ln325_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_10)   --->   "%and_ln325_20 = and i1 %or_ln325_20, i1 %or_ln325_21" [kernel.cpp:325]   --->   Operation 410 'and' 'and_ln325_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/2] (5.43ns)   --->   "%tmp_114 = fcmp_olt  i32 %select_ln312_9, i32 %bitcast_ln324_10" [kernel.cpp:325]   --->   Operation 411 'fcmp' 'tmp_114' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_10)   --->   "%and_ln325_21 = and i1 %and_ln325_20, i1 %tmp_114" [kernel.cpp:325]   --->   Operation 412 'and' 'and_ln325_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 413 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_10 = select i1 %and_ln325_21, i32 %bitcast_ln324_10, i32 %select_ln312_9" [kernel.cpp:326]   --->   Operation 413 'select' 'select_ln326_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_10)   --->   "%and_ln316_20 = and i1 %or_ln325_20, i1 %or_ln312_10" [kernel.cpp:316]   --->   Operation 414 'and' 'and_ln316_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 415 [1/2] (5.43ns)   --->   "%tmp_115 = fcmp_olt  i32 %select_ln312_9, i32 %v167_10_load" [kernel.cpp:316]   --->   Operation 415 'fcmp' 'tmp_115' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_10)   --->   "%and_ln316_21 = and i1 %and_ln316_20, i1 %tmp_115" [kernel.cpp:316]   --->   Operation 416 'and' 'and_ln316_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_10 = select i1 %and_ln316_21, i32 %v167_10_load, i32 %select_ln312_9" [kernel.cpp:317]   --->   Operation 417 'select' 'select_ln317_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 418 [1/2] (2.32ns)   --->   "%v167_11_load = load i4 %v167_11_addr" [kernel.cpp:324]   --->   Operation 418 'load' 'v167_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 25 <SV = 24> <Delay = 6.42>
ST_25 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_10)   --->   "%and_ln312_10 = and i1 %or_ln312_10, i1 %tmp_111" [kernel.cpp:312]   --->   Operation 419 'and' 'and_ln312_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 420 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_10 = select i1 %and_ln312_10, i32 %select_ln317_10, i32 %select_ln326_10" [kernel.cpp:312]   --->   Operation 420 'select' 'select_ln312_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln312_11 = bitcast i32 %v167_11_load" [kernel.cpp:312]   --->   Operation 421 'bitcast' 'bitcast_ln312_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_11, i32 23, i32 30" [kernel.cpp:312]   --->   Operation 422 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln312_11 = trunc i32 %bitcast_ln312_11" [kernel.cpp:312]   --->   Operation 423 'trunc' 'trunc_ln312_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 424 [1/1] (1.55ns)   --->   "%icmp_ln312_22 = icmp_ne  i8 %tmp_116, i8 255" [kernel.cpp:312]   --->   Operation 424 'icmp' 'icmp_ln312_22' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 425 [1/1] (2.44ns)   --->   "%icmp_ln312_23 = icmp_eq  i23 %trunc_ln312_11, i23 0" [kernel.cpp:312]   --->   Operation 425 'icmp' 'icmp_ln312_23' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 426 [2/2] (5.43ns)   --->   "%tmp_117 = fcmp_oge  i32 %v167_11_load, i32 0" [kernel.cpp:312]   --->   Operation 426 'fcmp' 'tmp_117' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 427 [1/1] (0.99ns)   --->   "%xor_ln324_11 = xor i32 %bitcast_ln312_11, i32 2147483648" [kernel.cpp:324]   --->   Operation 427 'xor' 'xor_ln324_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln324_11 = bitcast i32 %xor_ln324_11" [kernel.cpp:324]   --->   Operation 428 'bitcast' 'bitcast_ln324_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_11, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 429 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 430 [1/1] (1.55ns)   --->   "%icmp_ln325_35 = icmp_ne  i8 %tmp_120, i8 255" [kernel.cpp:325]   --->   Operation 430 'icmp' 'icmp_ln325_35' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 431 [2/2] (5.43ns)   --->   "%tmp_121 = fcmp_olt  i32 %select_ln312_10, i32 %bitcast_ln324_11" [kernel.cpp:325]   --->   Operation 431 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 432 [2/2] (5.43ns)   --->   "%tmp_122 = fcmp_olt  i32 %select_ln312_10, i32 %v167_11_load" [kernel.cpp:316]   --->   Operation 432 'fcmp' 'tmp_122' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.40>
ST_26 : Operation 433 [1/1] (0.97ns)   --->   "%or_ln312_11 = or i1 %icmp_ln312_23, i1 %icmp_ln312_22" [kernel.cpp:312]   --->   Operation 433 'or' 'or_ln312_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 434 [1/2] (5.43ns)   --->   "%tmp_117 = fcmp_oge  i32 %v167_11_load, i32 0" [kernel.cpp:312]   --->   Operation 434 'fcmp' 'tmp_117' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln325_11 = bitcast i32 %select_ln312_10" [kernel.cpp:325]   --->   Operation 435 'bitcast' 'bitcast_ln325_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_11, i32 23, i32 30" [kernel.cpp:325]   --->   Operation 436 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln325_11 = trunc i32 %bitcast_ln325_11" [kernel.cpp:325]   --->   Operation 437 'trunc' 'trunc_ln325_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 438 [1/1] (1.55ns)   --->   "%icmp_ln325_33 = icmp_ne  i8 %tmp_118, i8 255" [kernel.cpp:325]   --->   Operation 438 'icmp' 'icmp_ln325_33' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 439 [1/1] (2.44ns)   --->   "%icmp_ln325_34 = icmp_eq  i23 %trunc_ln325_11, i23 0" [kernel.cpp:325]   --->   Operation 439 'icmp' 'icmp_ln325_34' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 440 [1/1] (0.97ns)   --->   "%or_ln325_22 = or i1 %icmp_ln325_34, i1 %icmp_ln325_33" [kernel.cpp:325]   --->   Operation 440 'or' 'or_ln325_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_11)   --->   "%or_ln325_23 = or i1 %icmp_ln312_23, i1 %icmp_ln325_35" [kernel.cpp:325]   --->   Operation 441 'or' 'or_ln325_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_11)   --->   "%and_ln325_22 = and i1 %or_ln325_22, i1 %or_ln325_23" [kernel.cpp:325]   --->   Operation 442 'and' 'and_ln325_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 443 [1/2] (5.43ns)   --->   "%tmp_121 = fcmp_olt  i32 %select_ln312_10, i32 %bitcast_ln324_11" [kernel.cpp:325]   --->   Operation 443 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_11)   --->   "%and_ln325_23 = and i1 %and_ln325_22, i1 %tmp_121" [kernel.cpp:325]   --->   Operation 444 'and' 'and_ln325_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 445 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln326_11 = select i1 %and_ln325_23, i32 %bitcast_ln324_11, i32 %select_ln312_10" [kernel.cpp:326]   --->   Operation 445 'select' 'select_ln326_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_11)   --->   "%and_ln316_22 = and i1 %or_ln325_22, i1 %or_ln312_11" [kernel.cpp:316]   --->   Operation 446 'and' 'and_ln316_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 447 [1/2] (5.43ns)   --->   "%tmp_122 = fcmp_olt  i32 %select_ln312_10, i32 %v167_11_load" [kernel.cpp:316]   --->   Operation 447 'fcmp' 'tmp_122' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_11)   --->   "%and_ln316_23 = and i1 %and_ln316_22, i1 %tmp_122" [kernel.cpp:316]   --->   Operation 448 'and' 'and_ln316_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln317_11 = select i1 %and_ln316_23, i32 %v167_11_load, i32 %select_ln312_10" [kernel.cpp:317]   --->   Operation 449 'select' 'select_ln317_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 455 'ret' 'ret_ln0' <Predicate = (icmp_ln309)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.30>
ST_27 : Operation 450 [1/1] (0.00ns)   --->   "%specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [kernel.cpp:309]   --->   Operation 450 'specloopname' 'specloopname_ln309' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_11)   --->   "%and_ln312_11 = and i1 %or_ln312_11, i1 %tmp_117" [kernel.cpp:312]   --->   Operation 451 'and' 'and_ln312_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 452 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln312_11 = select i1 %and_ln312_11, i32 %select_ln317_11, i32 %select_ln326_11" [kernel.cpp:312]   --->   Operation 452 'select' 'select_ln312_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 453 [1/1] (2.32ns)   --->   "%store_ln329 = store i32 %select_ln312_11, i4 %max_Attn_addr" [kernel.cpp:329]   --->   Operation 453 'store' 'store_ln329' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln309 = br void %l_j14" [kernel.cpp:309]   --->   Operation 454 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i14') [14]  (0 ns)
	'load' operation ('i14', kernel.cpp:309) on local variable 'i14' [18]  (0 ns)
	'add' operation ('add_ln309', kernel.cpp:309) [22]  (1.74 ns)
	'store' operation ('store_ln309', kernel.cpp:309) of variable 'add_ln309', kernel.cpp:309 on local variable 'i14' [390]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_Attn_load', kernel.cpp:329) on array 'max_Attn' [28]  (2.32 ns)

 <State 3>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324', kernel.cpp:324) [39]  (0.993 ns)
	'fcmp' operation ('tmp_54', kernel.cpp:325) [51]  (5.43 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_54', kernel.cpp:325) [51]  (5.43 ns)
	'and' operation ('and_ln325_1', kernel.cpp:325) [52]  (0 ns)
	'select' operation ('select_ln326', kernel.cpp:326) [53]  (0.978 ns)

 <State 5>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_1', kernel.cpp:324) [69]  (0.993 ns)
	'fcmp' operation ('tmp_60', kernel.cpp:325) [81]  (5.43 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_60', kernel.cpp:325) [81]  (5.43 ns)
	'and' operation ('and_ln325_3', kernel.cpp:325) [82]  (0 ns)
	'select' operation ('select_ln326_1', kernel.cpp:326) [83]  (0.978 ns)

 <State 7>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_2', kernel.cpp:324) [99]  (0.993 ns)
	'fcmp' operation ('tmp_66', kernel.cpp:325) [111]  (5.43 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_66', kernel.cpp:325) [111]  (5.43 ns)
	'and' operation ('and_ln325_5', kernel.cpp:325) [112]  (0 ns)
	'select' operation ('select_ln326_2', kernel.cpp:326) [113]  (0.978 ns)

 <State 9>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_3', kernel.cpp:324) [129]  (0.993 ns)
	'fcmp' operation ('tmp_72', kernel.cpp:325) [141]  (5.43 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_72', kernel.cpp:325) [141]  (5.43 ns)
	'and' operation ('and_ln325_7', kernel.cpp:325) [142]  (0 ns)
	'select' operation ('select_ln326_3', kernel.cpp:326) [143]  (0.978 ns)

 <State 11>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_4', kernel.cpp:324) [159]  (0.993 ns)
	'fcmp' operation ('tmp_78', kernel.cpp:325) [171]  (5.43 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', kernel.cpp:325) [171]  (5.43 ns)
	'and' operation ('and_ln325_9', kernel.cpp:325) [172]  (0 ns)
	'select' operation ('select_ln326_4', kernel.cpp:326) [173]  (0.978 ns)

 <State 13>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_5', kernel.cpp:324) [189]  (0.993 ns)
	'fcmp' operation ('tmp_84', kernel.cpp:325) [201]  (5.43 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_84', kernel.cpp:325) [201]  (5.43 ns)
	'and' operation ('and_ln325_11', kernel.cpp:325) [202]  (0 ns)
	'select' operation ('select_ln326_5', kernel.cpp:326) [203]  (0.978 ns)

 <State 15>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_6', kernel.cpp:324) [219]  (0.993 ns)
	'fcmp' operation ('tmp_90', kernel.cpp:325) [231]  (5.43 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_90', kernel.cpp:325) [231]  (5.43 ns)
	'and' operation ('and_ln325_13', kernel.cpp:325) [232]  (0 ns)
	'select' operation ('select_ln326_6', kernel.cpp:326) [233]  (0.978 ns)

 <State 17>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_7', kernel.cpp:324) [249]  (0.993 ns)
	'fcmp' operation ('tmp_96', kernel.cpp:325) [261]  (5.43 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_96', kernel.cpp:325) [261]  (5.43 ns)
	'and' operation ('and_ln325_15', kernel.cpp:325) [262]  (0 ns)
	'select' operation ('select_ln326_7', kernel.cpp:326) [263]  (0.978 ns)

 <State 19>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_8', kernel.cpp:324) [279]  (0.993 ns)
	'fcmp' operation ('tmp_102', kernel.cpp:325) [291]  (5.43 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', kernel.cpp:325) [291]  (5.43 ns)
	'and' operation ('and_ln325_17', kernel.cpp:325) [292]  (0 ns)
	'select' operation ('select_ln326_8', kernel.cpp:326) [293]  (0.978 ns)

 <State 21>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_9', kernel.cpp:324) [309]  (0.993 ns)
	'fcmp' operation ('tmp_108', kernel.cpp:325) [321]  (5.43 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_108', kernel.cpp:325) [321]  (5.43 ns)
	'and' operation ('and_ln325_19', kernel.cpp:325) [322]  (0 ns)
	'select' operation ('select_ln326_9', kernel.cpp:326) [323]  (0.978 ns)

 <State 23>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_10', kernel.cpp:324) [339]  (0.993 ns)
	'fcmp' operation ('tmp_114', kernel.cpp:325) [351]  (5.43 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_114', kernel.cpp:325) [351]  (5.43 ns)
	'and' operation ('and_ln325_21', kernel.cpp:325) [352]  (0 ns)
	'select' operation ('select_ln326_10', kernel.cpp:326) [353]  (0.978 ns)

 <State 25>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln324_11', kernel.cpp:324) [369]  (0.993 ns)
	'fcmp' operation ('tmp_121', kernel.cpp:325) [381]  (5.43 ns)

 <State 26>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_121', kernel.cpp:325) [381]  (5.43 ns)
	'and' operation ('and_ln325_23', kernel.cpp:325) [382]  (0 ns)
	'select' operation ('select_ln326_11', kernel.cpp:326) [383]  (0.978 ns)

 <State 27>: 3.3ns
The critical path consists of the following:
	'and' operation ('and_ln312_11', kernel.cpp:312) [368]  (0 ns)
	'select' operation ('select_ln312_11', kernel.cpp:312) [388]  (0.978 ns)
	'store' operation ('store_ln329', kernel.cpp:329) of variable 'select_ln312_11', kernel.cpp:312 on array 'max_Attn' [389]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
