{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698416496929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698416496945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 19:51:36 2023 " "Processing started: Fri Oct 27 19:51:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698416496945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416496945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bellman_ford -c bellman_ford " "Command: quartus_map --read_settings_files=on --write_settings_files=off bellman_ford -c bellman_ford" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416496945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698416498045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698416498045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compute_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compute_module-struct " "Found design unit 1: compute_module-struct" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416523908 ""} { "Info" "ISGN_ENTITY_NAME" "1 compute_module " "Found entity 1: compute_module" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416523908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416523908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compute-struct " "Found design unit 1: compute-struct" {  } { { "compute.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416523916 ""} { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "compute.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416523916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416523916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compute " "Elaborating entity \"compute\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698416524000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_module compute_module:module1 " "Elaborating entity \"compute_module\" for hierarchy \"compute_module:module1\"" {  } { { "compute.vhd" "module1" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416524010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i compute_module.vhd(32) " "VHDL Process Statement warning at compute_module.vhd(32): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j compute_module.vhd(33) " "VHDL Process Statement warning at compute_module.vhd(33): signal \"j\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i compute_module.vhd(38) " "VHDL Process Statement warning at compute_module.vhd(38): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j compute_module.vhd(39) " "VHDL Process Statement warning at compute_module.vhd(39): signal \"j\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fw compute_module.vhd(21) " "VHDL Process Statement warning at compute_module.vhd(21): inferring latch(es) for signal or variable \"fw\", which holds its previous value in one or more paths through the process" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_out compute_module.vhd(21) " "VHDL Process Statement warning at compute_module.vhd(21): inferring latch(es) for signal or variable \"u_out\", which holds its previous value in one or more paths through the process" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_out compute_module.vhd(21) " "VHDL Process Statement warning at compute_module.vhd(21): inferring latch(es) for signal or variable \"i_out\", which holds its previous value in one or more paths through the process" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "j_out compute_module.vhd(21) " "VHDL Process Statement warning at compute_module.vhd(21): inferring latch(es) for signal or variable \"j_out\", which holds its previous value in one or more paths through the process" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698416524030 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_out\[0\] compute_module.vhd(21) " "Inferred latch for \"j_out\[0\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524038 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_out\[1\] compute_module.vhd(21) " "Inferred latch for \"j_out\[1\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524038 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_out\[2\] compute_module.vhd(21) " "Inferred latch for \"j_out\[2\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524038 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_out\[3\] compute_module.vhd(21) " "Inferred latch for \"j_out\[3\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524038 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_out\[4\] compute_module.vhd(21) " "Inferred latch for \"j_out\[4\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524040 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_out\[0\] compute_module.vhd(21) " "Inferred latch for \"i_out\[0\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524040 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_out\[1\] compute_module.vhd(21) " "Inferred latch for \"i_out\[1\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524040 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_out\[2\] compute_module.vhd(21) " "Inferred latch for \"i_out\[2\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_out\[3\] compute_module.vhd(21) " "Inferred latch for \"i_out\[3\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_out\[4\] compute_module.vhd(21) " "Inferred latch for \"i_out\[4\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_out compute_module.vhd(21) " "Inferred latch for \"u_out\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[0\] compute_module.vhd(21) " "Inferred latch for \"fw\[0\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[1\] compute_module.vhd(21) " "Inferred latch for \"fw\[1\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[2\] compute_module.vhd(21) " "Inferred latch for \"fw\[2\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[3\] compute_module.vhd(21) " "Inferred latch for \"fw\[3\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[4\] compute_module.vhd(21) " "Inferred latch for \"fw\[4\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[5\] compute_module.vhd(21) " "Inferred latch for \"fw\[5\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[6\] compute_module.vhd(21) " "Inferred latch for \"fw\[6\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[7\] compute_module.vhd(21) " "Inferred latch for \"fw\[7\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fw\[8\] compute_module.vhd(21) " "Inferred latch for \"fw\[8\]\" at compute_module.vhd(21)" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416524041 "|compute|compute_module:module1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|j_out\[0\] " "LATCH primitive \"compute_module:module1\|j_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|j_out\[1\] " "LATCH primitive \"compute_module:module1\|j_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|j_out\[2\] " "LATCH primitive \"compute_module:module1\|j_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|j_out\[3\] " "LATCH primitive \"compute_module:module1\|j_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|j_out\[4\] " "LATCH primitive \"compute_module:module1\|j_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|i_out\[0\] " "LATCH primitive \"compute_module:module1\|i_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|i_out\[1\] " "LATCH primitive \"compute_module:module1\|i_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|i_out\[2\] " "LATCH primitive \"compute_module:module1\|i_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|i_out\[3\] " "LATCH primitive \"compute_module:module1\|i_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|i_out\[4\] " "LATCH primitive \"compute_module:module1\|i_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|u_out " "LATCH primitive \"compute_module:module1\|u_out\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[0\] " "LATCH primitive \"compute_module:module1\|fw\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[1\] " "LATCH primitive \"compute_module:module1\|fw\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[2\] " "LATCH primitive \"compute_module:module1\|fw\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[3\] " "LATCH primitive \"compute_module:module1\|fw\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[4\] " "LATCH primitive \"compute_module:module1\|fw\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[5\] " "LATCH primitive \"compute_module:module1\|fw\[5\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[6\] " "LATCH primitive \"compute_module:module1\|fw\[6\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[7\] " "LATCH primitive \"compute_module:module1\|fw\[7\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module1\|fw\[8\] " "LATCH primitive \"compute_module:module1\|fw\[8\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|j_out\[0\] " "LATCH primitive \"compute_module:module2\|j_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|j_out\[1\] " "LATCH primitive \"compute_module:module2\|j_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|j_out\[2\] " "LATCH primitive \"compute_module:module2\|j_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|j_out\[3\] " "LATCH primitive \"compute_module:module2\|j_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|j_out\[4\] " "LATCH primitive \"compute_module:module2\|j_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|i_out\[0\] " "LATCH primitive \"compute_module:module2\|i_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|i_out\[1\] " "LATCH primitive \"compute_module:module2\|i_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|i_out\[2\] " "LATCH primitive \"compute_module:module2\|i_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|i_out\[3\] " "LATCH primitive \"compute_module:module2\|i_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|i_out\[4\] " "LATCH primitive \"compute_module:module2\|i_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|u_out " "LATCH primitive \"compute_module:module2\|u_out\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[0\] " "LATCH primitive \"compute_module:module2\|fw\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[1\] " "LATCH primitive \"compute_module:module2\|fw\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[2\] " "LATCH primitive \"compute_module:module2\|fw\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[3\] " "LATCH primitive \"compute_module:module2\|fw\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[4\] " "LATCH primitive \"compute_module:module2\|fw\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[5\] " "LATCH primitive \"compute_module:module2\|fw\[5\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[6\] " "LATCH primitive \"compute_module:module2\|fw\[6\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[7\] " "LATCH primitive \"compute_module:module2\|fw\[7\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module2\|fw\[8\] " "LATCH primitive \"compute_module:module2\|fw\[8\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|j_out\[0\] " "LATCH primitive \"compute_module:module3\|j_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|j_out\[1\] " "LATCH primitive \"compute_module:module3\|j_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|j_out\[2\] " "LATCH primitive \"compute_module:module3\|j_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|j_out\[3\] " "LATCH primitive \"compute_module:module3\|j_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|j_out\[4\] " "LATCH primitive \"compute_module:module3\|j_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|i_out\[0\] " "LATCH primitive \"compute_module:module3\|i_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|i_out\[1\] " "LATCH primitive \"compute_module:module3\|i_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|i_out\[2\] " "LATCH primitive \"compute_module:module3\|i_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|i_out\[3\] " "LATCH primitive \"compute_module:module3\|i_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|i_out\[4\] " "LATCH primitive \"compute_module:module3\|i_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|u_out " "LATCH primitive \"compute_module:module3\|u_out\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[0\] " "LATCH primitive \"compute_module:module3\|fw\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[1\] " "LATCH primitive \"compute_module:module3\|fw\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[2\] " "LATCH primitive \"compute_module:module3\|fw\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[3\] " "LATCH primitive \"compute_module:module3\|fw\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[4\] " "LATCH primitive \"compute_module:module3\|fw\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[5\] " "LATCH primitive \"compute_module:module3\|fw\[5\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[6\] " "LATCH primitive \"compute_module:module3\|fw\[6\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[7\] " "LATCH primitive \"compute_module:module3\|fw\[7\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module3\|fw\[8\] " "LATCH primitive \"compute_module:module3\|fw\[8\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|j_out\[0\] " "LATCH primitive \"compute_module:module4\|j_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|j_out\[1\] " "LATCH primitive \"compute_module:module4\|j_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|j_out\[2\] " "LATCH primitive \"compute_module:module4\|j_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|j_out\[3\] " "LATCH primitive \"compute_module:module4\|j_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|j_out\[4\] " "LATCH primitive \"compute_module:module4\|j_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|i_out\[0\] " "LATCH primitive \"compute_module:module4\|i_out\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|i_out\[1\] " "LATCH primitive \"compute_module:module4\|i_out\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|i_out\[2\] " "LATCH primitive \"compute_module:module4\|i_out\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|i_out\[3\] " "LATCH primitive \"compute_module:module4\|i_out\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|i_out\[4\] " "LATCH primitive \"compute_module:module4\|i_out\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|u_out " "LATCH primitive \"compute_module:module4\|u_out\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[0\] " "LATCH primitive \"compute_module:module4\|fw\[0\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[1\] " "LATCH primitive \"compute_module:module4\|fw\[1\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[2\] " "LATCH primitive \"compute_module:module4\|fw\[2\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[3\] " "LATCH primitive \"compute_module:module4\|fw\[3\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[4\] " "LATCH primitive \"compute_module:module4\|fw\[4\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[5\] " "LATCH primitive \"compute_module:module4\|fw\[5\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[6\] " "LATCH primitive \"compute_module:module4\|fw\[6\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[7\] " "LATCH primitive \"compute_module:module4\|fw\[7\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compute_module:module4\|fw\[8\] " "LATCH primitive \"compute_module:module4\|fw\[8\]\" is permanently enabled" {  } { { "compute_module.vhd" "" { Text "C:/Users/user/Desktop/EE214 project/bellman_ford_vhdl/compute_module.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698416524510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698416525124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698416526306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416526306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698416526411 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698416526411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698416526411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698416526411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698416526451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 19:52:06 2023 " "Processing ended: Fri Oct 27 19:52:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698416526451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698416526451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698416526451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416526451 ""}
