FIRRTL version 4.0.0
circuit ChaosCore :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|PHT_memory",
    "group":"PHT_memory"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|gshare",
    "group":"gshare"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|hash_BTB_mem",
    "group":"hash_BTB_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|hash_BTB",
    "group":"hash_BTB"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|SDPReadWriteSmem",
    "group":"SDPReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|RAS",
    "group":"RAS"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue1_prediction",
    "group":"Queue1_prediction"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|BP",
    "group":"BP"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue1_FTQ_entry",
    "group":"Queue1_FTQ_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue1_fetch_packet",
    "group":"Queue1_fetch_packet"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|predecoder",
    "group":"predecoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|PC_gen",
    "group":"PC_gen"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue16_fetch_packet",
    "group":"Queue16_fetch_packet"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Q",
    "group":"Q"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue16_memory_request",
    "group":"Queue16_memory_request"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Q_1",
    "group":"Q"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue16_prediction",
    "group":"Queue16_prediction"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Q_2",
    "group":"Q"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|instruction_fetch",
    "group":"instruction_fetch"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|decoder",
    "group":"decoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|decoder_1",
    "group":"decoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|decoder_2",
    "group":"decoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|decoder_3",
    "group":"decoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue1_decoded_fetch_packet",
    "group":"Queue1_decoded_fetch_packet"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue1_FTQ_entry_1",
    "group":"Queue1_FTQ_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|fetch_packet_decoder",
    "group":"fetch_packet_decoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue16_decoded_fetch_packet",
    "group":"Queue16_decoded_fetch_packet"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Q_3",
    "group":"Q"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue16_FTQ_entry",
    "group":"Queue16_FTQ_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Q_4",
    "group":"Q"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|free_list",
    "group":"free_list"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|WAW_handler",
    "group":"WAW_handler"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|RAT",
    "group":"RAT"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue1_decoded_fetch_packet_1",
    "group":"Queue1_decoded_fetch_packet"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|Queue1_FTQ_entry_2",
    "group":"Queue1_FTQ_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|rename",
    "group":"rename"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|frontend",
    "group":"frontend"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|RS",
    "group":"RS"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|MEMRS",
    "group":"MEMRS"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|MOB",
    "group":"MOB"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|sim_nReadmWrite",
    "group":"sim_nReadmWrite"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ALU",
    "group":"ALU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|branch_unit",
    "group":"branch_unit"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|FU",
    "group":"FU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ALU_1",
    "group":"ALU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|FU_1",
    "group":"FU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ALU_2",
    "group":"ALU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|FU_2",
    "group":"FU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|AGU",
    "group":"AGU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|backend",
    "group":"backend"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|FTQ",
    "group":"FTQ"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_shared_mem",
    "group":"ROB_shared_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_WB_mem",
    "group":"ROB_WB_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_WB_mem_1",
    "group":"ROB_WB_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_WB_mem_2",
    "group":"ROB_WB_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_WB_mem_3",
    "group":"ROB_WB_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_entry_mem",
    "group":"ROB_entry_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_entry_mem_1",
    "group":"ROB_entry_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_entry_mem_2",
    "group":"ROB_entry_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB_entry_mem_3",
    "group":"ROB_entry_mem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ROB",
    "group":"ROB"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|BRU",
    "group":"BRU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~ChaosCore|ChaosCore",
    "group":"ChaosCore"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ChaosCore.io.backend_memory_request.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.access_width_t",
    "definition":{
      "NONE":0,
      "B":1,
      "HW":2,
      "W":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ChaosCore.io.backend_memory_request.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.memory_type_t",
    "definition":{
      "NONE":0,
      "LOAD":1,
      "STORE":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ChaosCore.io.backend_memory_response.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ChaosCore.io.backend_memory_response.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ChaosCore.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore._br_type",
    "definition":{
      "JAL":2,
      "RET":4,
      "CALL":5,
      "NONE":0,
      "JALR":3,
      "BR":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.frontend.io.FU_outputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.frontend.io.FU_outputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.RS_types",
    "definition":{
      "INT":0,
      "MEM":1,
      "FP":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.InstructionType",
    "definition":{
      "JAL":27,
      "CUSTOM_3":30,
      "AMO":11,
      "MISC_MEM":3,
      "CUSTOM_2":22,
      "OP_32":14,
      "LOAD":0,
      "OP_IMM_32":6,
      "JALR":25,
      "OP_FP":20,
      "CUSTOM_0":2,
      "NMSUB":18,
      "OP_IMM":4,
      "NMADD":19,
      "OP":12,
      "STORE_FP":9,
      "BRANCH":24,
      "MADD":16,
      "STORE":8,
      "SYSTEM":28,
      "CUSTOM_1":10,
      "LUI":13,
      "MSUB":17,
      "LOAD_FP":1,
      "AUIPC":5
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.frontend.io.predictions.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.frontend.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.instruction_fetch.io.predictions.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.instruction_fetch.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.BP.io.prediction.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.BP.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.BP.prediction.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.gshare.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|gshare>hashed_predict_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|gshare>hashed_commit_addr"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB.io.BTB_output.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem.io.data_in.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem.io.data_out.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem._din_buff_WIRE.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem.din_buff.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem.data_out.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem._data_out_WIRE.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem.MPORT.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem.data_out_MPORT.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB_mem._io_data_out_T.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.hash_BTB.commit_BTB_entry.BTB_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_prediction.io.deq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_prediction.io.enq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_prediction.MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_prediction.io_deq_bits_MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.io.predictions.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.io.prediction.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.RAS_update.ret"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.RAS_update.call"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.RAS_update.call_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[0].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[0].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[0].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[1].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[1].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[1].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[2].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[2].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[2].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[3].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[3].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.instructions[3].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.valid_bits[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.valid_bits[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.valid_bits[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.valid_bits[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.final_fetch_packet.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.resolved_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.dominant_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.predicted_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.bits.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.predictions.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RD[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.expected_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.commit.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.RAS_read.ret_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.RAS_read.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.RAS_read.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[0].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[0].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[0].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[1].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[1].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[1].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[2].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[2].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[2].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[3].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[3].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.instructions[3].instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.valid_bits[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.valid_bits[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.valid_bits[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.valid_bits[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.fetch_packet.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.prediction.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.prediction.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.prediction.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.prediction.bits.target"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.prediction.bits.hit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.prediction.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.prediction.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.revert.bits.PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.revert.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>io.flush"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.predictions.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.instruction_type",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.instruction_type_1",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.instruction_type_2",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.instruction_type_3",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.predecoder.dominant_br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>imm"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|predecoder>target_address"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry.io.deq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry.io.enq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry.MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry.io_deq_bits_MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.PC_gen.io.prediction.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.PC_gen.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.PC_next.bits.wr_en"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.PC_next.bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.PC_next.bits.addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.PC_next.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.PC_next.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.RAS_read.ret_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.RAS_read.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.RAS_read.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.prediction.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.prediction.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.prediction.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.prediction.bits.target"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.prediction.bits.hit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.prediction.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.prediction.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.revert.bits.PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.revert.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RD[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.expected_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|PC_gen>io.commit.valid"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.PC_gen.PC_gen_state",
    "enumTypeName":"ChaosCore.PcGenState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.PcGenState",
    "definition":{
      "Active":0,
      "Flush":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Q_2.io.out.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Q_2.io.in.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_prediction.io.deq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_prediction.io.enq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_prediction.MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_prediction.io_deq_bits_MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.io.predictions_out.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.io.predictions_in.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.predictions_out.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder.io.decoded_instruction.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder.io.decoded_instruction.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder.io.decoded_instruction.bits.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder.io.decoded_instruction.bits.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|decoder>instructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_1.io.decoded_instruction.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_1.io.decoded_instruction.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_1.io.decoded_instruction.bits.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_1.io.decoded_instruction.bits.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_1.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|decoder_1>instructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_2.io.decoded_instruction.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_2.io.decoded_instruction.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_2.io.decoded_instruction.bits.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_2.io.decoded_instruction.bits.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_2.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|decoder_2>instructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_3.io.decoded_instruction.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_3.io.decoded_instruction.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_3.io.decoded_instruction.bits.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_3.io.decoded_instruction.bits.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.decoder_3.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|decoder_3>instructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_0_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_0_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_0_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_0_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_1_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_1_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_1_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_1_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_2_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_2_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_2_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_2_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_3_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_3_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_3_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.decoded_fetch_packet_bits_decoded_instruction_3_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_1.io.deq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_1.io.enq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_1.MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_1.io_deq_bits_MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.fetch_packet_decoder.predictions_out_bits_REG.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|fetch_packet_decoder>monitor_output"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.out.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.out.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.out.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.out.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.in.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.in.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.in.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Q_3.io.in.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.MPORT.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue16_decoded_fetch_packet.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Q_4.io.out.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Q_4.io.in.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_FTQ_entry.io.deq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_FTQ_entry.io.enq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_FTQ_entry.MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue16_FTQ_entry.io_deq_bits_MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.FU_outputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.FU_outputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.io.decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.rename.io.predictions_out.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.rename.io.predictions_in.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.rename.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.valid_bits[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.valid_bits[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.valid_bits[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.valid_bits[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.renamed_decoded_fetch_packet.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[0].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[1].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[2].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.FU_outputs[3].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.valid_bits[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.valid_bits[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.valid_bits[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.valid_bits[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[0].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[1].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[2].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.decoded_instruction[3].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.decoded_fetch_packet.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.resolved_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.dominant_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.predicted_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.bits.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_out.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.resolved_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.dominant_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.predicted_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.bits.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.predictions_in.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RD[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.expected_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.commit.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>io.flush"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet_bits_REG.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet_bits_REG.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet_bits_REG.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.rename.renamed_decoded_fetch_packet_bits_REG.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.free_list.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.can_allocate"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.can_reallocate"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RD[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.expected_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.commit.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_values[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_values[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_values[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.renamed_values[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.rename_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.rename_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.rename_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>io.rename_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>front_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>back_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>available_elemets"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>allocate_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>allocate_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>allocate_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|free_list>allocate_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[4]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[5]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[6]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[7]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[8]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[9]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[10]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[11]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[12]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[13]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[14]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[15]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[16]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[17]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[18]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[19]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[20]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[21]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[22]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[23]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[24]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[25]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[26]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[27]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[28]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[29]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[30]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_en[31]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[4]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[5]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[6]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[7]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[8]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[9]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[10]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[11]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[12]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[13]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[14]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[15]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[16]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[17]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[18]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[19]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[20]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[21]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[22]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[23]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[24]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[25]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[26]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[27]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[28]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[29]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[30]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>wr_din[31]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>RAT_back_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RAT>RAT_front_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS1[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS1[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS1[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS1[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS2[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS2[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS2[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_RS2[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.valid_bits[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.valid_bits[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.valid_bits[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.valid_bits[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[0].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[1].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[2].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.decoded_instruction[3].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>renamed_decoded_fetch_packet.ready"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.deq.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io.enq.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.MPORT.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.MPORT.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.MPORT.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.MPORT.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.Queue1_decoded_fetch_packet_1.io_deq_bits_MPORT.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[4]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[5]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[6]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[7]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[8]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[9]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[10]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[11]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[12]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[13]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[14]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[15]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[16]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[17]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[18]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[19]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[20]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[21]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[22]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[23]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[24]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[25]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[26]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[27]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[28]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[29]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[30]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[31]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[32]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[33]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[34]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[35]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[36]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[37]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[38]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[39]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[40]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[41]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[42]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[43]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[44]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[45]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[46]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[47]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[48]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[49]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[50]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[51]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[52]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[53]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[54]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[55]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[56]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[57]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[58]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[59]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[60]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[61]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[62]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[63]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[64]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|rename>comb_ready_bits[65]"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_2.io.deq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_2.io.enq.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_2.MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.Queue1_FTQ_entry_2.io_deq_bits_MPORT.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.rename.predictions_out.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.rename.predictions_out_bits_REG.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.io.FU_outputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.io.FU_outputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.io.backend_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.io.backend_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.io.backend_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.io.backend_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.io.backend_memory_request.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.io.backend_memory_request.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.io.backend_memory_response.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.io.backend_memory_response.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.RF_inputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.RF_inputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.RF_inputs",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "bits",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.RF_inputs",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "bits",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.FU_outputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.FU_outputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.backend_packet",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.backend_packet",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.backend_packet",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "bits",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.io.backend_packet",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "bits",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_1.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_1.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_1.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_1.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_2.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_2.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_2.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_2.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_3.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_3.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_3.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_3.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_4.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_4.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_4.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_4.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_5.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_5.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_5.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_5.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_6.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_6.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_6.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_6.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_7.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_7.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_7.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_7.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_8.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_8.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_8.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_8.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_9.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_9.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_9.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_9.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_10.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_10.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_10.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_10.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_11.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_11.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_11.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_11.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_12.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_12.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_12.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_12.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_13.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_13.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_13.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_13.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_14.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_14.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_14.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_14.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_15.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_15.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_15.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_15.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "decoded_instruction",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "decoded_instruction",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "decoded_instruction",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "decoded_instruction",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.reservation_station",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "decoded_instruction",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.reservation_station",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "decoded_instruction",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.reservation_station",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "decoded_instruction",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.RS.reservation_station",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "decoded_instruction",
        "instructionType"
      ]
    ]
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[0].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[1].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[2].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[3].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[4].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[5].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[6].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[7].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[8].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[9].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[10].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[11].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[12].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[13].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[14].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>reservation_station[15].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>allocate_index[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>allocate_index[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>allocate_index[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|RS>allocate_index[3]"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_0_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_0_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_0_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_0_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_1_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_1_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_1_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_1_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_2_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_2_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_2_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_2_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_3_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_3_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_3_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_3_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_4_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_4_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_4_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_4_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_5_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_5_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_5_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_5_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_6_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_6_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_6_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_6_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_7_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_7_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_7_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_7_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_8_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_8_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_8_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_8_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_9_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_9_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_9_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_9_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_10_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_10_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_10_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_10_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_11_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_11_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_11_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_11_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_12_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_12_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_12_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_12_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_13_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_13_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_13_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_13_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_14_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_14_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_14_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_14_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_15_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_15_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_15_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_15_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_0_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_0_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_0_bits_WIRE.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_0_bits_WIRE.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_1_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_1_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_1_bits_WIRE.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_1_bits_WIRE.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_2_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_2_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_2_bits_WIRE.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._io_RF_inputs_2_bits_WIRE.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_17.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_17.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_17.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_17.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_18.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_18.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_18.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_18.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_19.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_19.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_19.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.RS._reservation_station_WIRE_19.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.RF_inputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.RF_inputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.RF_inputs",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "bits",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.RF_inputs",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "bits",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.FU_outputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.FU_outputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.backend_packet",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.backend_packet",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.backend_packet",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "bits",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.io.backend_packet",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "bits",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_1.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_1.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_1.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_1.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_2.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_2.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_2.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_2.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_3.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_3.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_3.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_3.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_4.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_4.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_4.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_4.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_5.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_5.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_5.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_5.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_6.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_6.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_6.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_6.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_7.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_7.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_7.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_7.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_8.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_8.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_8.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_8.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_9.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_9.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_9.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_9.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_10.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_10.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_10.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_10.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_11.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_11.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_11.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_11.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_12.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_12.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_12.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_12.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_13.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_13.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_13.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_13.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_14.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_14.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_14.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_14.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_15.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_15.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_15.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_15.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "decoded_instruction",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "decoded_instruction",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "decoded_instruction",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_16",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "decoded_instruction",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.reservation_station",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "decoded_instruction",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.reservation_station",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "decoded_instruction",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.reservation_station",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "decoded_instruction",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MEMRS.reservation_station",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "decoded_instruction",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_17.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_17.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_17.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_WIRE_17.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_0_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_0_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_0_bits_WIRE.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_0_bits_WIRE.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_1_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_1_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_1_bits_WIRE.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_1_bits_WIRE.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_2_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_2_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_2_bits_WIRE.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._io_RF_inputs_2_bits_WIRE.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_0_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_0_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_0_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_0_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_1_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_1_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_1_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_1_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_2_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_2_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_2_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_2_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_3_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_3_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_3_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_3_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_4_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_4_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_4_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_4_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_5_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_5_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_5_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_5_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_6_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_6_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_6_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_6_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_7_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_7_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_7_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_7_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_8_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_8_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_8_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_8_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_9_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_9_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_9_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_9_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_10_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_10_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_10_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_10_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_11_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_11_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_11_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_11_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_12_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_12_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_12_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_12_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_13_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_13_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_13_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_13_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_14_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_14_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_14_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_14_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_15_WIRE.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_15_WIRE.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_15_WIRE.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MEMRS._reservation_station_15_WIRE.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[0].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[1].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[2].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[3].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[4].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[5].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[6].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[7].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[8].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[9].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[10].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[11].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[12].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[13].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[14].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].committed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>reservation_station[15].decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].bits.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[0].ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].bits.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[1].ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].bits.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[2].ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].bits.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.backend_packet[3].ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>back_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[4]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[5]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[6]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[7]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[8]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[9]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[10]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[11]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[12]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[13]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[14]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS2_match[15]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[4]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[5]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[6]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[7]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[8]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[9]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[10]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[11]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[12]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[13]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[14]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>RS1_match[15]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>io.commit.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|MEMRS>front_index"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.backend_memory_response.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.backend_memory_response.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.backend_memory_request.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.backend_memory_request.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.MOB_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.MOB_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.AGU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB.io.AGU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB.io.reserve",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB.io.reserve",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB.io.reserve",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "bits",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB.io.reserve",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "bits",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_1.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_1.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_2.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_2.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_3.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_3.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_4.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_4.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_5.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_5.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_6.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_6.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_7.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_7.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_8.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_8.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_9.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_9.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_10.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_10.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_11.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_11.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_12.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_12.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_13.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_13.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_14.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_14.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_15.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_15.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_16",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_16",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB.MOB",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.MOB.MOB",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._io_backend_memory_request_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._io_backend_memory_request_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_17.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_17.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_18.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_18.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_19.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_19.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_20.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_20.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_21.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_21.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_22.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_22.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_23.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_23.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_24.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_24.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_25.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_25.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_26.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_26.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_27.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_27.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_28.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_28.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_29.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_29.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_30.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_30.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_31.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_31.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_32.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_32.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_33.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_33.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_34.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_34.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_35.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_35.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_36.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_36.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_37.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_37.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_38.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_38.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_39.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_39.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_40.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_40.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_41.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_41.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_42.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_42.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_43.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_43.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_44.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_44.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_45.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_45.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_46.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_46.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_47.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_47.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_48.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.MOB._MOB_WIRE_48.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "decoded_instruction",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "decoded_instruction",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "decoded_instruction",
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "decoded_instruction",
        "instructionType"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_0_decoded_instruction_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_0_decoded_instruction_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_0_decoded_instruction_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_0_decoded_instruction_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_1_decoded_instruction_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_1_decoded_instruction_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_1_decoded_instruction_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_1_decoded_instruction_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_2_decoded_instruction_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_2_decoded_instruction_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_2_decoded_instruction_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_2_decoded_instruction_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_3_decoded_instruction_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_3_decoded_instruction_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_3_decoded_instruction_REG.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.backend.read_decoded_instructions_3_decoded_instruction_REG.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_output.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.RS2_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.RS1_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.bits.decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.FU_input.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>io.flush"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.branch_unit.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.branch_unit.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.branch_unit.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.branch_unit.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.branch_unit.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.branch_unit.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU>monitor_output"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_1.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_1.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_1.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_1.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_1.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_1.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_output.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.RS2_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.RS1_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.bits.decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.FU_input.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>io.flush"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_1.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_1.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_1.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_1.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_1.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_1.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_1>monitor_output"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_2.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_2.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_2.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_2.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_2.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FU_2.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_output.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.RS2_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.RS1_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.bits.decoded_instruction.ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.FU_input.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>io.flush"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_2.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_2.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_2.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_2.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_2.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ALU_2.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FU_2>monitor_output"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io.FU_output.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io.FU_output.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io.FU_input.bits.decoded_instruction.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io.FU_input.bits.decoded_instruction.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io.FU_input.bits.decoded_instruction.RS_type",
    "enumTypeName":"ChaosCore.RS_types"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io.FU_input.bits.decoded_instruction.instructionType",
    "enumTypeName":"ChaosCore.InstructionType"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU._io_FU_output_bits_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU._io_FU_output_bits_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io_FU_output_bits_memory_type_REG",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.AGU.io_FU_output_bits_access_width_REG",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ.io.FTQ.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ.io.predictions.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.FTQ.io.FU_outputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.FTQ.io.FU_outputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_2.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_3.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_4.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_5.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_6.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_7.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_8.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_9.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_10.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_11.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_12.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_13.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_14.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_15.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_16",
    "typeName":"ChaosCore._br_type",
    "fields":[
      [
        "br_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.FTQ.FTQ",
    "typeName":"ChaosCore._br_type",
    "fields":[
      [
        "br_type"
      ]
    ]
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FTQ>dq"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_WIRE_17.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_0_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_0_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_1_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_1_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_2_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_2_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_3_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_3_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_4_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_4_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_5_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_5_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_6_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_6_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_7_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_7_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_8_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_8_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_9_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_9_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_10_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_10_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_11_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_11_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_12_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_12_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_13_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_13_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_14_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_14_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_15_WIRE.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.FTQ._FTQ_15_WIRE_1.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FTQ>front_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|FTQ>back_index"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.ROB.io.ROB_output.ROB_entries",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.ROB.io.FU_outputs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "bits",
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.ROB.io.FU_outputs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "bits",
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.ROB.io.ROB_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.ROB.io.ROB_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.ROB.io.ROB_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.RS_types",
    "fields":[
      [
        "RS_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.ROB.io.ROB_packet.bits.decoded_instruction",
    "typeName":"ChaosCore.InstructionType",
    "fields":[
      [
        "instructionType"
      ]
    ]
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.PC_file_exec_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.PC_file_exec_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD_valid[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD_valid[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD_valid[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD_valid[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RD[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.NEXT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.TOS"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.GHR"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.expected_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.is_misprediction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.T_NT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.commit.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.complete[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.complete[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.complete[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.complete[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[0].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[0].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[0].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[0].is_branch"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[0].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[1].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[1].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[1].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[1].is_branch"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[1].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[2].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[2].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[2].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[2].is_branch"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[2].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[3].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[3].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[3].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[3].is_branch"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_entries[3].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_output.row_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[0].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[1].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[2].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.fetch_packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.wr_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.unsigned"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.branch_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.target_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.branch_taken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.RD_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].bits.RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.FU_outputs[3].valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.free_list_front_pointer"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.RAT_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.valid_bits[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.valid_bits[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.valid_bits[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.valid_bits[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[0].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[1].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[2].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].IS_IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].MULTIPLY"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].SUBTRACT"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].needs_CSRs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].needs_branch_unit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].needs_ALU"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].RS_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].portID"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].instructionType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].FTQ_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].ROB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].packet_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].FUNCT3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].IMM"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].RS2_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].RS2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].RS1_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].RS1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].RD_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].RD"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].ready_bits.RS2_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.decoded_instruction[3].ready_bits.RS1_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.bits.fetch_PC"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.ROB_packet.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>io.flush"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem.io.readDataB.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem.io.writeDataA.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem.MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem.io_readDataB_MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_1.io.readDataB.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_1.io.writeDataA.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_1.MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_1.io_readDataB_MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_2.io.readDataB.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_2.io.writeDataA.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_2.MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_2.io_readDataB_MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_3.io.readDataB.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_3.io.writeDataA.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_3.MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB_entry_mem_3.io_readDataB_MPORT.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB.ROB_entry_data.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB.ROB_entry_data_1.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB.ROB_entry_data_2.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.ROB.ROB_entry_data_3.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ROB>shared_memory_update_notif"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.BRU.io.commit.bits.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"ChaosCore.BRU.io.ROB_output.ROB_entries",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ChaosCore.BRU.io.FTQ.br_type",
    "enumTypeName":"ChaosCore._br_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>all_INT_RS_accepted"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>all_MEM_RS_accepted"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_MEMRS[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_MEMRS[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_MEMRS[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_MEMRS[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_INTRS[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_INTRS[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_INTRS[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChaosCore|ChaosCore>needs_INTRS[3]"
  }
]]
  module PHT_memory : @[src/main/scala/Frontend/BP/gshare.scala 39:7]
    input clock : Clock @[src/main/scala/Frontend/BP/gshare.scala 39:7]
    input reset : Reset @[src/main/scala/Frontend/BP/gshare.scala 39:7]
    output io : { flip addrA : UInt<16>, readDataA : UInt<16>, flip addrB : UInt<16>, readDataB : UInt<16>, flip addrC : UInt<16>, flip writeDataC : UInt<2>, flip writeEnableC : UInt<1>} @[src/main/scala/Frontend/BP/gshare.scala 43:14]

    smem mem : UInt<2> [65536] @[src/main/scala/Frontend/BP/gshare.scala 59:24]
    wire _io_readDataA_WIRE : UInt<16> @[src/main/scala/Frontend/BP/gshare.scala 61:27]
    invalidate _io_readDataA_WIRE @[src/main/scala/Frontend/BP/gshare.scala 61:27]
    when UInt<1>(0h1) : @[src/main/scala/Frontend/BP/gshare.scala 61:27]
      connect _io_readDataA_WIRE, io.addrA @[src/main/scala/Frontend/BP/gshare.scala 61:27]
      read mport io_readDataA_MPORT = mem[_io_readDataA_WIRE], clock @[src/main/scala/Frontend/BP/gshare.scala 61:27]
    connect io.readDataA, io_readDataA_MPORT @[src/main/scala/Frontend/BP/gshare.scala 61:16]
    wire _io_readDataB_WIRE : UInt<16> @[src/main/scala/Frontend/BP/gshare.scala 62:27]
    invalidate _io_readDataB_WIRE @[src/main/scala/Frontend/BP/gshare.scala 62:27]
    when UInt<1>(0h1) : @[src/main/scala/Frontend/BP/gshare.scala 62:27]
      connect _io_readDataB_WIRE, io.addrB @[src/main/scala/Frontend/BP/gshare.scala 62:27]
      read mport io_readDataB_MPORT = mem[_io_readDataB_WIRE], clock @[src/main/scala/Frontend/BP/gshare.scala 62:27]
    connect io.readDataB, io_readDataB_MPORT @[src/main/scala/Frontend/BP/gshare.scala 62:16]
    when io.writeEnableC : @[src/main/scala/Frontend/BP/gshare.scala 65:25]
      write mport MPORT = mem[io.addrC], clock @[src/main/scala/Frontend/BP/gshare.scala 66:14]
      connect MPORT, io.writeDataC @[src/main/scala/Frontend/BP/gshare.scala 66:14]


  module gshare : @[src/main/scala/Frontend/BP/gshare.scala 70:7]
    input clock : Clock @[src/main/scala/Frontend/BP/gshare.scala 70:7]
    input reset : Reset @[src/main/scala/Frontend/BP/gshare.scala 70:7]
    output io : { flip predict_GHR : UInt<16>, flip predict_PC : UInt<32>, flip predict_valid : UInt<1>, T_NT : UInt<1>, valid : UInt<1>, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}} @[src/main/scala/Frontend/BP/gshare.scala 74:16]

    wire prediction_state : UInt<2> @[src/main/scala/Frontend/BP/gshare.scala 100:43]
    wire commit_state : UInt<2> @[src/main/scala/Frontend/BP/gshare.scala 101:43]
    wire commit_state_updated : UInt<2> @[src/main/scala/Frontend/BP/gshare.scala 102:43]
    wire hashed_predict_addr : UInt<16> @[src/main/scala/Frontend/BP/gshare.scala 104:43]
    wire hashed_commit_addr : UInt<16> @[src/main/scala/Frontend/BP/gshare.scala 105:43]
    inst PHT of PHT_memory @[src/main/scala/Frontend/BP/gshare.scala 107:21]
    connect PHT.clock, clock
    connect PHT.reset, reset
    node _hashed_predict_addr_T = bits(io.predict_PC, 15, 0) @[src/main/scala/Frontend/BP/gshare.scala 110:41]
    node _hashed_predict_addr_T_1 = xor(_hashed_predict_addr_T, io.predict_GHR) @[src/main/scala/Frontend/BP/gshare.scala 110:57]
    connect hashed_predict_addr, _hashed_predict_addr_T_1 @[src/main/scala/Frontend/BP/gshare.scala 110:25]
    node _hashed_commit_addr_T = bits(io.commit.bits.fetch_PC, 15, 0) @[src/main/scala/Frontend/BP/gshare.scala 111:51]
    node _hashed_commit_addr_T_1 = xor(_hashed_commit_addr_T, io.commit.bits.GHR) @[src/main/scala/Frontend/BP/gshare.scala 111:67]
    connect hashed_commit_addr, _hashed_commit_addr_T_1 @[src/main/scala/Frontend/BP/gshare.scala 111:25]
    connect PHT.io.addrA, hashed_predict_addr @[src/main/scala/Frontend/BP/gshare.scala 117:25]
    connect prediction_state, PHT.io.readDataA @[src/main/scala/Frontend/BP/gshare.scala 118:25]
    node _io_T_NT_T = bits(prediction_state, 1, 1) @[src/main/scala/Frontend/BP/gshare.scala 120:36]
    connect io.T_NT, _io_T_NT_T @[src/main/scala/Frontend/BP/gshare.scala 120:17]
    reg io_valid_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/gshare.scala 121:27]
    connect io_valid_REG, io.predict_valid @[src/main/scala/Frontend/BP/gshare.scala 121:27]
    connect io.valid, io_valid_REG @[src/main/scala/Frontend/BP/gshare.scala 121:17]
    connect PHT.io.addrB, hashed_commit_addr @[src/main/scala/Frontend/BP/gshare.scala 124:18]
    connect commit_state, PHT.io.readDataB @[src/main/scala/Frontend/BP/gshare.scala 125:18]
    reg PHT_io_addrC_REG : UInt, clock @[src/main/scala/Frontend/BP/gshare.scala 128:35]
    connect PHT_io_addrC_REG, hashed_commit_addr @[src/main/scala/Frontend/BP/gshare.scala 128:35]
    connect PHT.io.addrC, PHT_io_addrC_REG @[src/main/scala/Frontend/BP/gshare.scala 128:25]
    connect PHT.io.writeDataC, commit_state_updated @[src/main/scala/Frontend/BP/gshare.scala 129:25]
    reg PHT_io_writeEnableC_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/gshare.scala 130:35]
    connect PHT_io_writeEnableC_REG, io.commit.valid @[src/main/scala/Frontend/BP/gshare.scala 130:35]
    connect PHT.io.writeEnableC, PHT_io_writeEnableC_REG @[src/main/scala/Frontend/BP/gshare.scala 130:25]
    reg REG : UInt<1>, clock @[src/main/scala/Frontend/BP/gshare.scala 136:17]
    connect REG, io.commit.bits.T_NT @[src/main/scala/Frontend/BP/gshare.scala 136:17]
    node _T = eq(REG, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/gshare.scala 136:39]
    when _T : @[src/main/scala/Frontend/BP/gshare.scala 136:47]
      node _T_1 = lt(commit_state, UInt<2>(0h3)) @[src/main/scala/Frontend/BP/gshare.scala 137:27]
      when _T_1 : @[src/main/scala/Frontend/BP/gshare.scala 137:33]
        node _commit_state_updated_T = add(commit_state, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/gshare.scala 138:50]
        node _commit_state_updated_T_1 = tail(_commit_state_updated_T, 1) @[src/main/scala/Frontend/BP/gshare.scala 138:50]
        connect commit_state_updated, _commit_state_updated_T_1 @[src/main/scala/Frontend/BP/gshare.scala 138:34]
      else :
        connect commit_state_updated, commit_state @[src/main/scala/Frontend/BP/gshare.scala 140:34]
    else :
      node _T_2 = gt(commit_state, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/gshare.scala 143:27]
      when _T_2 : @[src/main/scala/Frontend/BP/gshare.scala 143:33]
        node _commit_state_updated_T_2 = sub(commit_state, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/gshare.scala 144:50]
        node _commit_state_updated_T_3 = tail(_commit_state_updated_T_2, 1) @[src/main/scala/Frontend/BP/gshare.scala 144:50]
        connect commit_state_updated, _commit_state_updated_T_3 @[src/main/scala/Frontend/BP/gshare.scala 144:34]
      else :
        connect commit_state_updated, commit_state @[src/main/scala/Frontend/BP/gshare.scala 146:34]


  module hash_BTB_mem : @[src/main/scala/Frontend/BP/hash_BTB.scala 41:7]
    input clock : Clock @[src/main/scala/Frontend/BP/hash_BTB.scala 41:7]
    input reset : Reset @[src/main/scala/Frontend/BP/hash_BTB.scala 41:7]
    output io : { flip enable : UInt<1>, flip rd_addr : UInt<12>, data_out : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>}, flip wr_addr : UInt<12>, flip wr_en : UInt<1>, flip data_in : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>}} @[src/main/scala/Frontend/BP/hash_BTB.scala 42:14]

    smem mem : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>} [4096] @[src/main/scala/Frontend/BP/hash_BTB.scala 55:24]
    invalidate io.data_out.BTB_fetch_packet_index @[src/main/scala/Frontend/BP/hash_BTB.scala 56:15]
    invalidate io.data_out.BTB_br_type @[src/main/scala/Frontend/BP/hash_BTB.scala 56:15]
    invalidate io.data_out.BTB_target @[src/main/scala/Frontend/BP/hash_BTB.scala 56:15]
    invalidate io.data_out.BTB_tag @[src/main/scala/Frontend/BP/hash_BTB.scala 56:15]
    invalidate io.data_out.BTB_valid @[src/main/scala/Frontend/BP/hash_BTB.scala 56:15]
    regreset hazard_reg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 62:27]
    wire _din_buff_WIRE : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>} @[src/main/scala/Frontend/BP/hash_BTB.scala 63:43]
    connect _din_buff_WIRE.BTB_fetch_packet_index, UInt<2>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 63:43]
    connect _din_buff_WIRE.BTB_br_type, UInt<1>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 63:43]
    connect _din_buff_WIRE.BTB_target, UInt<32>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 63:43]
    connect _din_buff_WIRE.BTB_tag, UInt<18>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 63:43]
    connect _din_buff_WIRE.BTB_valid, UInt<1>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 63:43]
    regreset din_buff : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>}, clock, reset, _din_buff_WIRE @[src/main/scala/Frontend/BP/hash_BTB.scala 63:25]
    node _hazard_reg_T = eq(io.rd_addr, io.wr_addr) @[src/main/scala/Frontend/BP/hash_BTB.scala 65:29]
    node _hazard_reg_T_1 = and(_hazard_reg_T, io.wr_en) @[src/main/scala/Frontend/BP/hash_BTB.scala 65:45]
    connect hazard_reg, _hazard_reg_T_1 @[src/main/scala/Frontend/BP/hash_BTB.scala 65:14]
    connect din_buff, io.data_in @[src/main/scala/Frontend/BP/hash_BTB.scala 66:12]
    wire data_out : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>} @[src/main/scala/Frontend/BP/hash_BTB.scala 72:22]
    wire _data_out_WIRE : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>} @[src/main/scala/Frontend/BP/hash_BTB.scala 73:27]
    connect _data_out_WIRE.BTB_fetch_packet_index, UInt<2>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 73:27]
    connect _data_out_WIRE.BTB_br_type, UInt<1>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 73:27]
    connect _data_out_WIRE.BTB_target, UInt<32>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 73:27]
    connect _data_out_WIRE.BTB_tag, UInt<18>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 73:27]
    connect _data_out_WIRE.BTB_valid, UInt<1>(0h0) @[src/main/scala/Frontend/BP/hash_BTB.scala 73:27]
    connect data_out, _data_out_WIRE @[src/main/scala/Frontend/BP/hash_BTB.scala 73:12]
    when io.enable : @[src/main/scala/Frontend/BP/hash_BTB.scala 75:19]
      when io.wr_en : @[src/main/scala/Frontend/BP/hash_BTB.scala 76:20]
        write mport MPORT = mem[io.wr_addr], clock @[src/main/scala/Frontend/BP/hash_BTB.scala 77:16]
        connect MPORT, io.data_in @[src/main/scala/Frontend/BP/hash_BTB.scala 77:16]
      wire _data_out_WIRE_1 : UInt<12> @[src/main/scala/Frontend/BP/hash_BTB.scala 80:25]
      invalidate _data_out_WIRE_1 @[src/main/scala/Frontend/BP/hash_BTB.scala 80:25]
      when io.enable : @[src/main/scala/Frontend/BP/hash_BTB.scala 80:25]
        connect _data_out_WIRE_1, io.rd_addr @[src/main/scala/Frontend/BP/hash_BTB.scala 80:25]
        read mport data_out_MPORT = mem[_data_out_WIRE_1], clock @[src/main/scala/Frontend/BP/hash_BTB.scala 80:25]
      connect data_out, data_out_MPORT @[src/main/scala/Frontend/BP/hash_BTB.scala 80:14]
    node _io_data_out_T = mux(hazard_reg, din_buff, data_out) @[src/main/scala/Frontend/BP/hash_BTB.scala 83:23]
    connect io.data_out, _io_data_out_T @[src/main/scala/Frontend/BP/hash_BTB.scala 83:17]

  module hash_BTB : @[src/main/scala/Frontend/BP/hash_BTB.scala 88:7]
    input clock : Clock @[src/main/scala/Frontend/BP/hash_BTB.scala 88:7]
    input reset : Reset @[src/main/scala/Frontend/BP/hash_BTB.scala 88:7]
    output io : { flip predict_PC : UInt<32>, flip predict_valid : UInt<1>, BTB_hit : UInt<1>, BTB_output : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}} @[src/main/scala/Frontend/BP/hash_BTB.scala 92:16]

    node commit_input_tag = shr(io.commit.bits.fetch_PC, 16) @[src/main/scala/utils.scala 112:15]
    node predict_input_tag = shr(io.predict_PC, 16) @[src/main/scala/utils.scala 112:15]
    inst BTB_memory of hash_BTB_mem @[src/main/scala/Frontend/BP/hash_BTB.scala 113:28]
    connect BTB_memory.clock, clock
    connect BTB_memory.reset, reset
    node prediction_BTB_address = shr(io.predict_PC, 4) @[src/main/scala/Frontend/BP/hash_BTB.scala 115:50]
    node commit_BTB_address = shr(io.commit.bits.fetch_PC, 4) @[src/main/scala/Frontend/BP/hash_BTB.scala 116:60]
    connect BTB_memory.io.enable, UInt<1>(0h1) @[src/main/scala/Frontend/BP/hash_BTB.scala 118:29]
    connect BTB_memory.io.rd_addr, prediction_BTB_address @[src/main/scala/Frontend/BP/hash_BTB.scala 119:29]
    connect BTB_memory.io.wr_addr, commit_BTB_address @[src/main/scala/Frontend/BP/hash_BTB.scala 120:29]
    connect BTB_memory.io.wr_en, io.commit.valid @[src/main/scala/Frontend/BP/hash_BTB.scala 121:29]
    wire commit_BTB_entry : { BTB_valid : UInt<1>, BTB_tag : UInt<18>, BTB_target : UInt<32>, BTB_br_type : UInt<3>, BTB_fetch_packet_index : UInt<2>} @[src/main/scala/Frontend/BP/hash_BTB.scala 124:32]
    connect commit_BTB_entry.BTB_valid, UInt<1>(0h1) @[src/main/scala/Frontend/BP/hash_BTB.scala 127:49]
    connect commit_BTB_entry.BTB_tag, commit_input_tag @[src/main/scala/Frontend/BP/hash_BTB.scala 128:49]
    connect commit_BTB_entry.BTB_target, io.commit.bits.expected_PC @[src/main/scala/Frontend/BP/hash_BTB.scala 129:49]
    connect commit_BTB_entry.BTB_br_type, io.commit.bits.br_type @[src/main/scala/Frontend/BP/hash_BTB.scala 130:49]
    connect commit_BTB_entry.BTB_fetch_packet_index, io.commit.bits.fetch_packet_index @[src/main/scala/Frontend/BP/hash_BTB.scala 131:49]
    connect BTB_memory.io.data_in.BTB_fetch_packet_index, commit_BTB_entry.BTB_fetch_packet_index @[src/main/scala/Frontend/BP/hash_BTB.scala 133:27]
    connect BTB_memory.io.data_in.BTB_br_type, commit_BTB_entry.BTB_br_type @[src/main/scala/Frontend/BP/hash_BTB.scala 133:27]
    connect BTB_memory.io.data_in.BTB_target, commit_BTB_entry.BTB_target @[src/main/scala/Frontend/BP/hash_BTB.scala 133:27]
    connect BTB_memory.io.data_in.BTB_tag, commit_BTB_entry.BTB_tag @[src/main/scala/Frontend/BP/hash_BTB.scala 133:27]
    connect BTB_memory.io.data_in.BTB_valid, commit_BTB_entry.BTB_valid @[src/main/scala/Frontend/BP/hash_BTB.scala 133:27]
    wire access_fetch_packet_index_decomposed_icache_address : { tag : UInt<21>, set : UInt<6>, fetch_packet : UInt<1>, instruction_offset : UInt<3>} @[src/main/scala/utils.scala 192:43]
    node _access_fetch_packet_index_decomposed_icache_address_tag_T = bits(io.predict_PC, 31, 11) @[src/main/scala/utils.scala 194:63]
    connect access_fetch_packet_index_decomposed_icache_address.tag, _access_fetch_packet_index_decomposed_icache_address_tag_T @[src/main/scala/utils.scala 194:53]
    node _access_fetch_packet_index_decomposed_icache_address_set_T = bits(io.predict_PC, 10, 5) @[src/main/scala/utils.scala 195:63]
    connect access_fetch_packet_index_decomposed_icache_address.set, _access_fetch_packet_index_decomposed_icache_address_set_T @[src/main/scala/utils.scala 195:53]
    node _access_fetch_packet_index_decomposed_icache_address_fetch_packet_T = bits(io.predict_PC, 4, 4) @[src/main/scala/utils.scala 196:63]
    connect access_fetch_packet_index_decomposed_icache_address.fetch_packet, _access_fetch_packet_index_decomposed_icache_address_fetch_packet_T @[src/main/scala/utils.scala 196:53]
    node _access_fetch_packet_index_decomposed_icache_address_instruction_offset_T = bits(io.predict_PC, 4, 2) @[src/main/scala/utils.scala 197:63]
    connect access_fetch_packet_index_decomposed_icache_address.instruction_offset, _access_fetch_packet_index_decomposed_icache_address_instruction_offset_T @[src/main/scala/utils.scala 197:53]
    reg access_fetch_packet_index : UInt, clock @[src/main/scala/Frontend/BP/hash_BTB.scala 143:44]
    connect access_fetch_packet_index, access_fetch_packet_index_decomposed_icache_address.instruction_offset @[src/main/scala/Frontend/BP/hash_BTB.scala 143:44]
    reg io_BTB_hit_REG : UInt, clock @[src/main/scala/Frontend/BP/hash_BTB.scala 145:32]
    connect io_BTB_hit_REG, predict_input_tag @[src/main/scala/Frontend/BP/hash_BTB.scala 145:32]
    node _io_BTB_hit_T = eq(io_BTB_hit_REG, BTB_memory.io.data_out.BTB_tag) @[src/main/scala/Frontend/BP/hash_BTB.scala 145:52]
    node _io_BTB_hit_T_1 = and(_io_BTB_hit_T, BTB_memory.io.data_out.BTB_valid) @[src/main/scala/Frontend/BP/hash_BTB.scala 145:72]
    node _io_BTB_hit_T_2 = geq(BTB_memory.io.data_out.BTB_fetch_packet_index, access_fetch_packet_index) @[src/main/scala/Frontend/BP/hash_BTB.scala 145:133]
    node _io_BTB_hit_T_3 = and(_io_BTB_hit_T_1, _io_BTB_hit_T_2) @[src/main/scala/Frontend/BP/hash_BTB.scala 145:99]
    connect io.BTB_hit, _io_BTB_hit_T_3 @[src/main/scala/Frontend/BP/hash_BTB.scala 145:21]
    connect io.BTB_output, BTB_memory.io.data_out @[src/main/scala/Frontend/BP/hash_BTB.scala 146:19]
    reg io_BTB_output_BTB_valid_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/hash_BTB.scala 147:39]
    connect io_BTB_output_BTB_valid_REG, io.predict_valid @[src/main/scala/Frontend/BP/hash_BTB.scala 147:39]
    connect io.BTB_output.BTB_valid, io_BTB_output_BTB_valid_REG @[src/main/scala/Frontend/BP/hash_BTB.scala 147:29]

  module SDPReadWriteSmem : @[src/main/scala/memories/memories.scala 83:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 83:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 83:7]
    output io : { flip enable : UInt<1>, flip rd_addr : UInt<7>, data_out : UInt<39>, flip wr_addr : UInt<7>, flip wr_en : UInt<1>, flip data_in : UInt<39>} @[src/main/scala/memories/memories.scala 84:14]

    smem mem : UInt<39> [128] @[src/main/scala/memories/memories.scala 97:24]
    invalidate io.data_out @[src/main/scala/memories/memories.scala 98:15]
    regreset hazard_reg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/memories/memories.scala 104:27]
    regreset din_buff : UInt<39>, clock, reset, UInt<1>(0h0) @[src/main/scala/memories/memories.scala 105:25]
    node _hazard_reg_T = eq(io.rd_addr, io.wr_addr) @[src/main/scala/memories/memories.scala 107:29]
    node _hazard_reg_T_1 = and(_hazard_reg_T, io.wr_en) @[src/main/scala/memories/memories.scala 107:45]
    connect hazard_reg, _hazard_reg_T_1 @[src/main/scala/memories/memories.scala 107:14]
    connect din_buff, io.data_in @[src/main/scala/memories/memories.scala 108:12]
    wire data_out : UInt<39> @[src/main/scala/memories/memories.scala 114:22]
    connect data_out, UInt<1>(0h0) @[src/main/scala/memories/memories.scala 115:12]
    when io.enable : @[src/main/scala/memories/memories.scala 117:19]
      when io.wr_en : @[src/main/scala/memories/memories.scala 118:20]
        write mport MPORT = mem[io.wr_addr], clock @[src/main/scala/memories/memories.scala 119:16]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 119:16]
      wire _data_out_WIRE : UInt<7> @[src/main/scala/memories/memories.scala 122:25]
      invalidate _data_out_WIRE @[src/main/scala/memories/memories.scala 122:25]
      when io.enable : @[src/main/scala/memories/memories.scala 122:25]
        connect _data_out_WIRE, io.rd_addr @[src/main/scala/memories/memories.scala 122:25]
        read mport data_out_MPORT = mem[_data_out_WIRE], clock @[src/main/scala/memories/memories.scala 122:25]
      connect data_out, data_out_MPORT @[src/main/scala/memories/memories.scala 122:14]
    node _io_data_out_T = mux(hazard_reg, din_buff, data_out) @[src/main/scala/memories/memories.scala 125:23]
    connect io.data_out, _io_data_out_T @[src/main/scala/memories/memories.scala 125:17]

  module RAS : @[src/main/scala/Frontend/BP/RAS.scala 40:7]
    input clock : Clock @[src/main/scala/Frontend/BP/RAS.scala 40:7]
    input reset : Reset @[src/main/scala/Frontend/BP/RAS.scala 40:7]
    output io : { flip wr_addr : UInt<32>, flip wr_valid : UInt<1>, flip rd_valid : UInt<1>, flip revert_NEXT : UInt<7>, flip revert_TOS : UInt<7>, flip revert_valid : UInt<1>, ret_addr : UInt<32>, NEXT : UInt<7>, TOS : UInt<7>} @[src/main/scala/Frontend/BP/RAS.scala 49:16]

    regreset NEXT : UInt<7>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/RAS.scala 83:26]
    regreset TOS : UInt<7>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/RAS.scala 84:26]
    wire NOS : UInt<7> @[src/main/scala/Frontend/BP/RAS.scala 85:23]
    inst RAS_memory of SDPReadWriteSmem @[src/main/scala/Frontend/BP/RAS.scala 87:28]
    connect RAS_memory.clock, clock
    connect RAS_memory.reset, reset
    node _T = eq(io.revert_valid, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/RAS.scala 90:26]
    when _T : @[src/main/scala/Frontend/BP/RAS.scala 90:34]
      connect TOS, io.revert_TOS @[src/main/scala/Frontend/BP/RAS.scala 91:13]
    else :
      node _T_1 = eq(io.wr_valid, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/RAS.scala 92:28]
      when _T_1 : @[src/main/scala/Frontend/BP/RAS.scala 92:36]
        connect TOS, NEXT @[src/main/scala/Frontend/BP/RAS.scala 93:13]
      else :
        when io.rd_valid : @[src/main/scala/Frontend/BP/RAS.scala 94:28]
          connect TOS, NOS @[src/main/scala/Frontend/BP/RAS.scala 95:13]
        else :
          connect TOS, TOS @[src/main/scala/Frontend/BP/RAS.scala 97:13]
    connect RAS_memory.io.enable, UInt<1>(0h1) @[src/main/scala/Frontend/BP/RAS.scala 103:26]
    when io.wr_valid : @[src/main/scala/Frontend/BP/RAS.scala 106:22]
      connect RAS_memory.io.rd_addr, NEXT @[src/main/scala/Frontend/BP/RAS.scala 107:31]
    else :
      when io.rd_valid : @[src/main/scala/Frontend/BP/RAS.scala 108:28]
        connect RAS_memory.io.rd_addr, NOS @[src/main/scala/Frontend/BP/RAS.scala 109:31]
      else :
        when io.revert_valid : @[src/main/scala/Frontend/BP/RAS.scala 110:32]
          connect RAS_memory.io.rd_addr, io.revert_TOS @[src/main/scala/Frontend/BP/RAS.scala 111:31]
        else :
          connect RAS_memory.io.rd_addr, TOS @[src/main/scala/Frontend/BP/RAS.scala 113:31]
    node _io_ret_addr_T = bits(RAS_memory.io.data_out, 31, 0) @[src/main/scala/Frontend/BP/RAS.scala 116:42]
    connect io.ret_addr, _io_ret_addr_T @[src/main/scala/Frontend/BP/RAS.scala 116:17]
    connect RAS_memory.io.wr_addr, NEXT @[src/main/scala/Frontend/BP/RAS.scala 119:27]
    node _RAS_memory_io_data_in_T = cat(TOS, io.wr_addr) @[src/main/scala/Frontend/BP/RAS.scala 120:33]
    connect RAS_memory.io.data_in, _RAS_memory_io_data_in_T @[src/main/scala/Frontend/BP/RAS.scala 120:27]
    connect RAS_memory.io.wr_en, io.wr_valid @[src/main/scala/Frontend/BP/RAS.scala 121:27]
    node _NOS_T = bits(RAS_memory.io.data_out, 38, 32) @[src/main/scala/Frontend/BP/RAS.scala 124:34]
    connect NOS, _NOS_T @[src/main/scala/Frontend/BP/RAS.scala 124:9]
    connect io.NEXT, NEXT @[src/main/scala/Frontend/BP/RAS.scala 126:13]
    connect io.TOS, TOS @[src/main/scala/Frontend/BP/RAS.scala 127:12]
    node _T_2 = eq(io.revert_valid, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/RAS.scala 128:26]
    when _T_2 : @[src/main/scala/Frontend/BP/RAS.scala 128:34]
      connect NEXT, io.revert_NEXT @[src/main/scala/Frontend/BP/RAS.scala 129:14]
    else :
      node _T_3 = eq(io.wr_valid, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/RAS.scala 130:28]
      when _T_3 : @[src/main/scala/Frontend/BP/RAS.scala 130:36]
        node _NEXT_T = add(NEXT, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/RAS.scala 131:22]
        node _NEXT_T_1 = tail(_NEXT_T, 1) @[src/main/scala/Frontend/BP/RAS.scala 131:22]
        connect NEXT, _NEXT_T_1 @[src/main/scala/Frontend/BP/RAS.scala 131:14]
      else :
        connect NEXT, NEXT @[src/main/scala/Frontend/BP/RAS.scala 133:14]


  module Queue1_prediction : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, count : UInt<1>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module BP : @[src/main/scala/Frontend/BP/BP.scala 38:7]
    input clock : Clock @[src/main/scala/Frontend/BP/BP.scala 38:7]
    input reset : Reset @[src/main/scala/Frontend/BP/BP.scala 38:7]
    output io : { flip flush : UInt<1>, flip predict : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, flip RAS_update : { call_addr : UInt<32>, call : UInt<1>, ret : UInt<1>}, RAS_read : { NEXT : UInt<7>, TOS : UInt<7>, ret_addr : UInt<32>}, flip GHR : UInt<16>, prediction : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}} @[src/main/scala/Frontend/BP/BP.scala 40:16]

    wire prediction : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}} @[src/main/scala/Frontend/BP/BP.scala 66:26]
    inst gshare of gshare @[src/main/scala/Frontend/BP/BP.scala 71:29]
    connect gshare.clock, clock
    connect gshare.reset, reset
    inst BTB of hash_BTB @[src/main/scala/Frontend/BP/BP.scala 72:29]
    connect BTB.clock, clock
    connect BTB.reset, reset
    inst RAS of RAS @[src/main/scala/Frontend/BP/BP.scala 73:29]
    connect RAS.clock, clock
    connect RAS.reset, reset
    wire misprediction : UInt<1> @[src/main/scala/Frontend/BP/BP.scala 78:35]
    connect misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/BP/BP.scala 78:83]
    wire misprediction_TOS : UInt<7> @[src/main/scala/Frontend/BP/BP.scala 80:35]
    connect misprediction_TOS, UInt<1>(0h0) @[src/main/scala/Frontend/BP/BP.scala 80:87]
    wire misprediction_NEXT : UInt<7> @[src/main/scala/Frontend/BP/BP.scala 81:35]
    connect misprediction_NEXT, UInt<1>(0h0) @[src/main/scala/Frontend/BP/BP.scala 81:88]
    connect misprediction, io.commit.bits.is_misprediction @[src/main/scala/Frontend/BP/BP.scala 83:25]
    connect misprediction_TOS, io.commit.bits.TOS @[src/main/scala/Frontend/BP/BP.scala 85:25]
    connect misprediction_NEXT, io.commit.bits.NEXT @[src/main/scala/Frontend/BP/BP.scala 86:25]
    wire update_BTB : UInt<1> @[src/main/scala/Frontend/BP/BP.scala 96:26]
    wire update_PHT : UInt<1> @[src/main/scala/Frontend/BP/BP.scala 97:26]
    wire update_RAS : UInt<1> @[src/main/scala/Frontend/BP/BP.scala 98:26]
    node _update_BTB_T = and(io.commit.bits.T_NT, io.commit.valid) @[src/main/scala/Frontend/BP/BP.scala 102:39]
    connect update_BTB, _update_BTB_T @[src/main/scala/Frontend/BP/BP.scala 102:16]
    node _update_PHT_T = neq(io.commit.bits.br_type, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/BP.scala 103:43]
    node _update_PHT_T_1 = and(_update_PHT_T, io.commit.valid) @[src/main/scala/Frontend/BP/BP.scala 103:62]
    connect update_PHT, _update_PHT_T_1 @[src/main/scala/Frontend/BP/BP.scala 103:16]
    node _update_RAS_T = eq(misprediction, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/BP.scala 104:19]
    connect update_RAS, _update_RAS_T @[src/main/scala/Frontend/BP/BP.scala 104:16]
    connect gshare.io.predict_GHR, io.GHR @[src/main/scala/Frontend/BP/BP.scala 111:41]
    connect gshare.io.predict_PC, io.predict.bits.addr @[src/main/scala/Frontend/BP/BP.scala 112:41]
    connect gshare.io.predict_valid, io.predict.valid @[src/main/scala/Frontend/BP/BP.scala 113:41]
    connect gshare.io.commit, io.commit @[src/main/scala/Frontend/BP/BP.scala 116:37]
    connect gshare.io.commit.valid, update_PHT @[src/main/scala/Frontend/BP/BP.scala 117:37]
    connect BTB.io.predict_PC, io.predict.bits.addr @[src/main/scala/Frontend/BP/BP.scala 124:45]
    connect BTB.io.predict_valid, io.predict.valid @[src/main/scala/Frontend/BP/BP.scala 125:45]
    connect BTB.io.commit, io.commit @[src/main/scala/Frontend/BP/BP.scala 129:29]
    connect BTB.io.commit.valid, update_BTB @[src/main/scala/Frontend/BP/BP.scala 131:29]
    connect RAS.io.revert_NEXT, misprediction_NEXT @[src/main/scala/Frontend/BP/BP.scala 137:25]
    connect RAS.io.revert_TOS, misprediction_TOS @[src/main/scala/Frontend/BP/BP.scala 138:25]
    connect RAS.io.revert_valid, misprediction @[src/main/scala/Frontend/BP/BP.scala 139:25]
    connect RAS.io.wr_addr, io.RAS_update.call_addr @[src/main/scala/Frontend/BP/BP.scala 142:25]
    node _RAS_io_wr_valid_T = and(io.RAS_update.call, update_RAS) @[src/main/scala/Frontend/BP/BP.scala 143:47]
    connect RAS.io.wr_valid, _RAS_io_wr_valid_T @[src/main/scala/Frontend/BP/BP.scala 143:25]
    node _RAS_io_rd_valid_T = and(io.RAS_update.ret, update_RAS) @[src/main/scala/Frontend/BP/BP.scala 144:47]
    connect RAS.io.rd_valid, _RAS_io_rd_valid_T @[src/main/scala/Frontend/BP/BP.scala 144:25]
    connect io.RAS_read.ret_addr, RAS.io.ret_addr @[src/main/scala/Frontend/BP/BP.scala 149:26]
    connect io.RAS_read.NEXT, RAS.io.NEXT @[src/main/scala/Frontend/BP/BP.scala 150:26]
    connect io.RAS_read.TOS, RAS.io.TOS @[src/main/scala/Frontend/BP/BP.scala 151:26]
    connect prediction.bits.target, BTB.io.BTB_output.BTB_target @[src/main/scala/Frontend/BP/BP.scala 156:31]
    connect prediction.bits.br_type, BTB.io.BTB_output.BTB_br_type @[src/main/scala/Frontend/BP/BP.scala 157:31]
    connect prediction.bits.hit, BTB.io.BTB_hit @[src/main/scala/Frontend/BP/BP.scala 158:31]
    connect prediction.bits.GHR, io.GHR @[src/main/scala/Frontend/BP/BP.scala 159:31]
    connect prediction.bits.T_NT, gshare.io.T_NT @[src/main/scala/Frontend/BP/BP.scala 160:31]
    connect prediction.ready, io.prediction.ready @[src/main/scala/Frontend/BP/BP.scala 162:29]
    node _prediction_valid_T = and(BTB.io.BTB_output.BTB_valid, gshare.io.valid) @[src/main/scala/Frontend/BP/BP.scala 163:60]
    connect prediction.valid, _prediction_valid_T @[src/main/scala/Frontend/BP/BP.scala 163:29]
    connect io.prediction, prediction @[src/main/scala/Frontend/BP/BP.scala 165:16]
    inst prediction_skid_buffer of Queue1_prediction @[src/main/scala/Frontend/BP/BP.scala 171:45]
    connect prediction_skid_buffer.clock, clock
    connect prediction_skid_buffer.reset, reset
    connect prediction_skid_buffer.io.enq, prediction @[src/main/scala/Frontend/BP/BP.scala 173:52]
    connect io.prediction.bits, prediction_skid_buffer.io.deq.bits @[src/main/scala/Frontend/BP/BP.scala 174:52]
    connect io.prediction.valid, prediction_skid_buffer.io.deq.valid @[src/main/scala/Frontend/BP/BP.scala 174:52]
    connect prediction_skid_buffer.io.deq.ready, io.prediction.ready @[src/main/scala/Frontend/BP/BP.scala 174:52]
    connect prediction_skid_buffer.io.flush, io.flush @[src/main/scala/Frontend/BP/BP.scala 175:52]
    node _io_predict_ready_T = eq(misprediction, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/BP.scala 177:55]
    node _io_predict_ready_T_1 = and(io.prediction.ready, _io_predict_ready_T) @[src/main/scala/Frontend/BP/BP.scala 177:52]
    connect io.predict.ready, _io_predict_ready_T_1 @[src/main/scala/Frontend/BP/BP.scala 177:29]

  module Queue1_FTQ_entry : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue1_fetch_packet : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module predecoder : @[src/main/scala/Frontend/BP/predecoder.scala 40:7]
    input clock : Clock @[src/main/scala/Frontend/BP/predecoder.scala 40:7]
    input reset : Reset @[src/main/scala/Frontend/BP/predecoder.scala 40:7]
    output io : { flip flush : UInt<1>, revert : { valid : UInt<1>, bits : { PC : UInt<32>}}, flip prediction : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, flip fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, flip RAS_read : { NEXT : UInt<7>, TOS : UInt<7>, ret_addr : UInt<32>}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, predictions : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, final_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, GHR : UInt<16>, RAS_update : { call_addr : UInt<32>, call : UInt<1>, ret : UInt<1>}} @[src/main/scala/Frontend/BP/predecoder.scala 43:16]

    wire predictions : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}} @[src/main/scala/Frontend/BP/predecoder.scala 67:35]
    wire final_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}} @[src/main/scala/Frontend/BP/predecoder.scala 68:35]
    wire is_JAL : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 74:40]
    wire is_JALR : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 75:40]
    wire is_BRANCH : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 76:40]
    wire is_RET : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 77:40]
    wire is_CALL : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 78:40]
    connect is_JAL, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 80:32]
    connect is_JALR, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 81:32]
    connect is_BRANCH, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 82:32]
    connect is_RET, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 83:32]
    connect is_CALL, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 84:32]
    wire dominant_branch_index : UInt<2> @[src/main/scala/Frontend/BP/predecoder.scala 89:47]
    wire dominant_instruction : UInt<32> @[src/main/scala/Frontend/BP/predecoder.scala 90:47]
    wire is_control : UInt<1>[4] @[src/main/scala/Frontend/BP/predecoder.scala 91:47]
    wire T_NT : UInt<1>[4] @[src/main/scala/Frontend/BP/predecoder.scala 92:47]
    wire final_fetch_packet_valid_bits : UInt<1>[4] @[src/main/scala/Frontend/BP/predecoder.scala 93:47]
    node _dominant_branch_index_T = sub(UInt<3>(0h4), UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 95:43]
    node _dominant_branch_index_T_1 = tail(_dominant_branch_index_T, 1) @[src/main/scala/Frontend/BP/predecoder.scala 95:43]
    connect dominant_branch_index, _dominant_branch_index_T_1 @[src/main/scala/Frontend/BP/predecoder.scala 95:27]
    node opcode = bits(io.fetch_packet.bits.instructions[3].instruction, 6, 0) @[src/main/scala/Frontend/BP/predecoder.scala 99:54]
    node RS1 = bits(io.fetch_packet.bits.instructions[3].instruction, 19, 15) @[src/main/scala/Frontend/BP/predecoder.scala 100:54]
    node RS2 = bits(io.fetch_packet.bits.instructions[3].instruction, 24, 20) @[src/main/scala/Frontend/BP/predecoder.scala 101:54]
    node RD = bits(io.fetch_packet.bits.instructions[3].instruction, 11, 7) @[src/main/scala/Frontend/BP/predecoder.scala 102:54]
    node _is_BTB_taken_T = and(io.prediction.valid, io.prediction.bits.hit) @[src/main/scala/Frontend/BP/predecoder.scala 103:63]
    node _is_BTB_taken_T_1 = and(_is_BTB_taken_T, io.prediction.bits.T_NT) @[src/main/scala/Frontend/BP/predecoder.scala 103:89]
    node _is_BTB_taken_T_2 = and(_is_BTB_taken_T_1, io.fetch_packet.bits.valid_bits[3]) @[src/main/scala/Frontend/BP/predecoder.scala 103:116]
    node is_BTB_taken = and(_is_BTB_taken_T_2, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 103:154]
    node _T = bits(opcode, 6, 2) @[src/main/scala/Frontend/BP/predecoder.scala 105:70]
    wire _WIRE : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect _WIRE, _T @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    wire instruction_type : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect instruction_type, _WIRE @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_1 = eq(instruction_type, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_2 = eq(instruction_type, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_3 = eq(instruction_type, UInt<2>(0h2)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_4 = eq(instruction_type, UInt<2>(0h3)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_5 = eq(instruction_type, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_6 = eq(instruction_type, UInt<3>(0h5)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_7 = eq(instruction_type, UInt<3>(0h6)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_8 = eq(instruction_type, UInt<4>(0h8)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_9 = eq(instruction_type, UInt<4>(0h9)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_10 = eq(instruction_type, UInt<4>(0ha)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_11 = eq(instruction_type, UInt<4>(0hb)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_12 = eq(instruction_type, UInt<4>(0hc)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_13 = eq(instruction_type, UInt<4>(0hd)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_14 = eq(instruction_type, UInt<4>(0he)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_15 = eq(instruction_type, UInt<5>(0h10)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_16 = eq(instruction_type, UInt<5>(0h11)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_17 = eq(instruction_type, UInt<5>(0h12)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_18 = eq(instruction_type, UInt<5>(0h13)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_19 = eq(instruction_type, UInt<5>(0h14)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_20 = eq(instruction_type, UInt<5>(0h16)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_21 = eq(instruction_type, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_22 = eq(instruction_type, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_23 = eq(instruction_type, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_24 = eq(instruction_type, UInt<5>(0h1c)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_25 = eq(instruction_type, UInt<5>(0h1e)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_26 = or(_T_1, _T_2) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_27 = or(_T_26, _T_3) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_28 = or(_T_27, _T_4) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_29 = or(_T_28, _T_5) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_30 = or(_T_29, _T_6) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_31 = or(_T_30, _T_7) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_32 = or(_T_31, _T_8) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_33 = or(_T_32, _T_9) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_34 = or(_T_33, _T_10) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_35 = or(_T_34, _T_11) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_36 = or(_T_35, _T_12) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_37 = or(_T_36, _T_13) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_38 = or(_T_37, _T_14) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_39 = or(_T_38, _T_15) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_40 = or(_T_39, _T_16) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_41 = or(_T_40, _T_17) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_42 = or(_T_41, _T_18) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_43 = or(_T_42, _T_19) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_44 = or(_T_43, _T_20) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_45 = or(_T_44, _T_21) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_46 = or(_T_45, _T_22) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_47 = or(_T_46, _T_23) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_48 = or(_T_47, _T_24) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node valid = or(_T_48, _T_25) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _curr_is_JAL_T = eq(instruction_type, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 108:52]
    node _curr_is_JAL_T_1 = and(_curr_is_JAL_T, io.fetch_packet.bits.valid_bits[3]) @[src/main/scala/Frontend/BP/predecoder.scala 108:81]
    node curr_is_JAL = and(_curr_is_JAL_T_1, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 108:119]
    node _curr_is_JALR_T = eq(instruction_type, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 109:52]
    node _curr_is_JALR_T_1 = and(_curr_is_JALR_T, io.fetch_packet.bits.valid_bits[3]) @[src/main/scala/Frontend/BP/predecoder.scala 109:81]
    node curr_is_JALR = and(_curr_is_JALR_T_1, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 109:119]
    node _curr_is_BRANCH_T = eq(instruction_type, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 110:52]
    node _curr_is_BRANCH_T_1 = and(_curr_is_BRANCH_T, io.fetch_packet.bits.valid_bits[3]) @[src/main/scala/Frontend/BP/predecoder.scala 110:81]
    node curr_is_BRANCH = and(_curr_is_BRANCH_T_1, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 110:119]
    node _curr_is_RET_T = eq(RD, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 111:50]
    node _curr_is_RET_T_1 = and(is_JALR, _curr_is_RET_T) @[src/main/scala/Frontend/BP/predecoder.scala 111:43]
    node _curr_is_RET_T_2 = eq(RS1, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 111:67]
    node curr_is_RET = and(_curr_is_RET_T_1, _curr_is_RET_T_2) @[src/main/scala/Frontend/BP/predecoder.scala 111:59]
    node _curr_is_CALL_T = eq(RD, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:50]
    node _curr_is_CALL_T_1 = and(is_JALR, _curr_is_CALL_T) @[src/main/scala/Frontend/BP/predecoder.scala 112:43]
    node _curr_is_CALL_T_2 = eq(RD, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:78]
    node _curr_is_CALL_T_3 = and(is_JAL, _curr_is_CALL_T_2) @[src/main/scala/Frontend/BP/predecoder.scala 112:71]
    node curr_is_CALL = or(_curr_is_CALL_T_1, _curr_is_CALL_T_3) @[src/main/scala/Frontend/BP/predecoder.scala 112:60]
    node _is_taken_T = and(curr_is_BRANCH, is_BTB_taken) @[src/main/scala/Frontend/BP/predecoder.scala 114:60]
    node _is_taken_T_1 = or(_is_taken_T, curr_is_JALR) @[src/main/scala/Frontend/BP/predecoder.scala 114:77]
    node is_taken = or(_is_taken_T_1, curr_is_JAL) @[src/main/scala/Frontend/BP/predecoder.scala 114:93]
    connect T_NT[3], is_taken @[src/main/scala/Frontend/BP/predecoder.scala 116:17]
    when is_taken : @[src/main/scala/Frontend/BP/predecoder.scala 117:23]
      connect is_JAL, curr_is_JAL @[src/main/scala/Frontend/BP/predecoder.scala 118:25]
      connect is_JALR, curr_is_JALR @[src/main/scala/Frontend/BP/predecoder.scala 119:25]
      connect is_BRANCH, curr_is_BRANCH @[src/main/scala/Frontend/BP/predecoder.scala 120:25]
      connect is_RET, curr_is_RET @[src/main/scala/Frontend/BP/predecoder.scala 121:25]
      connect is_CALL, curr_is_CALL @[src/main/scala/Frontend/BP/predecoder.scala 122:25]
    node _is_control_3_T = or(curr_is_BRANCH, curr_is_JAL) @[src/main/scala/Frontend/BP/predecoder.scala 124:41]
    node _is_control_3_T_1 = or(_is_control_3_T, curr_is_JALR) @[src/main/scala/Frontend/BP/predecoder.scala 124:56]
    connect is_control[3], _is_control_3_T_1 @[src/main/scala/Frontend/BP/predecoder.scala 124:23]
    when is_taken : @[src/main/scala/Frontend/BP/predecoder.scala 125:23]
      connect dominant_branch_index, UInt<2>(0h3) @[src/main/scala/Frontend/BP/predecoder.scala 125:46]
    node opcode_1 = bits(io.fetch_packet.bits.instructions[2].instruction, 6, 0) @[src/main/scala/Frontend/BP/predecoder.scala 99:54]
    node RS1_1 = bits(io.fetch_packet.bits.instructions[2].instruction, 19, 15) @[src/main/scala/Frontend/BP/predecoder.scala 100:54]
    node RS2_1 = bits(io.fetch_packet.bits.instructions[2].instruction, 24, 20) @[src/main/scala/Frontend/BP/predecoder.scala 101:54]
    node RD_1 = bits(io.fetch_packet.bits.instructions[2].instruction, 11, 7) @[src/main/scala/Frontend/BP/predecoder.scala 102:54]
    node _is_BTB_taken_T_3 = and(io.prediction.valid, io.prediction.bits.hit) @[src/main/scala/Frontend/BP/predecoder.scala 103:63]
    node _is_BTB_taken_T_4 = and(_is_BTB_taken_T_3, io.prediction.bits.T_NT) @[src/main/scala/Frontend/BP/predecoder.scala 103:89]
    node _is_BTB_taken_T_5 = and(_is_BTB_taken_T_4, io.fetch_packet.bits.valid_bits[2]) @[src/main/scala/Frontend/BP/predecoder.scala 103:116]
    node is_BTB_taken_1 = and(_is_BTB_taken_T_5, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 103:154]
    node _T_49 = bits(opcode_1, 6, 2) @[src/main/scala/Frontend/BP/predecoder.scala 105:70]
    wire _WIRE_1 : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect _WIRE_1, _T_49 @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    wire instruction_type_1 : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect instruction_type_1, _WIRE_1 @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_50 = eq(instruction_type_1, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_51 = eq(instruction_type_1, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_52 = eq(instruction_type_1, UInt<2>(0h2)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_53 = eq(instruction_type_1, UInt<2>(0h3)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_54 = eq(instruction_type_1, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_55 = eq(instruction_type_1, UInt<3>(0h5)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_56 = eq(instruction_type_1, UInt<3>(0h6)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_57 = eq(instruction_type_1, UInt<4>(0h8)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_58 = eq(instruction_type_1, UInt<4>(0h9)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_59 = eq(instruction_type_1, UInt<4>(0ha)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_60 = eq(instruction_type_1, UInt<4>(0hb)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_61 = eq(instruction_type_1, UInt<4>(0hc)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_62 = eq(instruction_type_1, UInt<4>(0hd)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_63 = eq(instruction_type_1, UInt<4>(0he)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_64 = eq(instruction_type_1, UInt<5>(0h10)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_65 = eq(instruction_type_1, UInt<5>(0h11)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_66 = eq(instruction_type_1, UInt<5>(0h12)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_67 = eq(instruction_type_1, UInt<5>(0h13)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_68 = eq(instruction_type_1, UInt<5>(0h14)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_69 = eq(instruction_type_1, UInt<5>(0h16)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_70 = eq(instruction_type_1, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_71 = eq(instruction_type_1, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_72 = eq(instruction_type_1, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_73 = eq(instruction_type_1, UInt<5>(0h1c)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_74 = eq(instruction_type_1, UInt<5>(0h1e)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_75 = or(_T_50, _T_51) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_76 = or(_T_75, _T_52) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_77 = or(_T_76, _T_53) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_78 = or(_T_77, _T_54) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_79 = or(_T_78, _T_55) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_80 = or(_T_79, _T_56) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_81 = or(_T_80, _T_57) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_82 = or(_T_81, _T_58) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_83 = or(_T_82, _T_59) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_84 = or(_T_83, _T_60) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_85 = or(_T_84, _T_61) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_86 = or(_T_85, _T_62) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_87 = or(_T_86, _T_63) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_88 = or(_T_87, _T_64) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_89 = or(_T_88, _T_65) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_90 = or(_T_89, _T_66) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_91 = or(_T_90, _T_67) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_92 = or(_T_91, _T_68) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_93 = or(_T_92, _T_69) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_94 = or(_T_93, _T_70) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_95 = or(_T_94, _T_71) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_96 = or(_T_95, _T_72) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_97 = or(_T_96, _T_73) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node valid_1 = or(_T_97, _T_74) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _curr_is_JAL_T_2 = eq(instruction_type_1, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 108:52]
    node _curr_is_JAL_T_3 = and(_curr_is_JAL_T_2, io.fetch_packet.bits.valid_bits[2]) @[src/main/scala/Frontend/BP/predecoder.scala 108:81]
    node curr_is_JAL_1 = and(_curr_is_JAL_T_3, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 108:119]
    node _curr_is_JALR_T_2 = eq(instruction_type_1, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 109:52]
    node _curr_is_JALR_T_3 = and(_curr_is_JALR_T_2, io.fetch_packet.bits.valid_bits[2]) @[src/main/scala/Frontend/BP/predecoder.scala 109:81]
    node curr_is_JALR_1 = and(_curr_is_JALR_T_3, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 109:119]
    node _curr_is_BRANCH_T_2 = eq(instruction_type_1, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 110:52]
    node _curr_is_BRANCH_T_3 = and(_curr_is_BRANCH_T_2, io.fetch_packet.bits.valid_bits[2]) @[src/main/scala/Frontend/BP/predecoder.scala 110:81]
    node curr_is_BRANCH_1 = and(_curr_is_BRANCH_T_3, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 110:119]
    node _curr_is_RET_T_3 = eq(RD_1, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 111:50]
    node _curr_is_RET_T_4 = and(is_JALR, _curr_is_RET_T_3) @[src/main/scala/Frontend/BP/predecoder.scala 111:43]
    node _curr_is_RET_T_5 = eq(RS1_1, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 111:67]
    node curr_is_RET_1 = and(_curr_is_RET_T_4, _curr_is_RET_T_5) @[src/main/scala/Frontend/BP/predecoder.scala 111:59]
    node _curr_is_CALL_T_4 = eq(RD_1, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:50]
    node _curr_is_CALL_T_5 = and(is_JALR, _curr_is_CALL_T_4) @[src/main/scala/Frontend/BP/predecoder.scala 112:43]
    node _curr_is_CALL_T_6 = eq(RD_1, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:78]
    node _curr_is_CALL_T_7 = and(is_JAL, _curr_is_CALL_T_6) @[src/main/scala/Frontend/BP/predecoder.scala 112:71]
    node curr_is_CALL_1 = or(_curr_is_CALL_T_5, _curr_is_CALL_T_7) @[src/main/scala/Frontend/BP/predecoder.scala 112:60]
    node _is_taken_T_2 = and(curr_is_BRANCH_1, is_BTB_taken_1) @[src/main/scala/Frontend/BP/predecoder.scala 114:60]
    node _is_taken_T_3 = or(_is_taken_T_2, curr_is_JALR_1) @[src/main/scala/Frontend/BP/predecoder.scala 114:77]
    node is_taken_1 = or(_is_taken_T_3, curr_is_JAL_1) @[src/main/scala/Frontend/BP/predecoder.scala 114:93]
    connect T_NT[2], is_taken_1 @[src/main/scala/Frontend/BP/predecoder.scala 116:17]
    when is_taken_1 : @[src/main/scala/Frontend/BP/predecoder.scala 117:23]
      connect is_JAL, curr_is_JAL_1 @[src/main/scala/Frontend/BP/predecoder.scala 118:25]
      connect is_JALR, curr_is_JALR_1 @[src/main/scala/Frontend/BP/predecoder.scala 119:25]
      connect is_BRANCH, curr_is_BRANCH_1 @[src/main/scala/Frontend/BP/predecoder.scala 120:25]
      connect is_RET, curr_is_RET_1 @[src/main/scala/Frontend/BP/predecoder.scala 121:25]
      connect is_CALL, curr_is_CALL_1 @[src/main/scala/Frontend/BP/predecoder.scala 122:25]
    node _is_control_2_T = or(curr_is_BRANCH_1, curr_is_JAL_1) @[src/main/scala/Frontend/BP/predecoder.scala 124:41]
    node _is_control_2_T_1 = or(_is_control_2_T, curr_is_JALR_1) @[src/main/scala/Frontend/BP/predecoder.scala 124:56]
    connect is_control[2], _is_control_2_T_1 @[src/main/scala/Frontend/BP/predecoder.scala 124:23]
    when is_taken_1 : @[src/main/scala/Frontend/BP/predecoder.scala 125:23]
      connect dominant_branch_index, UInt<2>(0h2) @[src/main/scala/Frontend/BP/predecoder.scala 125:46]
    node opcode_2 = bits(io.fetch_packet.bits.instructions[1].instruction, 6, 0) @[src/main/scala/Frontend/BP/predecoder.scala 99:54]
    node RS1_2 = bits(io.fetch_packet.bits.instructions[1].instruction, 19, 15) @[src/main/scala/Frontend/BP/predecoder.scala 100:54]
    node RS2_2 = bits(io.fetch_packet.bits.instructions[1].instruction, 24, 20) @[src/main/scala/Frontend/BP/predecoder.scala 101:54]
    node RD_2 = bits(io.fetch_packet.bits.instructions[1].instruction, 11, 7) @[src/main/scala/Frontend/BP/predecoder.scala 102:54]
    node _is_BTB_taken_T_6 = and(io.prediction.valid, io.prediction.bits.hit) @[src/main/scala/Frontend/BP/predecoder.scala 103:63]
    node _is_BTB_taken_T_7 = and(_is_BTB_taken_T_6, io.prediction.bits.T_NT) @[src/main/scala/Frontend/BP/predecoder.scala 103:89]
    node _is_BTB_taken_T_8 = and(_is_BTB_taken_T_7, io.fetch_packet.bits.valid_bits[1]) @[src/main/scala/Frontend/BP/predecoder.scala 103:116]
    node is_BTB_taken_2 = and(_is_BTB_taken_T_8, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 103:154]
    node _T_98 = bits(opcode_2, 6, 2) @[src/main/scala/Frontend/BP/predecoder.scala 105:70]
    wire _WIRE_2 : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect _WIRE_2, _T_98 @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    wire instruction_type_2 : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect instruction_type_2, _WIRE_2 @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_99 = eq(instruction_type_2, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_100 = eq(instruction_type_2, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_101 = eq(instruction_type_2, UInt<2>(0h2)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_102 = eq(instruction_type_2, UInt<2>(0h3)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_103 = eq(instruction_type_2, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_104 = eq(instruction_type_2, UInt<3>(0h5)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_105 = eq(instruction_type_2, UInt<3>(0h6)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_106 = eq(instruction_type_2, UInt<4>(0h8)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_107 = eq(instruction_type_2, UInt<4>(0h9)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_108 = eq(instruction_type_2, UInt<4>(0ha)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_109 = eq(instruction_type_2, UInt<4>(0hb)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_110 = eq(instruction_type_2, UInt<4>(0hc)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_111 = eq(instruction_type_2, UInt<4>(0hd)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_112 = eq(instruction_type_2, UInt<4>(0he)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_113 = eq(instruction_type_2, UInt<5>(0h10)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_114 = eq(instruction_type_2, UInt<5>(0h11)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_115 = eq(instruction_type_2, UInt<5>(0h12)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_116 = eq(instruction_type_2, UInt<5>(0h13)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_117 = eq(instruction_type_2, UInt<5>(0h14)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_118 = eq(instruction_type_2, UInt<5>(0h16)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_119 = eq(instruction_type_2, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_120 = eq(instruction_type_2, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_121 = eq(instruction_type_2, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_122 = eq(instruction_type_2, UInt<5>(0h1c)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_123 = eq(instruction_type_2, UInt<5>(0h1e)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_124 = or(_T_99, _T_100) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_125 = or(_T_124, _T_101) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_126 = or(_T_125, _T_102) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_127 = or(_T_126, _T_103) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_128 = or(_T_127, _T_104) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_129 = or(_T_128, _T_105) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_130 = or(_T_129, _T_106) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_131 = or(_T_130, _T_107) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_132 = or(_T_131, _T_108) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_133 = or(_T_132, _T_109) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_134 = or(_T_133, _T_110) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_135 = or(_T_134, _T_111) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_136 = or(_T_135, _T_112) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_137 = or(_T_136, _T_113) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_138 = or(_T_137, _T_114) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_139 = or(_T_138, _T_115) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_140 = or(_T_139, _T_116) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_141 = or(_T_140, _T_117) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_142 = or(_T_141, _T_118) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_143 = or(_T_142, _T_119) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_144 = or(_T_143, _T_120) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_145 = or(_T_144, _T_121) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_146 = or(_T_145, _T_122) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node valid_2 = or(_T_146, _T_123) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _curr_is_JAL_T_4 = eq(instruction_type_2, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 108:52]
    node _curr_is_JAL_T_5 = and(_curr_is_JAL_T_4, io.fetch_packet.bits.valid_bits[1]) @[src/main/scala/Frontend/BP/predecoder.scala 108:81]
    node curr_is_JAL_2 = and(_curr_is_JAL_T_5, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 108:119]
    node _curr_is_JALR_T_4 = eq(instruction_type_2, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 109:52]
    node _curr_is_JALR_T_5 = and(_curr_is_JALR_T_4, io.fetch_packet.bits.valid_bits[1]) @[src/main/scala/Frontend/BP/predecoder.scala 109:81]
    node curr_is_JALR_2 = and(_curr_is_JALR_T_5, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 109:119]
    node _curr_is_BRANCH_T_4 = eq(instruction_type_2, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 110:52]
    node _curr_is_BRANCH_T_5 = and(_curr_is_BRANCH_T_4, io.fetch_packet.bits.valid_bits[1]) @[src/main/scala/Frontend/BP/predecoder.scala 110:81]
    node curr_is_BRANCH_2 = and(_curr_is_BRANCH_T_5, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 110:119]
    node _curr_is_RET_T_6 = eq(RD_2, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 111:50]
    node _curr_is_RET_T_7 = and(is_JALR, _curr_is_RET_T_6) @[src/main/scala/Frontend/BP/predecoder.scala 111:43]
    node _curr_is_RET_T_8 = eq(RS1_2, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 111:67]
    node curr_is_RET_2 = and(_curr_is_RET_T_7, _curr_is_RET_T_8) @[src/main/scala/Frontend/BP/predecoder.scala 111:59]
    node _curr_is_CALL_T_8 = eq(RD_2, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:50]
    node _curr_is_CALL_T_9 = and(is_JALR, _curr_is_CALL_T_8) @[src/main/scala/Frontend/BP/predecoder.scala 112:43]
    node _curr_is_CALL_T_10 = eq(RD_2, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:78]
    node _curr_is_CALL_T_11 = and(is_JAL, _curr_is_CALL_T_10) @[src/main/scala/Frontend/BP/predecoder.scala 112:71]
    node curr_is_CALL_2 = or(_curr_is_CALL_T_9, _curr_is_CALL_T_11) @[src/main/scala/Frontend/BP/predecoder.scala 112:60]
    node _is_taken_T_4 = and(curr_is_BRANCH_2, is_BTB_taken_2) @[src/main/scala/Frontend/BP/predecoder.scala 114:60]
    node _is_taken_T_5 = or(_is_taken_T_4, curr_is_JALR_2) @[src/main/scala/Frontend/BP/predecoder.scala 114:77]
    node is_taken_2 = or(_is_taken_T_5, curr_is_JAL_2) @[src/main/scala/Frontend/BP/predecoder.scala 114:93]
    connect T_NT[1], is_taken_2 @[src/main/scala/Frontend/BP/predecoder.scala 116:17]
    when is_taken_2 : @[src/main/scala/Frontend/BP/predecoder.scala 117:23]
      connect is_JAL, curr_is_JAL_2 @[src/main/scala/Frontend/BP/predecoder.scala 118:25]
      connect is_JALR, curr_is_JALR_2 @[src/main/scala/Frontend/BP/predecoder.scala 119:25]
      connect is_BRANCH, curr_is_BRANCH_2 @[src/main/scala/Frontend/BP/predecoder.scala 120:25]
      connect is_RET, curr_is_RET_2 @[src/main/scala/Frontend/BP/predecoder.scala 121:25]
      connect is_CALL, curr_is_CALL_2 @[src/main/scala/Frontend/BP/predecoder.scala 122:25]
    node _is_control_1_T = or(curr_is_BRANCH_2, curr_is_JAL_2) @[src/main/scala/Frontend/BP/predecoder.scala 124:41]
    node _is_control_1_T_1 = or(_is_control_1_T, curr_is_JALR_2) @[src/main/scala/Frontend/BP/predecoder.scala 124:56]
    connect is_control[1], _is_control_1_T_1 @[src/main/scala/Frontend/BP/predecoder.scala 124:23]
    when is_taken_2 : @[src/main/scala/Frontend/BP/predecoder.scala 125:23]
      connect dominant_branch_index, UInt<1>(0h1) @[src/main/scala/Frontend/BP/predecoder.scala 125:46]
    node opcode_3 = bits(io.fetch_packet.bits.instructions[0].instruction, 6, 0) @[src/main/scala/Frontend/BP/predecoder.scala 99:54]
    node RS1_3 = bits(io.fetch_packet.bits.instructions[0].instruction, 19, 15) @[src/main/scala/Frontend/BP/predecoder.scala 100:54]
    node RS2_3 = bits(io.fetch_packet.bits.instructions[0].instruction, 24, 20) @[src/main/scala/Frontend/BP/predecoder.scala 101:54]
    node RD_3 = bits(io.fetch_packet.bits.instructions[0].instruction, 11, 7) @[src/main/scala/Frontend/BP/predecoder.scala 102:54]
    node _is_BTB_taken_T_9 = and(io.prediction.valid, io.prediction.bits.hit) @[src/main/scala/Frontend/BP/predecoder.scala 103:63]
    node _is_BTB_taken_T_10 = and(_is_BTB_taken_T_9, io.prediction.bits.T_NT) @[src/main/scala/Frontend/BP/predecoder.scala 103:89]
    node _is_BTB_taken_T_11 = and(_is_BTB_taken_T_10, io.fetch_packet.bits.valid_bits[0]) @[src/main/scala/Frontend/BP/predecoder.scala 103:116]
    node is_BTB_taken_3 = and(_is_BTB_taken_T_11, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 103:154]
    node _T_147 = bits(opcode_3, 6, 2) @[src/main/scala/Frontend/BP/predecoder.scala 105:70]
    wire _WIRE_3 : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect _WIRE_3, _T_147 @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    wire instruction_type_3 : UInt<5> @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    connect instruction_type_3, _WIRE_3 @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_148 = eq(instruction_type_3, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_149 = eq(instruction_type_3, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_150 = eq(instruction_type_3, UInt<2>(0h2)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_151 = eq(instruction_type_3, UInt<2>(0h3)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_152 = eq(instruction_type_3, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_153 = eq(instruction_type_3, UInt<3>(0h5)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_154 = eq(instruction_type_3, UInt<3>(0h6)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_155 = eq(instruction_type_3, UInt<4>(0h8)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_156 = eq(instruction_type_3, UInt<4>(0h9)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_157 = eq(instruction_type_3, UInt<4>(0ha)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_158 = eq(instruction_type_3, UInt<4>(0hb)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_159 = eq(instruction_type_3, UInt<4>(0hc)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_160 = eq(instruction_type_3, UInt<4>(0hd)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_161 = eq(instruction_type_3, UInt<4>(0he)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_162 = eq(instruction_type_3, UInt<5>(0h10)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_163 = eq(instruction_type_3, UInt<5>(0h11)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_164 = eq(instruction_type_3, UInt<5>(0h12)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_165 = eq(instruction_type_3, UInt<5>(0h13)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_166 = eq(instruction_type_3, UInt<5>(0h14)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_167 = eq(instruction_type_3, UInt<5>(0h16)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_168 = eq(instruction_type_3, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_169 = eq(instruction_type_3, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_170 = eq(instruction_type_3, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_171 = eq(instruction_type_3, UInt<5>(0h1c)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_172 = eq(instruction_type_3, UInt<5>(0h1e)) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_173 = or(_T_148, _T_149) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_174 = or(_T_173, _T_150) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_175 = or(_T_174, _T_151) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_176 = or(_T_175, _T_152) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_177 = or(_T_176, _T_153) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_178 = or(_T_177, _T_154) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_179 = or(_T_178, _T_155) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_180 = or(_T_179, _T_156) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_181 = or(_T_180, _T_157) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_182 = or(_T_181, _T_158) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_183 = or(_T_182, _T_159) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_184 = or(_T_183, _T_160) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_185 = or(_T_184, _T_161) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_186 = or(_T_185, _T_162) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_187 = or(_T_186, _T_163) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_188 = or(_T_187, _T_164) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_189 = or(_T_188, _T_165) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_190 = or(_T_189, _T_166) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_191 = or(_T_190, _T_167) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_192 = or(_T_191, _T_168) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_193 = or(_T_192, _T_169) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_194 = or(_T_193, _T_170) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _T_195 = or(_T_194, _T_171) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node valid_3 = or(_T_195, _T_172) @[src/main/scala/Frontend/BP/predecoder.scala 105:63]
    node _curr_is_JAL_T_6 = eq(instruction_type_3, UInt<5>(0h1b)) @[src/main/scala/Frontend/BP/predecoder.scala 108:52]
    node _curr_is_JAL_T_7 = and(_curr_is_JAL_T_6, io.fetch_packet.bits.valid_bits[0]) @[src/main/scala/Frontend/BP/predecoder.scala 108:81]
    node curr_is_JAL_3 = and(_curr_is_JAL_T_7, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 108:119]
    node _curr_is_JALR_T_6 = eq(instruction_type_3, UInt<5>(0h19)) @[src/main/scala/Frontend/BP/predecoder.scala 109:52]
    node _curr_is_JALR_T_7 = and(_curr_is_JALR_T_6, io.fetch_packet.bits.valid_bits[0]) @[src/main/scala/Frontend/BP/predecoder.scala 109:81]
    node curr_is_JALR_3 = and(_curr_is_JALR_T_7, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 109:119]
    node _curr_is_BRANCH_T_6 = eq(instruction_type_3, UInt<5>(0h18)) @[src/main/scala/Frontend/BP/predecoder.scala 110:52]
    node _curr_is_BRANCH_T_7 = and(_curr_is_BRANCH_T_6, io.fetch_packet.bits.valid_bits[0]) @[src/main/scala/Frontend/BP/predecoder.scala 110:81]
    node curr_is_BRANCH_3 = and(_curr_is_BRANCH_T_7, io.fetch_packet.valid) @[src/main/scala/Frontend/BP/predecoder.scala 110:119]
    node _curr_is_RET_T_9 = eq(RD_3, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 111:50]
    node _curr_is_RET_T_10 = and(is_JALR, _curr_is_RET_T_9) @[src/main/scala/Frontend/BP/predecoder.scala 111:43]
    node _curr_is_RET_T_11 = eq(RS1_3, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 111:67]
    node curr_is_RET_3 = and(_curr_is_RET_T_10, _curr_is_RET_T_11) @[src/main/scala/Frontend/BP/predecoder.scala 111:59]
    node _curr_is_CALL_T_12 = eq(RD_3, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:50]
    node _curr_is_CALL_T_13 = and(is_JALR, _curr_is_CALL_T_12) @[src/main/scala/Frontend/BP/predecoder.scala 112:43]
    node _curr_is_CALL_T_14 = eq(RD_3, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/predecoder.scala 112:78]
    node _curr_is_CALL_T_15 = and(is_JAL, _curr_is_CALL_T_14) @[src/main/scala/Frontend/BP/predecoder.scala 112:71]
    node curr_is_CALL_3 = or(_curr_is_CALL_T_13, _curr_is_CALL_T_15) @[src/main/scala/Frontend/BP/predecoder.scala 112:60]
    node _is_taken_T_6 = and(curr_is_BRANCH_3, is_BTB_taken_3) @[src/main/scala/Frontend/BP/predecoder.scala 114:60]
    node _is_taken_T_7 = or(_is_taken_T_6, curr_is_JALR_3) @[src/main/scala/Frontend/BP/predecoder.scala 114:77]
    node is_taken_3 = or(_is_taken_T_7, curr_is_JAL_3) @[src/main/scala/Frontend/BP/predecoder.scala 114:93]
    connect T_NT[0], is_taken_3 @[src/main/scala/Frontend/BP/predecoder.scala 116:17]
    when is_taken_3 : @[src/main/scala/Frontend/BP/predecoder.scala 117:23]
      connect is_JAL, curr_is_JAL_3 @[src/main/scala/Frontend/BP/predecoder.scala 118:25]
      connect is_JALR, curr_is_JALR_3 @[src/main/scala/Frontend/BP/predecoder.scala 119:25]
      connect is_BRANCH, curr_is_BRANCH_3 @[src/main/scala/Frontend/BP/predecoder.scala 120:25]
      connect is_RET, curr_is_RET_3 @[src/main/scala/Frontend/BP/predecoder.scala 121:25]
      connect is_CALL, curr_is_CALL_3 @[src/main/scala/Frontend/BP/predecoder.scala 122:25]
    node _is_control_0_T = or(curr_is_BRANCH_3, curr_is_JAL_3) @[src/main/scala/Frontend/BP/predecoder.scala 124:41]
    node _is_control_0_T_1 = or(_is_control_0_T, curr_is_JALR_3) @[src/main/scala/Frontend/BP/predecoder.scala 124:56]
    connect is_control[0], _is_control_0_T_1 @[src/main/scala/Frontend/BP/predecoder.scala 124:23]
    when is_taken_3 : @[src/main/scala/Frontend/BP/predecoder.scala 125:23]
      connect dominant_branch_index, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 125:46]
    connect dominant_instruction, io.fetch_packet.bits.instructions[dominant_branch_index].instruction @[src/main/scala/Frontend/BP/predecoder.scala 128:26]
    node _final_fetch_packet_valid_bits_0_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[0]) @[src/main/scala/Frontend/BP/predecoder.scala 131:67]
    node _final_fetch_packet_valid_bits_0_T_1 = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 131:108]
    node _final_fetch_packet_valid_bits_0_T_2 = and(_final_fetch_packet_valid_bits_0_T, _final_fetch_packet_valid_bits_0_T_1) @[src/main/scala/Frontend/BP/predecoder.scala 131:105]
    connect final_fetch_packet_valid_bits[0], _final_fetch_packet_valid_bits_0_T_2 @[src/main/scala/Frontend/BP/predecoder.scala 131:42]
    node _final_fetch_packet_valid_bits_1_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[1]) @[src/main/scala/Frontend/BP/predecoder.scala 131:67]
    node _final_fetch_packet_valid_bits_1_T_1 = eq(T_NT[0], UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 131:108]
    node _final_fetch_packet_valid_bits_1_T_2 = and(_final_fetch_packet_valid_bits_1_T, _final_fetch_packet_valid_bits_1_T_1) @[src/main/scala/Frontend/BP/predecoder.scala 131:105]
    connect final_fetch_packet_valid_bits[1], _final_fetch_packet_valid_bits_1_T_2 @[src/main/scala/Frontend/BP/predecoder.scala 131:42]
    node _final_fetch_packet_valid_bits_2_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[2]) @[src/main/scala/Frontend/BP/predecoder.scala 131:67]
    node _final_fetch_packet_valid_bits_2_T_1 = add(T_NT[0], T_NT[1]) @[src/main/scala/Frontend/BP/predecoder.scala 131:117]
    node _final_fetch_packet_valid_bits_2_T_2 = bits(_final_fetch_packet_valid_bits_2_T_1, 1, 0) @[src/main/scala/Frontend/BP/predecoder.scala 131:117]
    node _final_fetch_packet_valid_bits_2_T_3 = eq(_final_fetch_packet_valid_bits_2_T_2, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 131:108]
    node _final_fetch_packet_valid_bits_2_T_4 = and(_final_fetch_packet_valid_bits_2_T, _final_fetch_packet_valid_bits_2_T_3) @[src/main/scala/Frontend/BP/predecoder.scala 131:105]
    connect final_fetch_packet_valid_bits[2], _final_fetch_packet_valid_bits_2_T_4 @[src/main/scala/Frontend/BP/predecoder.scala 131:42]
    node _final_fetch_packet_valid_bits_3_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[3]) @[src/main/scala/Frontend/BP/predecoder.scala 131:67]
    node _final_fetch_packet_valid_bits_3_T_1 = add(T_NT[1], T_NT[2]) @[src/main/scala/Frontend/BP/predecoder.scala 131:117]
    node _final_fetch_packet_valid_bits_3_T_2 = bits(_final_fetch_packet_valid_bits_3_T_1, 1, 0) @[src/main/scala/Frontend/BP/predecoder.scala 131:117]
    node _final_fetch_packet_valid_bits_3_T_3 = add(T_NT[0], _final_fetch_packet_valid_bits_3_T_2) @[src/main/scala/Frontend/BP/predecoder.scala 131:117]
    node _final_fetch_packet_valid_bits_3_T_4 = bits(_final_fetch_packet_valid_bits_3_T_3, 1, 0) @[src/main/scala/Frontend/BP/predecoder.scala 131:117]
    node _final_fetch_packet_valid_bits_3_T_5 = eq(_final_fetch_packet_valid_bits_3_T_4, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 131:108]
    node _final_fetch_packet_valid_bits_3_T_6 = and(_final_fetch_packet_valid_bits_3_T, _final_fetch_packet_valid_bits_3_T_5) @[src/main/scala/Frontend/BP/predecoder.scala 131:105]
    connect final_fetch_packet_valid_bits[3], _final_fetch_packet_valid_bits_3_T_6 @[src/main/scala/Frontend/BP/predecoder.scala 131:42]
    wire target_address : UInt<32> @[src/main/scala/Frontend/BP/predecoder.scala 137:35]
    wire dominant_br_type : UInt<3> @[src/main/scala/Frontend/BP/predecoder.scala 138:35]
    wire _imm : SInt<32> @[src/main/scala/Frontend/BP/predecoder.scala 140:20]
    wire imm : UInt<32> @[src/main/scala/Frontend/BP/predecoder.scala 141:19]
    connect _imm, asSInt(UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 143:10]
    connect imm, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 144:9]
    node masked_addr = and(io.fetch_packet.bits.fetch_PC, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/BP/predecoder.scala 149:53]
    when is_RET : @[src/main/scala/Frontend/BP/predecoder.scala 150:17]
      connect target_address, io.RAS_read.ret_addr @[src/main/scala/Frontend/BP/predecoder.scala 152:24]
    else :
      when is_JAL : @[src/main/scala/Frontend/BP/predecoder.scala 153:23]
        node imm_opcode = bits(dominant_instruction, 6, 0) @[src/main/scala/utils.scala 117:33]
        node _imm_U_T = eq(imm_opcode, UInt<5>(0h17)) @[src/main/scala/utils.scala 119:30]
        node _imm_U_T_1 = eq(imm_opcode, UInt<6>(0h37)) @[src/main/scala/utils.scala 119:59]
        node imm_U = or(_imm_U_T, _imm_U_T_1) @[src/main/scala/utils.scala 119:48]
        node imm_J = eq(imm_opcode, UInt<7>(0h6f)) @[src/main/scala/utils.scala 120:30]
        node imm_B = eq(imm_opcode, UInt<7>(0h63)) @[src/main/scala/utils.scala 121:30]
        node imm_S = eq(imm_opcode, UInt<6>(0h23)) @[src/main/scala/utils.scala 122:30]
        node imm_R = eq(imm_opcode, UInt<6>(0h33)) @[src/main/scala/utils.scala 123:30]
        node _imm_I_T = eq(imm_opcode, UInt<5>(0h13)) @[src/main/scala/utils.scala 124:30]
        node _imm_I_T_1 = eq(imm_opcode, UInt<2>(0h3)) @[src/main/scala/utils.scala 124:59]
        node _imm_I_T_2 = or(_imm_I_T, _imm_I_T_1) @[src/main/scala/utils.scala 124:48]
        node _imm_I_T_3 = eq(imm_opcode, UInt<7>(0h67)) @[src/main/scala/utils.scala 124:88]
        node imm_I = or(_imm_I_T_2, _imm_I_T_3) @[src/main/scala/utils.scala 124:77]
        wire imm_imm : UInt<21> @[src/main/scala/utils.scala 126:23]
        when imm_B : @[src/main/scala/utils.scala 128:17]
          wire imm_temp : SInt<32> @[src/main/scala/utils.scala 130:28]
          node imm_imm_12 = bits(dominant_instruction, 31, 31) @[src/main/scala/utils.scala 132:42]
          node imm_imm_10_5 = bits(dominant_instruction, 30, 25) @[src/main/scala/utils.scala 133:42]
          node imm_imm_4_1 = bits(dominant_instruction, 11, 8) @[src/main/scala/utils.scala 134:42]
          node imm_imm_11 = bits(dominant_instruction, 7, 7) @[src/main/scala/utils.scala 135:42]
          node imm_temp_lo = cat(imm_imm_4_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 137:24]
          node imm_temp_hi_hi = cat(imm_imm_12, imm_imm_11) @[src/main/scala/utils.scala 137:24]
          node imm_temp_hi = cat(imm_temp_hi_hi, imm_imm_10_5) @[src/main/scala/utils.scala 137:24]
          node _imm_temp_T = cat(imm_temp_hi, imm_temp_lo) @[src/main/scala/utils.scala 137:24]
          node _imm_temp_T_1 = asSInt(_imm_temp_T) @[src/main/scala/utils.scala 137:70]
          connect imm_temp, _imm_temp_T_1 @[src/main/scala/utils.scala 137:18]
          node _imm_imm_T = asUInt(imm_temp) @[src/main/scala/utils.scala 138:25]
          connect imm_imm, _imm_imm_T @[src/main/scala/utils.scala 138:17]
        else :
          when imm_J : @[src/main/scala/utils.scala 140:24]
            wire imm_temp_1 : SInt<32> @[src/main/scala/utils.scala 141:28]
            node imm_imm_20 = bits(dominant_instruction, 31, 31) @[src/main/scala/utils.scala 143:40]
            node imm_imm_19_12 = bits(dominant_instruction, 19, 12) @[src/main/scala/utils.scala 144:40]
            node imm_imm_11_1 = bits(dominant_instruction, 20, 20) @[src/main/scala/utils.scala 145:40]
            node imm_imm_10_1 = bits(dominant_instruction, 30, 21) @[src/main/scala/utils.scala 146:40]
            node imm_temp_lo_1 = cat(imm_imm_10_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 148:24]
            node imm_temp_hi_hi_1 = cat(imm_imm_20, imm_imm_19_12) @[src/main/scala/utils.scala 148:24]
            node imm_temp_hi_1 = cat(imm_temp_hi_hi_1, imm_imm_11_1) @[src/main/scala/utils.scala 148:24]
            node _imm_temp_T_2 = cat(imm_temp_hi_1, imm_temp_lo_1) @[src/main/scala/utils.scala 148:24]
            node _imm_temp_T_3 = asSInt(_imm_temp_T_2) @[src/main/scala/utils.scala 148:72]
            connect imm_temp_1, _imm_temp_T_3 @[src/main/scala/utils.scala 148:18]
            node _imm_imm_T_1 = asUInt(imm_temp_1) @[src/main/scala/utils.scala 149:26]
            connect imm_imm, _imm_imm_T_1 @[src/main/scala/utils.scala 149:18]
          else :
            when imm_I : @[src/main/scala/utils.scala 150:24]
              wire imm_temp_2 : SInt<32> @[src/main/scala/utils.scala 151:28]
              node imm_imm_11_0 = bits(dominant_instruction, 31, 20) @[src/main/scala/utils.scala 153:44]
              node _imm_temp_T_4 = asSInt(imm_imm_11_0) @[src/main/scala/utils.scala 154:30]
              connect imm_temp_2, _imm_temp_T_4 @[src/main/scala/utils.scala 154:18]
              node _imm_imm_T_2 = asUInt(imm_temp_2) @[src/main/scala/utils.scala 155:25]
              connect imm_imm, _imm_imm_T_2 @[src/main/scala/utils.scala 155:17]
            else :
              when imm_S : @[src/main/scala/utils.scala 156:22]
                wire imm_temp_3 : SInt<32> @[src/main/scala/utils.scala 157:28]
                node imm_imm_11_5 = bits(dominant_instruction, 31, 25) @[src/main/scala/utils.scala 159:44]
                node imm_imm_4_0 = bits(dominant_instruction, 11, 7) @[src/main/scala/utils.scala 160:44]
                node _imm_temp_T_5 = cat(imm_imm_11_5, imm_imm_4_0) @[src/main/scala/utils.scala 162:24]
                node _imm_temp_T_6 = asSInt(_imm_temp_T_5) @[src/main/scala/utils.scala 162:44]
                connect imm_temp_3, _imm_temp_T_6 @[src/main/scala/utils.scala 162:18]
                node _imm_imm_T_3 = asUInt(imm_temp_3) @[src/main/scala/utils.scala 164:25]
                connect imm_imm, _imm_imm_T_3 @[src/main/scala/utils.scala 164:17]
              else :
                when imm_U : @[src/main/scala/utils.scala 165:22]
                  wire imm_temp_4 : SInt<32> @[src/main/scala/utils.scala 166:28]
                  node imm_imm_31_12 = bits(dominant_instruction, 31, 12) @[src/main/scala/utils.scala 168:44]
                  node _imm_temp_T_7 = asSInt(imm_imm_31_12) @[src/main/scala/utils.scala 170:36]
                  connect imm_temp_4, _imm_temp_T_7 @[src/main/scala/utils.scala 170:18]
                  node _imm_imm_T_4 = asUInt(imm_temp_4) @[src/main/scala/utils.scala 172:25]
                  connect imm_imm, _imm_imm_T_4 @[src/main/scala/utils.scala 172:17]
                else :
                  connect imm_imm, UInt<1>(0h0) @[src/main/scala/utils.scala 174:17]
        node _imm_T = asSInt(imm_imm) @[src/main/scala/Frontend/BP/predecoder.scala 155:46]
        connect _imm, _imm_T @[src/main/scala/Frontend/BP/predecoder.scala 155:14]
        node _imm_T_1 = asUInt(_imm) @[src/main/scala/Frontend/BP/predecoder.scala 156:21]
        connect imm, _imm_T_1 @[src/main/scala/Frontend/BP/predecoder.scala 156:13]
        node _target_address_T = add(imm, masked_addr) @[src/main/scala/Frontend/BP/predecoder.scala 157:31]
        node _target_address_T_1 = tail(_target_address_T, 1) @[src/main/scala/Frontend/BP/predecoder.scala 157:31]
        node _target_address_T_2 = mul(dominant_branch_index, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 157:69]
        node _target_address_T_3 = add(_target_address_T_1, _target_address_T_2) @[src/main/scala/Frontend/BP/predecoder.scala 157:45]
        node _target_address_T_4 = tail(_target_address_T_3, 1) @[src/main/scala/Frontend/BP/predecoder.scala 157:45]
        connect target_address, _target_address_T_4 @[src/main/scala/Frontend/BP/predecoder.scala 157:24]
      else :
        node _T_196 = and(is_JALR, io.prediction.bits.hit) @[src/main/scala/Frontend/BP/predecoder.scala 158:24]
        node _T_197 = and(_T_196, io.prediction.valid) @[src/main/scala/Frontend/BP/predecoder.scala 158:50]
        when _T_197 : @[src/main/scala/Frontend/BP/predecoder.scala 158:73]
          connect target_address, io.prediction.bits.target @[src/main/scala/Frontend/BP/predecoder.scala 160:24]
        else :
          node _T_198 = and(is_BRANCH, io.prediction.bits.hit) @[src/main/scala/Frontend/BP/predecoder.scala 161:26]
          node _T_199 = and(_T_198, io.prediction.valid) @[src/main/scala/Frontend/BP/predecoder.scala 161:52]
          when _T_199 : @[src/main/scala/Frontend/BP/predecoder.scala 161:75]
            connect target_address, io.prediction.bits.target @[src/main/scala/Frontend/BP/predecoder.scala 163:24]
          else :
            wire target_address_instruction_index_within_packet : UInt<2> @[src/main/scala/utils.scala 208:49]
            wire target_address_PC_increment : UInt<32> @[src/main/scala/utils.scala 209:49]
            node _target_address_instruction_index_within_packet_T = shr(io.fetch_packet.bits.fetch_PC, 2) @[src/main/scala/utils.scala 210:50]
            connect target_address_instruction_index_within_packet, _target_address_instruction_index_within_packet_T @[src/main/scala/utils.scala 210:37]
            node _target_address_PC_increment_T = sub(UInt<3>(0h4), target_address_instruction_index_within_packet) @[src/main/scala/utils.scala 211:39]
            node _target_address_PC_increment_T_1 = tail(_target_address_PC_increment_T, 1) @[src/main/scala/utils.scala 211:39]
            node _target_address_PC_increment_T_2 = shl(_target_address_PC_increment_T_1, 2) @[src/main/scala/utils.scala 211:74]
            connect target_address_PC_increment, _target_address_PC_increment_T_2 @[src/main/scala/utils.scala 211:21]
            node _target_address_T_5 = add(io.fetch_packet.bits.fetch_PC, target_address_PC_increment) @[src/main/scala/Frontend/BP/predecoder.scala 166:57]
            node _target_address_T_6 = tail(_target_address_T_5, 1) @[src/main/scala/Frontend/BP/predecoder.scala 166:57]
            connect target_address, _target_address_T_6 @[src/main/scala/Frontend/BP/predecoder.scala 166:24]
    connect dominant_br_type, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 169:43]
    when is_JAL : @[src/main/scala/Frontend/BP/predecoder.scala 170:25]
      connect dominant_br_type, UInt<2>(0h2) @[src/main/scala/Frontend/BP/predecoder.scala 170:43]
    when is_JALR : @[src/main/scala/Frontend/BP/predecoder.scala 171:25]
      connect dominant_br_type, UInt<2>(0h3) @[src/main/scala/Frontend/BP/predecoder.scala 171:43]
    when is_CALL : @[src/main/scala/Frontend/BP/predecoder.scala 172:25]
      connect dominant_br_type, UInt<3>(0h5) @[src/main/scala/Frontend/BP/predecoder.scala 172:43]
    when is_RET : @[src/main/scala/Frontend/BP/predecoder.scala 173:25]
      connect dominant_br_type, UInt<3>(0h4) @[src/main/scala/Frontend/BP/predecoder.scala 173:43]
    when is_BRANCH : @[src/main/scala/Frontend/BP/predecoder.scala 174:25]
      connect dominant_br_type, UInt<1>(0h1) @[src/main/scala/Frontend/BP/predecoder.scala 174:43]
    regreset expected_next_PC : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 179:46]
    wire input_fetch_packet_valid : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 180:43]
    wire input_valid : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 181:43]
    wire PC_match : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 182:43]
    wire PC_mismatch : UInt<1> @[src/main/scala/Frontend/BP/predecoder.scala 183:43]
    node _PC_match_T = eq(expected_next_PC, io.fetch_packet.bits.fetch_PC) @[src/main/scala/Frontend/BP/predecoder.scala 187:54]
    connect PC_match, _PC_match_T @[src/main/scala/Frontend/BP/predecoder.scala 187:33]
    node _PC_mismatch_T = neq(expected_next_PC, io.fetch_packet.bits.fetch_PC) @[src/main/scala/Frontend/BP/predecoder.scala 188:54]
    connect PC_mismatch, _PC_mismatch_T @[src/main/scala/Frontend/BP/predecoder.scala 188:33]
    node _input_valid_T = and(io.fetch_packet.ready, io.fetch_packet.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _input_valid_T_1 = and(io.prediction.ready, io.prediction.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _input_valid_T_2 = and(_input_valid_T, _input_valid_T_1) @[src/main/scala/Frontend/BP/predecoder.scala 190:61]
    node _input_valid_T_3 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/predecoder.scala 192:36]
    node _input_valid_T_4 = and(_input_valid_T_2, _input_valid_T_3) @[src/main/scala/Frontend/BP/predecoder.scala 191:61]
    connect input_valid, _input_valid_T_4 @[src/main/scala/Frontend/BP/predecoder.scala 190:33]
    node _input_fetch_packet_valid_T = and(input_valid, PC_match) @[src/main/scala/Frontend/BP/predecoder.scala 194:49]
    connect input_fetch_packet_valid, _input_fetch_packet_valid_T @[src/main/scala/Frontend/BP/predecoder.scala 194:33]
    reg final_fetch_packet_valid_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 196:43]
    connect final_fetch_packet_valid_REG, input_fetch_packet_valid @[src/main/scala/Frontend/BP/predecoder.scala 196:43]
    connect final_fetch_packet.valid, final_fetch_packet_valid_REG @[src/main/scala/Frontend/BP/predecoder.scala 196:33]
    when input_fetch_packet_valid : @[src/main/scala/Frontend/BP/predecoder.scala 197:35]
      connect expected_next_PC, target_address @[src/main/scala/Frontend/BP/predecoder.scala 197:53]
    node _T_200 = and(io.commit.valid, io.commit.bits.is_misprediction) @[src/main/scala/Frontend/BP/predecoder.scala 198:26]
    when _T_200 : @[src/main/scala/Frontend/BP/predecoder.scala 198:61]
      connect expected_next_PC, io.commit.bits.fetch_PC @[src/main/scala/Frontend/BP/predecoder.scala 198:79]
    node _io_revert_valid_T = and(input_valid, PC_mismatch) @[src/main/scala/Frontend/BP/predecoder.scala 203:36]
    connect io.revert.valid, _io_revert_valid_T @[src/main/scala/Frontend/BP/predecoder.scala 203:21]
    connect io.revert.bits.PC, expected_next_PC @[src/main/scala/Frontend/BP/predecoder.scala 204:23]
    regreset GHR : UInt<16>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 209:22]
    connect io.GHR, GHR @[src/main/scala/Frontend/BP/predecoder.scala 211:12]
    node _T_201 = or(is_control[0], is_control[1]) @[src/main/scala/Frontend/BP/predecoder.scala 212:30]
    node _T_202 = or(_T_201, is_control[2]) @[src/main/scala/Frontend/BP/predecoder.scala 212:30]
    node _T_203 = or(_T_202, is_control[3]) @[src/main/scala/Frontend/BP/predecoder.scala 212:30]
    when _T_203 : @[src/main/scala/Frontend/BP/predecoder.scala 212:36]
      node _io_GHR_T = shl(GHR, 1) @[src/main/scala/Frontend/BP/predecoder.scala 213:24]
      node _io_GHR_T_1 = or(T_NT[0], T_NT[1]) @[src/main/scala/Frontend/BP/predecoder.scala 213:46]
      node _io_GHR_T_2 = or(_io_GHR_T_1, T_NT[2]) @[src/main/scala/Frontend/BP/predecoder.scala 213:46]
      node _io_GHR_T_3 = or(_io_GHR_T_2, T_NT[3]) @[src/main/scala/Frontend/BP/predecoder.scala 213:46]
      node _io_GHR_T_4 = or(_io_GHR_T, _io_GHR_T_3) @[src/main/scala/Frontend/BP/predecoder.scala 213:30]
      connect io.GHR, _io_GHR_T_4 @[src/main/scala/Frontend/BP/predecoder.scala 213:16]
    connect GHR, io.GHR @[src/main/scala/Frontend/BP/predecoder.scala 215:9]
    when io.commit.bits.is_misprediction : @[src/main/scala/Frontend/BP/predecoder.scala 216:42]
      connect GHR, io.commit.bits.GHR @[src/main/scala/Frontend/BP/predecoder.scala 217:13]
    node _io_RAS_update_ret_T = and(is_RET, input_fetch_packet_valid) @[src/main/scala/Frontend/BP/predecoder.scala 224:41]
    connect io.RAS_update.ret, _io_RAS_update_ret_T @[src/main/scala/Frontend/BP/predecoder.scala 224:30]
    node _io_RAS_update_call_T = and(is_CALL, input_fetch_packet_valid) @[src/main/scala/Frontend/BP/predecoder.scala 225:41]
    connect io.RAS_update.call, _io_RAS_update_call_T @[src/main/scala/Frontend/BP/predecoder.scala 225:30]
    node _io_RAS_update_call_addr_T = mul(dominant_branch_index, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 226:69]
    node _io_RAS_update_call_addr_T_1 = add(masked_addr, _io_RAS_update_call_addr_T) @[src/main/scala/Frontend/BP/predecoder.scala 226:45]
    node _io_RAS_update_call_addr_T_2 = tail(_io_RAS_update_call_addr_T_1, 1) @[src/main/scala/Frontend/BP/predecoder.scala 226:45]
    node _io_RAS_update_call_addr_T_3 = add(_io_RAS_update_call_addr_T_2, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 226:75]
    node _io_RAS_update_call_addr_T_4 = tail(_io_RAS_update_call_addr_T_3, 1) @[src/main/scala/Frontend/BP/predecoder.scala 226:75]
    connect io.RAS_update.call_addr, _io_RAS_update_call_addr_T_4 @[src/main/scala/Frontend/BP/predecoder.scala 226:30]
    reg final_fetch_packet_bits_REG : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}, clock @[src/main/scala/Frontend/BP/predecoder.scala 232:39]
    connect final_fetch_packet_bits_REG, io.fetch_packet.bits @[src/main/scala/Frontend/BP/predecoder.scala 232:39]
    connect final_fetch_packet.bits, final_fetch_packet_bits_REG @[src/main/scala/Frontend/BP/predecoder.scala 232:29]
    reg final_fetch_packet_bits_fetch_PC_REG : UInt, clock @[src/main/scala/Frontend/BP/predecoder.scala 233:48]
    connect final_fetch_packet_bits_fetch_PC_REG, masked_addr @[src/main/scala/Frontend/BP/predecoder.scala 233:48]
    connect final_fetch_packet.bits.fetch_PC, final_fetch_packet_bits_fetch_PC_REG @[src/main/scala/Frontend/BP/predecoder.scala 233:38]
    reg final_fetch_packet_bits_valid_bits_0_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    connect final_fetch_packet_bits_valid_bits_0_REG, io.fetch_packet.bits.valid_bits[0] @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    reg final_fetch_packet_bits_valid_bits_0_REG_1 : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    connect final_fetch_packet_bits_valid_bits_0_REG_1, final_fetch_packet_valid_bits[0] @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    node _final_fetch_packet_bits_valid_bits_0_T = and(final_fetch_packet_bits_valid_bits_0_REG, final_fetch_packet_bits_valid_bits_0_REG_1) @[src/main/scala/Frontend/BP/predecoder.scala 235:96]
    connect final_fetch_packet.bits.valid_bits[0], _final_fetch_packet_bits_valid_bits_0_T @[src/main/scala/Frontend/BP/predecoder.scala 235:49]
    reg final_fetch_packet_bits_valid_bits_1_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    connect final_fetch_packet_bits_valid_bits_1_REG, io.fetch_packet.bits.valid_bits[1] @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    reg final_fetch_packet_bits_valid_bits_1_REG_1 : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    connect final_fetch_packet_bits_valid_bits_1_REG_1, final_fetch_packet_valid_bits[1] @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    node _final_fetch_packet_bits_valid_bits_1_T = and(final_fetch_packet_bits_valid_bits_1_REG, final_fetch_packet_bits_valid_bits_1_REG_1) @[src/main/scala/Frontend/BP/predecoder.scala 235:96]
    connect final_fetch_packet.bits.valid_bits[1], _final_fetch_packet_bits_valid_bits_1_T @[src/main/scala/Frontend/BP/predecoder.scala 235:49]
    reg final_fetch_packet_bits_valid_bits_2_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    connect final_fetch_packet_bits_valid_bits_2_REG, io.fetch_packet.bits.valid_bits[2] @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    reg final_fetch_packet_bits_valid_bits_2_REG_1 : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    connect final_fetch_packet_bits_valid_bits_2_REG_1, final_fetch_packet_valid_bits[2] @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    node _final_fetch_packet_bits_valid_bits_2_T = and(final_fetch_packet_bits_valid_bits_2_REG, final_fetch_packet_bits_valid_bits_2_REG_1) @[src/main/scala/Frontend/BP/predecoder.scala 235:96]
    connect final_fetch_packet.bits.valid_bits[2], _final_fetch_packet_bits_valid_bits_2_T @[src/main/scala/Frontend/BP/predecoder.scala 235:49]
    reg final_fetch_packet_bits_valid_bits_3_REG : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    connect final_fetch_packet_bits_valid_bits_3_REG, io.fetch_packet.bits.valid_bits[3] @[src/main/scala/Frontend/BP/predecoder.scala 235:59]
    reg final_fetch_packet_bits_valid_bits_3_REG_1 : UInt<1>, clock @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    connect final_fetch_packet_bits_valid_bits_3_REG_1, final_fetch_packet_valid_bits[3] @[src/main/scala/Frontend/BP/predecoder.scala 235:106]
    node _final_fetch_packet_bits_valid_bits_3_T = and(final_fetch_packet_bits_valid_bits_3_REG, final_fetch_packet_bits_valid_bits_3_REG_1) @[src/main/scala/Frontend/BP/predecoder.scala 235:96]
    connect final_fetch_packet.bits.valid_bits[3], _final_fetch_packet_bits_valid_bits_3_T @[src/main/scala/Frontend/BP/predecoder.scala 235:49]
    node _push_FTQ_T = or(is_control[0], is_control[1]) @[src/main/scala/Frontend/BP/predecoder.scala 241:40]
    node _push_FTQ_T_1 = or(_push_FTQ_T, is_control[2]) @[src/main/scala/Frontend/BP/predecoder.scala 241:40]
    node push_FTQ = or(_push_FTQ_T_1, is_control[3]) @[src/main/scala/Frontend/BP/predecoder.scala 241:40]
    connect predictions.ready, io.predictions.ready @[src/main/scala/Frontend/BP/predecoder.scala 243:52]
    node _predictions_valid_T = and(push_FTQ, input_fetch_packet_valid) @[src/main/scala/Frontend/BP/predecoder.scala 244:64]
    connect predictions.valid, _predictions_valid_T @[src/main/scala/Frontend/BP/predecoder.scala 244:52]
    connect predictions.bits.fetch_PC, io.fetch_packet.bits.fetch_PC @[src/main/scala/Frontend/BP/predecoder.scala 247:52]
    connect predictions.bits.GHR, GHR @[src/main/scala/Frontend/BP/predecoder.scala 248:52]
    connect predictions.bits.NEXT, io.RAS_read.NEXT @[src/main/scala/Frontend/BP/predecoder.scala 249:52]
    connect predictions.bits.TOS, io.RAS_read.TOS @[src/main/scala/Frontend/BP/predecoder.scala 250:52]
    connect predictions.bits.dominant_index, UInt<2>(0h3) @[src/main/scala/Frontend/BP/predecoder.scala 252:52]
    node _predictions_bits_resolved_PC_T = mul(UInt<3>(0h4), UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 253:100]
    node _predictions_bits_resolved_PC_T_1 = add(io.fetch_packet.bits.fetch_PC, _predictions_bits_resolved_PC_T) @[src/main/scala/Frontend/BP/predecoder.scala 253:85]
    node _predictions_bits_resolved_PC_T_2 = tail(_predictions_bits_resolved_PC_T_1, 1) @[src/main/scala/Frontend/BP/predecoder.scala 253:85]
    connect predictions.bits.resolved_PC, _predictions_bits_resolved_PC_T_2 @[src/main/scala/Frontend/BP/predecoder.scala 253:52]
    node _predictions_bits_T_NT_T = or(T_NT[0], T_NT[1]) @[src/main/scala/Frontend/BP/predecoder.scala 256:69]
    node _predictions_bits_T_NT_T_1 = or(_predictions_bits_T_NT_T, T_NT[2]) @[src/main/scala/Frontend/BP/predecoder.scala 256:69]
    node _predictions_bits_T_NT_T_2 = or(_predictions_bits_T_NT_T_1, T_NT[3]) @[src/main/scala/Frontend/BP/predecoder.scala 256:69]
    connect predictions.bits.T_NT, _predictions_bits_T_NT_T_2 @[src/main/scala/Frontend/BP/predecoder.scala 256:52]
    when predictions.bits.T_NT : @[src/main/scala/Frontend/BP/predecoder.scala 257:32]
      connect predictions.bits.predicted_PC, target_address @[src/main/scala/Frontend/BP/predecoder.scala 258:52]
    else :
      node _predictions_bits_predicted_PC_T = mul(UInt<3>(0h4), UInt<3>(0h4)) @[src/main/scala/Frontend/BP/predecoder.scala 260:100]
      node _predictions_bits_predicted_PC_T_1 = add(io.fetch_packet.bits.fetch_PC, _predictions_bits_predicted_PC_T) @[src/main/scala/Frontend/BP/predecoder.scala 260:85]
      node _predictions_bits_predicted_PC_T_2 = tail(_predictions_bits_predicted_PC_T_1, 1) @[src/main/scala/Frontend/BP/predecoder.scala 260:85]
      connect predictions.bits.predicted_PC, _predictions_bits_predicted_PC_T_2 @[src/main/scala/Frontend/BP/predecoder.scala 260:52]
    connect predictions.bits.valid, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 262:52]
    connect predictions.bits.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/BP/predecoder.scala 263:52]
    connect predictions.bits.br_type, dominant_br_type @[src/main/scala/Frontend/BP/predecoder.scala 264:52]
    inst predictions_skid_buffer of Queue1_FTQ_entry @[src/main/scala/Frontend/BP/predecoder.scala 272:49]
    connect predictions_skid_buffer.clock, clock
    connect predictions_skid_buffer.reset, reset
    inst final_fetch_packet_skid_buffer of Queue1_fetch_packet @[src/main/scala/Frontend/BP/predecoder.scala 273:49]
    connect final_fetch_packet_skid_buffer.clock, clock
    connect final_fetch_packet_skid_buffer.reset, reset
    connect predictions_skid_buffer.io.enq, predictions @[src/main/scala/Frontend/BP/predecoder.scala 275:53]
    connect io.predictions.bits, predictions_skid_buffer.io.deq.bits @[src/main/scala/Frontend/BP/predecoder.scala 276:53]
    connect io.predictions.valid, predictions_skid_buffer.io.deq.valid @[src/main/scala/Frontend/BP/predecoder.scala 276:53]
    connect predictions_skid_buffer.io.deq.ready, io.predictions.ready @[src/main/scala/Frontend/BP/predecoder.scala 276:53]
    connect final_fetch_packet_skid_buffer.io.enq, final_fetch_packet @[src/main/scala/Frontend/BP/predecoder.scala 278:53]
    connect io.final_fetch_packet.bits, final_fetch_packet_skid_buffer.io.deq.bits @[src/main/scala/Frontend/BP/predecoder.scala 279:53]
    connect io.final_fetch_packet.valid, final_fetch_packet_skid_buffer.io.deq.valid @[src/main/scala/Frontend/BP/predecoder.scala 279:53]
    connect final_fetch_packet_skid_buffer.io.deq.ready, io.final_fetch_packet.ready @[src/main/scala/Frontend/BP/predecoder.scala 279:53]
    node _io_prediction_ready_T = and(io.final_fetch_packet.ready, io.predictions.ready) @[src/main/scala/Frontend/BP/predecoder.scala 281:59]
    connect io.prediction.ready, _io_prediction_ready_T @[src/main/scala/Frontend/BP/predecoder.scala 281:27]
    node _io_fetch_packet_ready_T = and(io.final_fetch_packet.ready, io.predictions.ready) @[src/main/scala/Frontend/BP/predecoder.scala 282:59]
    connect io.fetch_packet.ready, _io_fetch_packet_ready_T @[src/main/scala/Frontend/BP/predecoder.scala 282:27]

  module PC_gen : @[src/main/scala/Frontend/BP/PC_gen.scala 44:7]
    input clock : Clock @[src/main/scala/Frontend/BP/PC_gen.scala 44:7]
    input reset : Reset @[src/main/scala/Frontend/BP/PC_gen.scala 44:7]
    output io : { flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, flip revert : { valid : UInt<1>, bits : { PC : UInt<32>}}, flip prediction : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, flip RAS_read : { NEXT : UInt<7>, TOS : UInt<7>, ret_addr : UInt<32>}, PC_next : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}} @[src/main/scala/Frontend/BP/PC_gen.scala 47:16]

    regreset PC_gen_state : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 60:37]
    regreset PC : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 62:37]
    wire use_BTB : UInt<1> @[src/main/scala/Frontend/BP/PC_gen.scala 64:34]
    wire use_RAS : UInt<1> @[src/main/scala/Frontend/BP/PC_gen.scala 65:34]
    wire is_branch : UInt<1> @[src/main/scala/Frontend/BP/PC_gen.scala 68:32]
    wire is_jalr : UInt<1> @[src/main/scala/Frontend/BP/PC_gen.scala 69:32]
    wire is_ret : UInt<1> @[src/main/scala/Frontend/BP/PC_gen.scala 70:32]
    wire misprediction : UInt<1> @[src/main/scala/Frontend/BP/PC_gen.scala 72:43]
    wire instruction_index_within_packet : UInt<2> @[src/main/scala/Frontend/BP/PC_gen.scala 75:49]
    wire PC_increment : UInt<32> @[src/main/scala/Frontend/BP/PC_gen.scala 76:49]
    node _is_branch_T = eq(io.prediction.bits.br_type, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/PC_gen.scala 80:56]
    node _is_branch_T_1 = and(_is_branch_T, io.prediction.valid) @[src/main/scala/Frontend/BP/PC_gen.scala 80:77]
    connect is_branch, _is_branch_T_1 @[src/main/scala/Frontend/BP/PC_gen.scala 80:25]
    node _is_jalr_T = eq(io.prediction.bits.br_type, UInt<2>(0h3)) @[src/main/scala/Frontend/BP/PC_gen.scala 81:56]
    node _is_jalr_T_1 = and(_is_jalr_T, io.prediction.valid) @[src/main/scala/Frontend/BP/PC_gen.scala 81:77]
    connect is_jalr, _is_jalr_T_1 @[src/main/scala/Frontend/BP/PC_gen.scala 81:25]
    node _is_ret_T = eq(io.prediction.bits.br_type, UInt<3>(0h4)) @[src/main/scala/Frontend/BP/PC_gen.scala 82:56]
    node _is_ret_T_1 = and(_is_ret_T, io.prediction.valid) @[src/main/scala/Frontend/BP/PC_gen.scala 82:77]
    connect is_ret, _is_ret_T_1 @[src/main/scala/Frontend/BP/PC_gen.scala 82:25]
    node _use_BTB_T = and(io.prediction.bits.hit, io.prediction.valid) @[src/main/scala/Frontend/BP/PC_gen.scala 84:52]
    node _use_BTB_T_1 = eq(is_ret, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 84:78]
    node _use_BTB_T_2 = and(_use_BTB_T, _use_BTB_T_1) @[src/main/scala/Frontend/BP/PC_gen.scala 84:75]
    connect use_BTB, _use_BTB_T_2 @[src/main/scala/Frontend/BP/PC_gen.scala 84:25]
    connect use_RAS, is_ret @[src/main/scala/Frontend/BP/PC_gen.scala 85:25]
    node _misprediction_T = and(io.commit.bits.is_misprediction, io.commit.valid) @[src/main/scala/Frontend/BP/PC_gen.scala 87:60]
    connect misprediction, _misprediction_T @[src/main/scala/Frontend/BP/PC_gen.scala 87:25]
    node _instruction_index_within_packet_T = shr(io.PC_next.bits.addr, 2) @[src/main/scala/Frontend/BP/PC_gen.scala 91:63]
    connect instruction_index_within_packet, _instruction_index_within_packet_T @[src/main/scala/Frontend/BP/PC_gen.scala 91:37]
    node _PC_increment_T = sub(UInt<3>(0h4), instruction_index_within_packet) @[src/main/scala/Frontend/BP/PC_gen.scala 92:39]
    node _PC_increment_T_1 = tail(_PC_increment_T, 1) @[src/main/scala/Frontend/BP/PC_gen.scala 92:39]
    node _PC_increment_T_2 = shl(_PC_increment_T_1, 2) @[src/main/scala/Frontend/BP/PC_gen.scala 92:74]
    connect PC_increment, _PC_increment_T_2 @[src/main/scala/Frontend/BP/PC_gen.scala 92:21]
    regreset misprediction_PC_buf : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 98:39]
    connect io.PC_next.bits.addr, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 101:26]
    connect io.PC_next.valid, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 102:26]
    node _T = asUInt(UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
    node _T_1 = asUInt(PC_gen_state) @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
    when _T_2 : @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
      when misprediction : @[src/main/scala/Frontend/BP/PC_gen.scala 107:32]
        connect misprediction_PC_buf, io.commit.bits.fetch_PC @[src/main/scala/Frontend/BP/PC_gen.scala 108:38]
        connect PC_gen_state, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 109:30]
      else :
        when io.revert.valid : @[src/main/scala/Frontend/BP/PC_gen.scala 110:40]
          connect misprediction_PC_buf, io.revert.bits.PC @[src/main/scala/Frontend/BP/PC_gen.scala 111:38]
          connect PC_gen_state, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 112:30]
        else :
          when use_BTB : @[src/main/scala/Frontend/BP/PC_gen.scala 114:30]
            connect io.PC_next.bits.addr, io.prediction.bits.target @[src/main/scala/Frontend/BP/PC_gen.scala 115:42]
            connect io.PC_next.valid, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 116:41]
          else :
            when use_RAS : @[src/main/scala/Frontend/BP/PC_gen.scala 117:36]
              connect io.PC_next.valid, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 118:41]
              connect io.PC_next.bits.addr, io.RAS_read.ret_addr @[src/main/scala/Frontend/BP/PC_gen.scala 119:42]
            else :
              connect io.PC_next.valid, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 121:41]
              connect io.PC_next.bits.addr, PC @[src/main/scala/Frontend/BP/PC_gen.scala 122:42]
    else :
      node _T_3 = asUInt(UInt<1>(0h1)) @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
      node _T_4 = asUInt(PC_gen_state) @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
      node _T_5 = eq(_T_3, _T_4) @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
      when _T_5 : @[src/main/scala/Frontend/BP/PC_gen.scala 104:25]
        when misprediction : @[src/main/scala/Frontend/BP/PC_gen.scala 128:32]
          connect misprediction_PC_buf, io.commit.bits.fetch_PC @[src/main/scala/Frontend/BP/PC_gen.scala 129:38]
          connect PC_gen_state, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 130:30]
        else :
          when io.revert.valid : @[src/main/scala/Frontend/BP/PC_gen.scala 131:40]
            connect misprediction_PC_buf, io.revert.bits.PC @[src/main/scala/Frontend/BP/PC_gen.scala 132:38]
            connect PC_gen_state, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 133:30]
          else :
            connect io.PC_next.bits.addr, misprediction_PC_buf @[src/main/scala/Frontend/BP/PC_gen.scala 135:38]
            connect io.PC_next.valid, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 136:38]
            connect PC_gen_state, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 137:30]
    node _T_6 = and(io.PC_next.ready, io.PC_next.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when _T_6 : @[src/main/scala/Frontend/BP/PC_gen.scala 144:26]
      node _PC_T = add(io.PC_next.bits.addr, PC_increment) @[src/main/scala/Frontend/BP/PC_gen.scala 145:36]
      node _PC_T_1 = tail(_PC_T, 1) @[src/main/scala/Frontend/BP/PC_gen.scala 145:36]
      connect PC, _PC_T_1 @[src/main/scala/Frontend/BP/PC_gen.scala 145:12]
    connect io.PC_next.bits.wr_data, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 153:29]
    connect io.PC_next.bits.wr_en, UInt<1>(0h0) @[src/main/scala/Frontend/BP/PC_gen.scala 154:27]
    connect io.prediction.ready, UInt<1>(0h1) @[src/main/scala/Frontend/BP/PC_gen.scala 156:25]
    node _T_7 = and(io.PC_next.ready, io.PC_next.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_8 = eq(io.commit.valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 169:58]
    node _T_9 = and(_T_7, _T_8) @[src/main/scala/Frontend/BP/PC_gen.scala 169:55]
    node _T_10 = eq(io.revert.valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 169:78]
    node _T_11 = and(_T_9, _T_10) @[src/main/scala/Frontend/BP/PC_gen.scala 169:75]
    node _T_12 = eq(io.prediction.valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 169:98]
    node _T_13 = and(_T_11, _T_12) @[src/main/scala/Frontend/BP/PC_gen.scala 169:95]
    node _T_14 = and(io.PC_next.bits.addr, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/BP/PC_gen.scala 170:94]
    reg REG : UInt, clock @[src/main/scala/Frontend/BP/PC_gen.scala 170:72]
    connect REG, _T_14 @[src/main/scala/Frontend/BP/PC_gen.scala 170:72]
    node _T_15 = add(REG, UInt<5>(0h10)) @[src/main/scala/Frontend/BP/PC_gen.scala 170:112]
    node _T_16 = tail(_T_15, 1) @[src/main/scala/Frontend/BP/PC_gen.scala 170:112]
    node _T_17 = eq(io.PC_next.bits.addr, _T_16) @[src/main/scala/Frontend/BP/PC_gen.scala 170:60]
    node delay = intrinsic(circt_ltl_delay<delay = 1, length = 0> : UInt<1>, UInt<1>(0h1)) @[src/main/scala/Frontend/BP/PC_gen.scala 171:53]
    node concat = intrinsic(circt_ltl_concat : UInt<1>, _T_13, delay) @[src/main/scala/Frontend/BP/PC_gen.scala 171:53]
    node implication = intrinsic(circt_ltl_implication : UInt<1>, concat, _T_17) @[src/main/scala/Frontend/BP/PC_gen.scala 171:53]
    node has_been_reset = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable = eq(has_been_reset, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_1 = intrinsic(circt_ltl_disable : UInt<1>, implication, disable) @[src/main/scala/Frontend/BP/PC_gen.scala 173:19]
    node clock_1 = intrinsic(circt_ltl_clock : UInt<1>, disable_1, clock) @[src/main/scala/Frontend/BP/PC_gen.scala 173:19]
    intrinsic(circt_verif_assert, clock_1) @[src/main/scala/Frontend/BP/PC_gen.scala 173:19]
    node has_been_reset_1 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_2 = eq(has_been_reset_1, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_3 = intrinsic(circt_ltl_disable : UInt<1>, implication, disable_2) @[src/main/scala/Frontend/BP/PC_gen.scala 175:18]
    node clock_2 = intrinsic(circt_ltl_clock : UInt<1>, disable_3, clock) @[src/main/scala/Frontend/BP/PC_gen.scala 175:18]
    intrinsic(circt_verif_cover, clock_2) @[src/main/scala/Frontend/BP/PC_gen.scala 175:18]
    node _T_18 = eq(io.commit.valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 181:50]
    node _T_19 = eq(io.revert.valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 182:50]
    node _T_20 = eq(io.prediction.valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BP/PC_gen.scala 183:58]
    node has_been_reset_2 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_4 = eq(has_been_reset_2, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_5 = intrinsic(circt_ltl_disable : UInt<1>, _T_18, disable_4) @[src/main/scala/Frontend/BP/PC_gen.scala 184:19]
    node clock_3 = intrinsic(circt_ltl_clock : UInt<1>, disable_5, clock) @[src/main/scala/Frontend/BP/PC_gen.scala 184:19]
    intrinsic(circt_verif_assume, clock_3) @[src/main/scala/Frontend/BP/PC_gen.scala 184:19]
    node has_been_reset_3 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_6 = eq(has_been_reset_3, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_7 = intrinsic(circt_ltl_disable : UInt<1>, _T_19, disable_6) @[src/main/scala/Frontend/BP/PC_gen.scala 185:19]
    node clock_4 = intrinsic(circt_ltl_clock : UInt<1>, disable_7, clock) @[src/main/scala/Frontend/BP/PC_gen.scala 185:19]
    intrinsic(circt_verif_assume, clock_4) @[src/main/scala/Frontend/BP/PC_gen.scala 185:19]

  module Queue16_fetch_packet : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, count : UInt<5>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]} [16] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<5>(0h10), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<4>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 3, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>(0h10), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Q : @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input clock : Clock @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input reset : Reset @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, flip flush : UInt<1>} @[src/main/scala/Frontend/instruction_fetch.scala 36:14]

    inst queue of Queue16_fetch_packet @[src/main/scala/Frontend/instruction_fetch.scala 51:21]
    connect queue.clock, clock
    connect queue.reset, reset
    connect queue.io.enq, io.in @[src/main/scala/Frontend/instruction_fetch.scala 58:16]
    connect io.out.bits, queue.io.deq.bits @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect io.out.valid, queue.io.deq.valid @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.deq.ready, io.out.ready @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.flush, io.flush @[src/main/scala/Frontend/instruction_fetch.scala 60:22]

  module Queue16_memory_request : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, count : UInt<5>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>} [16] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<5>(0h10), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<4>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 3, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>(0h10), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Q_1 : @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input clock : Clock @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input reset : Reset @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, flip flush : UInt<1>} @[src/main/scala/Frontend/instruction_fetch.scala 36:14]

    inst queue of Queue16_memory_request @[src/main/scala/Frontend/instruction_fetch.scala 51:21]
    connect queue.clock, clock
    connect queue.reset, reset
    connect queue.io.enq, io.in @[src/main/scala/Frontend/instruction_fetch.scala 58:16]
    connect io.out.bits, queue.io.deq.bits @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect io.out.valid, queue.io.deq.valid @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.deq.ready, io.out.ready @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.flush, io.flush @[src/main/scala/Frontend/instruction_fetch.scala 60:22]

  module Queue16_prediction : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, count : UInt<5>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>} [16] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<5>(0h10), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<4>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 3, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>(0h10), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Q_2 : @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input clock : Clock @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input reset : Reset @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { hit : UInt<1>, target : UInt<32>, br_type : UInt<3>, GHR : UInt<16>, T_NT : UInt<1>}}, flip flush : UInt<1>} @[src/main/scala/Frontend/instruction_fetch.scala 36:14]

    inst queue of Queue16_prediction @[src/main/scala/Frontend/instruction_fetch.scala 51:21]
    connect queue.clock, clock
    connect queue.reset, reset
    connect queue.io.enq, io.in @[src/main/scala/Frontend/instruction_fetch.scala 58:16]
    connect io.out.bits, queue.io.deq.bits @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect io.out.valid, queue.io.deq.valid @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.deq.ready, io.out.ready @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.flush, io.flush @[src/main/scala/Frontend/instruction_fetch.scala 60:22]

  module instruction_fetch : @[src/main/scala/Frontend/instruction_fetch.scala 69:7]
    input clock : Clock @[src/main/scala/Frontend/instruction_fetch.scala 69:7]
    input reset : Reset @[src/main/scala/Frontend/instruction_fetch.scala 69:7]
    output io : { flip flush : UInt<1>, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, flip memory_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, memory_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, predictions : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, revert : { valid : UInt<1>, bits : { PC : UInt<32>}}} @[src/main/scala/Frontend/instruction_fetch.scala 74:16]

    inst bp of BP @[src/main/scala/Frontend/instruction_fetch.scala 90:37]
    connect bp.clock, clock
    connect bp.reset, reset
    inst predecoder of predecoder @[src/main/scala/Frontend/instruction_fetch.scala 91:37]
    connect predecoder.clock, clock
    connect predecoder.reset, reset
    inst PC_gen of PC_gen @[src/main/scala/Frontend/instruction_fetch.scala 92:37]
    connect PC_gen.clock, clock
    connect PC_gen.reset, reset
    inst instruction_Q of Q @[src/main/scala/Frontend/instruction_fetch.scala 97:35]
    connect instruction_Q.clock, clock
    connect instruction_Q.reset, reset
    inst PC_Q of Q_1 @[src/main/scala/Frontend/instruction_fetch.scala 98:35]
    connect PC_Q.clock, clock
    connect PC_Q.reset, reset
    inst BTB_Q of Q_2 @[src/main/scala/Frontend/instruction_fetch.scala 99:35]
    connect BTB_Q.clock, clock
    connect BTB_Q.reset, reset
    connect instruction_Q.io.in, io.memory_response @[src/main/scala/Frontend/instruction_fetch.scala 104:35]
    connect predecoder.io.fetch_packet, instruction_Q.io.out @[src/main/scala/Frontend/instruction_fetch.scala 105:35]
    node _instruction_Q_io_out_ready_T = and(BTB_Q.io.out.valid, predecoder.io.fetch_packet.ready) @[src/main/scala/Frontend/instruction_fetch.scala 106:58]
    connect instruction_Q.io.out.ready, _instruction_Q_io_out_ready_T @[src/main/scala/Frontend/instruction_fetch.scala 106:35]
    connect predecoder.io.prediction, BTB_Q.io.out @[src/main/scala/Frontend/instruction_fetch.scala 112:41]
    connect predecoder.io.fetch_packet, instruction_Q.io.out @[src/main/scala/Frontend/instruction_fetch.scala 113:41]
    connect predecoder.io.RAS_read, bp.io.RAS_read @[src/main/scala/Frontend/instruction_fetch.scala 114:41]
    connect io.fetch_packet.bits, predecoder.io.final_fetch_packet.bits @[src/main/scala/Frontend/instruction_fetch.scala 115:41]
    connect io.fetch_packet.valid, predecoder.io.final_fetch_packet.valid @[src/main/scala/Frontend/instruction_fetch.scala 115:41]
    connect predecoder.io.final_fetch_packet.ready, io.fetch_packet.ready @[src/main/scala/Frontend/instruction_fetch.scala 115:41]
    connect io.predictions.bits, predecoder.io.predictions.bits @[src/main/scala/Frontend/instruction_fetch.scala 116:41]
    connect io.predictions.valid, predecoder.io.predictions.valid @[src/main/scala/Frontend/instruction_fetch.scala 116:41]
    connect predecoder.io.predictions.ready, io.predictions.ready @[src/main/scala/Frontend/instruction_fetch.scala 116:41]
    connect predecoder.io.commit, io.commit @[src/main/scala/Frontend/instruction_fetch.scala 117:41]
    connect PC_gen.io.commit, io.commit @[src/main/scala/Frontend/instruction_fetch.scala 122:33]
    connect PC_gen.io.prediction, bp.io.prediction @[src/main/scala/Frontend/instruction_fetch.scala 123:33]
    connect PC_gen.io.RAS_read, bp.io.RAS_read @[src/main/scala/Frontend/instruction_fetch.scala 124:33]
    connect PC_gen.io.revert, predecoder.io.revert @[src/main/scala/Frontend/instruction_fetch.scala 125:33]
    node _PC_gen_io_PC_next_ready_T = and(bp.io.predict.ready, PC_Q.io.in.ready) @[src/main/scala/Frontend/instruction_fetch.scala 126:56]
    connect PC_gen.io.PC_next.ready, _PC_gen_io_PC_next_ready_T @[src/main/scala/Frontend/instruction_fetch.scala 126:33]
    connect BTB_Q.io.in, bp.io.prediction @[src/main/scala/Frontend/instruction_fetch.scala 131:35]
    connect predecoder.io.prediction, BTB_Q.io.out @[src/main/scala/Frontend/instruction_fetch.scala 132:35]
    node _BTB_Q_io_out_ready_T = and(instruction_Q.io.out.valid, predecoder.io.prediction.ready) @[src/main/scala/Frontend/instruction_fetch.scala 133:66]
    connect BTB_Q.io.out.ready, _BTB_Q_io_out_ready_T @[src/main/scala/Frontend/instruction_fetch.scala 133:35]
    connect bp.io.commit, io.commit @[src/main/scala/Frontend/instruction_fetch.scala 138:29]
    connect bp.io.predict, PC_Q.io.out @[src/main/scala/Frontend/instruction_fetch.scala 139:29]
    connect bp.io.RAS_update, predecoder.io.RAS_update @[src/main/scala/Frontend/instruction_fetch.scala 140:29]
    connect bp.io.GHR, predecoder.io.GHR @[src/main/scala/Frontend/instruction_fetch.scala 141:29]
    node _bp_io_predict_valid_T = and(PC_gen.io.PC_next.ready, PC_gen.io.PC_next.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    connect bp.io.predict.valid, _bp_io_predict_valid_T @[src/main/scala/Frontend/instruction_fetch.scala 142:29]
    connect PC_Q.io.in, PC_gen.io.PC_next @[src/main/scala/Frontend/instruction_fetch.scala 147:29]
    connect io.memory_request.bits, PC_Q.io.out.bits @[src/main/scala/Frontend/instruction_fetch.scala 148:29]
    connect io.memory_request.valid, PC_Q.io.out.valid @[src/main/scala/Frontend/instruction_fetch.scala 148:29]
    connect PC_Q.io.out.ready, io.memory_request.ready @[src/main/scala/Frontend/instruction_fetch.scala 148:29]
    node _PC_Q_io_in_valid_T = and(PC_gen.io.PC_next.valid, bp.io.predict.ready) @[src/main/scala/Frontend/instruction_fetch.scala 149:56]
    connect PC_Q.io.in.valid, _PC_Q_io_in_valid_T @[src/main/scala/Frontend/instruction_fetch.scala 149:29]
    node _BTB_Q_io_flush_T = or(io.flush, io.revert.valid) @[src/main/scala/Frontend/instruction_fetch.scala 154:48]
    connect BTB_Q.io.flush, _BTB_Q_io_flush_T @[src/main/scala/Frontend/instruction_fetch.scala 154:35]
    node _PC_Q_io_flush_T = or(io.flush, io.revert.valid) @[src/main/scala/Frontend/instruction_fetch.scala 155:48]
    connect PC_Q.io.flush, _PC_Q_io_flush_T @[src/main/scala/Frontend/instruction_fetch.scala 155:35]
    node _instruction_Q_io_flush_T = or(io.flush, io.revert.valid) @[src/main/scala/Frontend/instruction_fetch.scala 156:48]
    connect instruction_Q.io.flush, _instruction_Q_io_flush_T @[src/main/scala/Frontend/instruction_fetch.scala 156:35]
    node _bp_io_flush_T = or(io.flush, io.revert.valid) @[src/main/scala/Frontend/instruction_fetch.scala 157:48]
    connect bp.io.flush, _bp_io_flush_T @[src/main/scala/Frontend/instruction_fetch.scala 157:35]
    connect predecoder.io.flush, io.flush @[src/main/scala/Frontend/instruction_fetch.scala 158:35]
    connect io.fetch_packet.bits, predecoder.io.final_fetch_packet.bits @[src/main/scala/Frontend/instruction_fetch.scala 163:29]
    connect io.fetch_packet.valid, predecoder.io.final_fetch_packet.valid @[src/main/scala/Frontend/instruction_fetch.scala 163:29]
    connect predecoder.io.final_fetch_packet.ready, io.fetch_packet.ready @[src/main/scala/Frontend/instruction_fetch.scala 163:29]
    connect io.revert, predecoder.io.revert @[src/main/scala/Frontend/instruction_fetch.scala 164:15]

  module decoder : @[src/main/scala/Frontend/decoder.scala 40:7]
    input clock : Clock @[src/main/scala/Frontend/decoder.scala 40:7]
    input reset : Reset @[src/main/scala/Frontend/decoder.scala 40:7]
    output io : { flip instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}}, decoded_instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}} @[src/main/scala/Frontend/decoder.scala 43:16]

    node opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/Frontend/decoder.scala 55:34]
    node RS1 = bits(io.instruction.bits.instruction, 19, 15) @[src/main/scala/Frontend/decoder.scala 56:34]
    node RS2 = bits(io.instruction.bits.instruction, 24, 20) @[src/main/scala/Frontend/decoder.scala 57:34]
    node RD = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/Frontend/decoder.scala 58:34]
    node IMM_opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/utils.scala 117:33]
    node _IMM_U_T = eq(IMM_opcode, UInt<5>(0h17)) @[src/main/scala/utils.scala 119:30]
    node _IMM_U_T_1 = eq(IMM_opcode, UInt<6>(0h37)) @[src/main/scala/utils.scala 119:59]
    node IMM_U = or(_IMM_U_T, _IMM_U_T_1) @[src/main/scala/utils.scala 119:48]
    node IMM_J = eq(IMM_opcode, UInt<7>(0h6f)) @[src/main/scala/utils.scala 120:30]
    node IMM_B = eq(IMM_opcode, UInt<7>(0h63)) @[src/main/scala/utils.scala 121:30]
    node IMM_S = eq(IMM_opcode, UInt<6>(0h23)) @[src/main/scala/utils.scala 122:30]
    node IMM_R = eq(IMM_opcode, UInt<6>(0h33)) @[src/main/scala/utils.scala 123:30]
    node _IMM_I_T = eq(IMM_opcode, UInt<5>(0h13)) @[src/main/scala/utils.scala 124:30]
    node _IMM_I_T_1 = eq(IMM_opcode, UInt<2>(0h3)) @[src/main/scala/utils.scala 124:59]
    node _IMM_I_T_2 = or(_IMM_I_T, _IMM_I_T_1) @[src/main/scala/utils.scala 124:48]
    node _IMM_I_T_3 = eq(IMM_opcode, UInt<7>(0h67)) @[src/main/scala/utils.scala 124:88]
    node IMM_I = or(_IMM_I_T_2, _IMM_I_T_3) @[src/main/scala/utils.scala 124:77]
    wire IMM : UInt<21> @[src/main/scala/utils.scala 126:23]
    when IMM_B : @[src/main/scala/utils.scala 128:17]
      wire IMM_temp : SInt<32> @[src/main/scala/utils.scala 130:28]
      node IMM_imm_12 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 132:42]
      node IMM_imm_10_5 = bits(io.instruction.bits.instruction, 30, 25) @[src/main/scala/utils.scala 133:42]
      node IMM_imm_4_1 = bits(io.instruction.bits.instruction, 11, 8) @[src/main/scala/utils.scala 134:42]
      node IMM_imm_11 = bits(io.instruction.bits.instruction, 7, 7) @[src/main/scala/utils.scala 135:42]
      node IMM_temp_lo = cat(IMM_imm_4_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi_hi = cat(IMM_imm_12, IMM_imm_11) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi = cat(IMM_temp_hi_hi, IMM_imm_10_5) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T = cat(IMM_temp_hi, IMM_temp_lo) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T_1 = asSInt(_IMM_temp_T) @[src/main/scala/utils.scala 137:70]
      connect IMM_temp, _IMM_temp_T_1 @[src/main/scala/utils.scala 137:18]
      node _IMM_imm_T = asUInt(IMM_temp) @[src/main/scala/utils.scala 138:25]
      connect IMM, _IMM_imm_T @[src/main/scala/utils.scala 138:17]
    else :
      when IMM_J : @[src/main/scala/utils.scala 140:24]
        wire IMM_temp_1 : SInt<32> @[src/main/scala/utils.scala 141:28]
        node IMM_imm_20 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 143:40]
        node IMM_imm_19_12 = bits(io.instruction.bits.instruction, 19, 12) @[src/main/scala/utils.scala 144:40]
        node IMM_imm_11_1 = bits(io.instruction.bits.instruction, 20, 20) @[src/main/scala/utils.scala 145:40]
        node IMM_imm_10_1 = bits(io.instruction.bits.instruction, 30, 21) @[src/main/scala/utils.scala 146:40]
        node IMM_temp_lo_1 = cat(IMM_imm_10_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_hi_1 = cat(IMM_imm_20, IMM_imm_19_12) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_1 = cat(IMM_temp_hi_hi_1, IMM_imm_11_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_2 = cat(IMM_temp_hi_1, IMM_temp_lo_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_3 = asSInt(_IMM_temp_T_2) @[src/main/scala/utils.scala 148:72]
        connect IMM_temp_1, _IMM_temp_T_3 @[src/main/scala/utils.scala 148:18]
        node _IMM_imm_T_1 = asUInt(IMM_temp_1) @[src/main/scala/utils.scala 149:26]
        connect IMM, _IMM_imm_T_1 @[src/main/scala/utils.scala 149:18]
      else :
        when IMM_I : @[src/main/scala/utils.scala 150:24]
          wire IMM_temp_2 : SInt<32> @[src/main/scala/utils.scala 151:28]
          node IMM_imm_11_0 = bits(io.instruction.bits.instruction, 31, 20) @[src/main/scala/utils.scala 153:44]
          node _IMM_temp_T_4 = asSInt(IMM_imm_11_0) @[src/main/scala/utils.scala 154:30]
          connect IMM_temp_2, _IMM_temp_T_4 @[src/main/scala/utils.scala 154:18]
          node _IMM_imm_T_2 = asUInt(IMM_temp_2) @[src/main/scala/utils.scala 155:25]
          connect IMM, _IMM_imm_T_2 @[src/main/scala/utils.scala 155:17]
        else :
          when IMM_S : @[src/main/scala/utils.scala 156:22]
            wire IMM_temp_3 : SInt<32> @[src/main/scala/utils.scala 157:28]
            node IMM_imm_11_5 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/utils.scala 159:44]
            node IMM_imm_4_0 = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/utils.scala 160:44]
            node _IMM_temp_T_5 = cat(IMM_imm_11_5, IMM_imm_4_0) @[src/main/scala/utils.scala 162:24]
            node _IMM_temp_T_6 = asSInt(_IMM_temp_T_5) @[src/main/scala/utils.scala 162:44]
            connect IMM_temp_3, _IMM_temp_T_6 @[src/main/scala/utils.scala 162:18]
            node _IMM_imm_T_3 = asUInt(IMM_temp_3) @[src/main/scala/utils.scala 164:25]
            connect IMM, _IMM_imm_T_3 @[src/main/scala/utils.scala 164:17]
          else :
            when IMM_U : @[src/main/scala/utils.scala 165:22]
              wire IMM_temp_4 : SInt<32> @[src/main/scala/utils.scala 166:28]
              node IMM_imm_31_12 = bits(io.instruction.bits.instruction, 31, 12) @[src/main/scala/utils.scala 168:44]
              node _IMM_temp_T_7 = asSInt(IMM_imm_31_12) @[src/main/scala/utils.scala 170:36]
              connect IMM_temp_4, _IMM_temp_T_7 @[src/main/scala/utils.scala 170:18]
              node _IMM_imm_T_4 = asUInt(IMM_temp_4) @[src/main/scala/utils.scala 172:25]
              connect IMM, _IMM_imm_T_4 @[src/main/scala/utils.scala 172:17]
            else :
              connect IMM, UInt<1>(0h0) @[src/main/scala/utils.scala 174:17]
    node FUNCT3 = bits(io.instruction.bits.instruction, 14, 12) @[src/main/scala/Frontend/decoder.scala 61:34]
    node FUNCT7 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/Frontend/decoder.scala 62:34]
    node _T = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 65:63]
    wire _WIRE : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect _WIRE, _T @[src/main/scala/Frontend/decoder.scala 65:56]
    wire instructionType : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect instructionType, _WIRE @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_2 = eq(instructionType, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_3 = eq(instructionType, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_4 = eq(instructionType, UInt<2>(0h3)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_6 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_7 = eq(instructionType, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_8 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_9 = eq(instructionType, UInt<4>(0h9)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_10 = eq(instructionType, UInt<4>(0ha)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_11 = eq(instructionType, UInt<4>(0hb)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_12 = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_13 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_14 = eq(instructionType, UInt<4>(0he)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_15 = eq(instructionType, UInt<5>(0h10)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_16 = eq(instructionType, UInt<5>(0h11)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_17 = eq(instructionType, UInt<5>(0h12)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_18 = eq(instructionType, UInt<5>(0h13)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_19 = eq(instructionType, UInt<5>(0h14)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_20 = eq(instructionType, UInt<5>(0h16)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_21 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_22 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_23 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_24 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_25 = eq(instructionType, UInt<5>(0h1e)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_26 = or(_T_1, _T_2) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_27 = or(_T_26, _T_3) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_28 = or(_T_27, _T_4) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_29 = or(_T_28, _T_5) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_30 = or(_T_29, _T_6) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_31 = or(_T_30, _T_7) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_32 = or(_T_31, _T_8) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_33 = or(_T_32, _T_9) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_34 = or(_T_33, _T_10) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_35 = or(_T_34, _T_11) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_36 = or(_T_35, _T_12) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_37 = or(_T_36, _T_13) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_38 = or(_T_37, _T_14) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_39 = or(_T_38, _T_15) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_40 = or(_T_39, _T_16) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_41 = or(_T_40, _T_17) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_42 = or(_T_41, _T_18) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_43 = or(_T_42, _T_19) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_44 = or(_T_43, _T_20) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_45 = or(_T_44, _T_21) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_46 = or(_T_45, _T_22) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_47 = or(_T_46, _T_23) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_48 = or(_T_47, _T_24) @[src/main/scala/Frontend/decoder.scala 65:56]
    node valid = or(_T_48, _T_25) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_49 = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 66:62]
    node _T_50 = asUInt(reset) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _T_51 = eq(_T_50, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 66:11]
    intrinsic(circt_chisel_ifelsefatal<format = "Assertion failed: Enum state must be valid, got %d!\n", label = "chisel3_builtin">, clock, valid, _T_51, _T_49) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _MULTIPLY_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 72:42]
    node _MULTIPLY_T_1 = eq(FUNCT7, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 72:59]
    node MULTIPLY = and(_MULTIPLY_T, _MULTIPLY_T_1) @[src/main/scala/Frontend/decoder.scala 72:49]
    node _SUBTRACT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 73:43]
    node _SUBTRACT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 73:69]
    node _SUBTRACT_T_2 = or(_SUBTRACT_T, _SUBTRACT_T_1) @[src/main/scala/Frontend/decoder.scala 73:50]
    node _SUBTRACT_T_3 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 73:91]
    node SUBTRACT = and(_SUBTRACT_T_2, _SUBTRACT_T_3) @[src/main/scala/Frontend/decoder.scala 73:81]
    node _IS_IMM_T = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 74:42]
    node _IS_IMM_T_1 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 75:42]
    node _IS_IMM_T_2 = or(_IS_IMM_T, _IS_IMM_T_1) @[src/main/scala/Frontend/decoder.scala 74:54]
    node _IS_IMM_T_3 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 76:42]
    node _IS_IMM_T_4 = or(_IS_IMM_T_2, _IS_IMM_T_3) @[src/main/scala/Frontend/decoder.scala 75:51]
    node _IS_IMM_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 77:42]
    node _IS_IMM_T_6 = or(_IS_IMM_T_4, _IS_IMM_T_5) @[src/main/scala/Frontend/decoder.scala 76:53]
    node _IS_IMM_T_7 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 78:42]
    node _IS_IMM_T_8 = or(_IS_IMM_T_6, _IS_IMM_T_7) @[src/main/scala/Frontend/decoder.scala 77:53]
    node _IS_IMM_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 79:42]
    node _IS_IMM_T_10 = or(_IS_IMM_T_8, _IS_IMM_T_9) @[src/main/scala/Frontend/decoder.scala 78:52]
    node _IS_IMM_T_11 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 80:42]
    node _IS_IMM_T_12 = or(_IS_IMM_T_10, _IS_IMM_T_11) @[src/main/scala/Frontend/decoder.scala 79:54]
    node _IS_IMM_T_13 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 81:42]
    node IS_IMM = or(_IS_IMM_T_12, _IS_IMM_T_13) @[src/main/scala/Frontend/decoder.scala 80:51]
    node _needs_divider_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 83:51]
    node _needs_divider_T_1 = eq(FUNCT3, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 83:71]
    node _needs_divider_T_2 = eq(FUNCT3, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 83:91]
    node _needs_divider_T_3 = or(_needs_divider_T_1, _needs_divider_T_2) @[src/main/scala/Frontend/decoder.scala 83:81]
    node _needs_divider_T_4 = eq(FUNCT3, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 83:111]
    node _needs_divider_T_5 = or(_needs_divider_T_3, _needs_divider_T_4) @[src/main/scala/Frontend/decoder.scala 83:101]
    node _needs_divider_T_6 = eq(FUNCT3, UInt<3>(0h7)) @[src/main/scala/Frontend/decoder.scala 83:131]
    node _needs_divider_T_7 = or(_needs_divider_T_5, _needs_divider_T_6) @[src/main/scala/Frontend/decoder.scala 83:121]
    node _needs_divider_T_8 = and(_needs_divider_T, _needs_divider_T_7) @[src/main/scala/Frontend/decoder.scala 83:59]
    node _needs_divider_T_9 = bits(FUNCT7, 0, 0) @[src/main/scala/Frontend/decoder.scala 83:151]
    node needs_divider = and(_needs_divider_T_8, _needs_divider_T_9) @[src/main/scala/Frontend/decoder.scala 83:142]
    node _needs_branch_unit_T = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 84:51]
    node _needs_branch_unit_T_1 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 84:83]
    node _needs_branch_unit_T_2 = or(_needs_branch_unit_T, _needs_branch_unit_T_1) @[src/main/scala/Frontend/decoder.scala 84:63]
    node _needs_branch_unit_T_3 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 84:112]
    node needs_branch_unit = or(_needs_branch_unit_T_2, _needs_branch_unit_T_3) @[src/main/scala/Frontend/decoder.scala 84:92]
    node _needs_ALU_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 86:52]
    node _needs_ALU_T_1 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 87:43]
    node _needs_ALU_T_2 = eq(FUNCT7, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 87:66]
    node _needs_ALU_T_3 = or(_needs_ALU_T_1, _needs_ALU_T_2) @[src/main/scala/Frontend/decoder.scala 87:55]
    node _needs_ALU_T_4 = and(_needs_ALU_T, _needs_ALU_T_3) @[src/main/scala/Frontend/decoder.scala 86:60]
    node _needs_ALU_T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 88:51]
    node _needs_ALU_T_6 = or(_needs_ALU_T_4, _needs_ALU_T_5) @[src/main/scala/Frontend/decoder.scala 87:80]
    node _needs_ALU_T_7 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 88:83]
    node _needs_ALU_T_8 = or(_needs_ALU_T_6, _needs_ALU_T_7) @[src/main/scala/Frontend/decoder.scala 88:63]
    node _needs_ALU_T_9 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 88:112]
    node needs_ALU = or(_needs_ALU_T_8, _needs_ALU_T_9) @[src/main/scala/Frontend/decoder.scala 88:92]
    connect io.decoded_instruction.valid, io.instruction.valid @[src/main/scala/Frontend/decoder.scala 94:37]
    connect io.instruction.ready, io.decoded_instruction.ready @[src/main/scala/Frontend/decoder.scala 95:37]
    wire initialReady : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/decoder.scala 97:28]
    connect initialReady.RS1_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 98:28]
    connect initialReady.RS2_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 99:28]
    connect io.decoded_instruction.bits.ready_bits, initialReady @[src/main/scala/Frontend/decoder.scala 101:49]
    node _io_decoded_instruction_bits_RD_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 103:62]
    node _io_decoded_instruction_bits_RD_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 104:61]
    node _io_decoded_instruction_bits_RD_valid_T_2 = or(_io_decoded_instruction_bits_RD_valid_T, _io_decoded_instruction_bits_RD_valid_T_1) @[src/main/scala/Frontend/decoder.scala 103:77]
    node _io_decoded_instruction_bits_RD_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 105:61]
    node _io_decoded_instruction_bits_RD_valid_T_4 = or(_io_decoded_instruction_bits_RD_valid_T_2, _io_decoded_instruction_bits_RD_valid_T_3) @[src/main/scala/Frontend/decoder.scala 104:77]
    node _io_decoded_instruction_bits_RD_valid_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 106:61]
    node _io_decoded_instruction_bits_RD_valid_T_6 = or(_io_decoded_instruction_bits_RD_valid_T_4, _io_decoded_instruction_bits_RD_valid_T_5) @[src/main/scala/Frontend/decoder.scala 105:77]
    node _io_decoded_instruction_bits_RD_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 107:61]
    node _io_decoded_instruction_bits_RD_valid_T_8 = or(_io_decoded_instruction_bits_RD_valid_T_6, _io_decoded_instruction_bits_RD_valid_T_7) @[src/main/scala/Frontend/decoder.scala 106:77]
    node _io_decoded_instruction_bits_RD_valid_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 108:61]
    node _io_decoded_instruction_bits_RD_valid_T_10 = or(_io_decoded_instruction_bits_RD_valid_T_8, _io_decoded_instruction_bits_RD_valid_T_9) @[src/main/scala/Frontend/decoder.scala 107:77]
    node _io_decoded_instruction_bits_RD_valid_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 109:61]
    node _io_decoded_instruction_bits_RD_valid_T_12 = or(_io_decoded_instruction_bits_RD_valid_T_10, _io_decoded_instruction_bits_RD_valid_T_11) @[src/main/scala/Frontend/decoder.scala 108:77]
    node _io_decoded_instruction_bits_RD_valid_T_13 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 110:61]
    node _io_decoded_instruction_bits_RD_valid_T_14 = or(_io_decoded_instruction_bits_RD_valid_T_12, _io_decoded_instruction_bits_RD_valid_T_13) @[src/main/scala/Frontend/decoder.scala 109:77]
    node _io_decoded_instruction_bits_RD_valid_T_15 = and(_io_decoded_instruction_bits_RD_valid_T_14, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 110:77]
    connect io.decoded_instruction.bits.RD_valid, _io_decoded_instruction_bits_RD_valid_T_15 @[src/main/scala/Frontend/decoder.scala 103:42]
    node _io_decoded_instruction_bits_RS1_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 113:74]
    node _io_decoded_instruction_bits_RS1_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 114:73]
    node _io_decoded_instruction_bits_RS1_valid_T_2 = or(_io_decoded_instruction_bits_RS1_valid_T, _io_decoded_instruction_bits_RS1_valid_T_1) @[src/main/scala/Frontend/decoder.scala 113:89]
    node _io_decoded_instruction_bits_RS1_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 115:73]
    node _io_decoded_instruction_bits_RS1_valid_T_4 = or(_io_decoded_instruction_bits_RS1_valid_T_2, _io_decoded_instruction_bits_RS1_valid_T_3) @[src/main/scala/Frontend/decoder.scala 114:89]
    node _io_decoded_instruction_bits_RS1_valid_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 116:73]
    node _io_decoded_instruction_bits_RS1_valid_T_6 = or(_io_decoded_instruction_bits_RS1_valid_T_4, _io_decoded_instruction_bits_RS1_valid_T_5) @[src/main/scala/Frontend/decoder.scala 115:89]
    node _io_decoded_instruction_bits_RS1_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 117:73]
    node _io_decoded_instruction_bits_RS1_valid_T_8 = or(_io_decoded_instruction_bits_RS1_valid_T_6, _io_decoded_instruction_bits_RS1_valid_T_7) @[src/main/scala/Frontend/decoder.scala 116:89]
    node _io_decoded_instruction_bits_RS1_valid_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 118:73]
    node _io_decoded_instruction_bits_RS1_valid_T_10 = or(_io_decoded_instruction_bits_RS1_valid_T_8, _io_decoded_instruction_bits_RS1_valid_T_9) @[src/main/scala/Frontend/decoder.scala 117:89]
    node _io_decoded_instruction_bits_RS1_valid_T_11 = and(_io_decoded_instruction_bits_RS1_valid_T_10, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 118:89]
    connect io.decoded_instruction.bits.RS1_valid, _io_decoded_instruction_bits_RS1_valid_T_11 @[src/main/scala/Frontend/decoder.scala 113:54]
    node _io_decoded_instruction_bits_RS2_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 121:74]
    node _io_decoded_instruction_bits_RS2_valid_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 122:73]
    node _io_decoded_instruction_bits_RS2_valid_T_2 = or(_io_decoded_instruction_bits_RS2_valid_T, _io_decoded_instruction_bits_RS2_valid_T_1) @[src/main/scala/Frontend/decoder.scala 121:89]
    node _io_decoded_instruction_bits_RS2_valid_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 123:73]
    node _io_decoded_instruction_bits_RS2_valid_T_4 = or(_io_decoded_instruction_bits_RS2_valid_T_2, _io_decoded_instruction_bits_RS2_valid_T_3) @[src/main/scala/Frontend/decoder.scala 122:89]
    node _io_decoded_instruction_bits_RS2_valid_T_5 = and(_io_decoded_instruction_bits_RS2_valid_T_4, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 123:89]
    connect io.decoded_instruction.bits.RS2_valid, _io_decoded_instruction_bits_RS2_valid_T_5 @[src/main/scala/Frontend/decoder.scala 121:54]
    connect io.decoded_instruction.bits.RD, RD @[src/main/scala/Frontend/decoder.scala 126:54]
    connect io.decoded_instruction.bits.RS1, RS1 @[src/main/scala/Frontend/decoder.scala 128:54]
    connect io.decoded_instruction.bits.RS2, RS2 @[src/main/scala/Frontend/decoder.scala 129:54]
    connect io.decoded_instruction.bits.IMM, IMM @[src/main/scala/Frontend/decoder.scala 130:54]
    connect io.decoded_instruction.bits.FUNCT3, FUNCT3 @[src/main/scala/Frontend/decoder.scala 131:54]
    connect io.decoded_instruction.bits.MULTIPLY, MULTIPLY @[src/main/scala/Frontend/decoder.scala 132:54]
    connect io.decoded_instruction.bits.SUBTRACT, SUBTRACT @[src/main/scala/Frontend/decoder.scala 133:54]
    connect io.decoded_instruction.bits.IS_IMM, IS_IMM @[src/main/scala/Frontend/decoder.scala 134:54]
    node _T_52 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 138:26]
    when _T_52 : @[src/main/scala/Frontend/decoder.scala 138:35]
      connect io.decoded_instruction.bits.memory_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 139:62]
    else :
      node _T_53 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 140:32]
      when _T_53 : @[src/main/scala/Frontend/decoder.scala 140:42]
        connect io.decoded_instruction.bits.memory_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 141:62]
      else :
        connect io.decoded_instruction.bits.memory_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 143:62]
    connect io.decoded_instruction.bits.access_width, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 146:63]
    node _T_54 = eq(FUNCT3, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 147:18]
    when _T_54 : @[src/main/scala/Frontend/decoder.scala 147:31]
      connect io.decoded_instruction.bits.access_width, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 148:63]
    else :
      node _T_55 = eq(FUNCT3, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 149:24]
      when _T_55 : @[src/main/scala/Frontend/decoder.scala 149:37]
        connect io.decoded_instruction.bits.access_width, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 150:63]
      else :
        node _T_56 = eq(FUNCT3, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 151:24]
        when _T_56 : @[src/main/scala/Frontend/decoder.scala 151:37]
          connect io.decoded_instruction.bits.access_width, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 152:63]
    node _needs_memory_T = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 156:51]
    node _needs_memory_T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 156:82]
    node needs_memory = or(_needs_memory_T, _needs_memory_T_1) @[src/main/scala/Frontend/decoder.scala 156:62]
    connect io.decoded_instruction.bits.packet_index, io.instruction.bits.packet_index @[src/main/scala/Frontend/decoder.scala 158:54]
    connect io.decoded_instruction.bits.instructionType, instructionType @[src/main/scala/Frontend/decoder.scala 159:54]
    connect io.decoded_instruction.bits.ROB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 160:54]
    connect io.decoded_instruction.bits.FTQ_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 161:54]
    connect io.decoded_instruction.bits.MOB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 162:54]
    connect io.decoded_instruction.bits.needs_ALU, needs_ALU @[src/main/scala/Frontend/decoder.scala 163:54]
    connect io.decoded_instruction.bits.needs_branch_unit, needs_branch_unit @[src/main/scala/Frontend/decoder.scala 164:54]
    connect io.decoded_instruction.bits.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 165:54]
    wire _next_ALU_port_WIRE : UInt<2>[3] @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[0], UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[1], UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[2], UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 174:40]
    regreset next_ALU_port : UInt<2>[3], clock, reset, _next_ALU_port_WIRE @[src/main/scala/Frontend/decoder.scala 174:32]
    when needs_ALU : @[src/main/scala/Frontend/decoder.scala 176:20]
      connect io.decoded_instruction.bits.portID, next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 177:44]
      connect next_ALU_port[0], next_ALU_port[1] @[src/main/scala/Frontend/decoder.scala 178:26]
      connect next_ALU_port[1], next_ALU_port[2] @[src/main/scala/Frontend/decoder.scala 179:26]
      connect next_ALU_port[2], next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 180:26]
    else :
      when needs_branch_unit : @[src/main/scala/Frontend/decoder.scala 181:34]
        connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 182:44]
      else :
        when UInt<1>(0h0) : @[src/main/scala/Frontend/decoder.scala 183:27]
          connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 184:44]
        else :
          when needs_divider : @[src/main/scala/Frontend/decoder.scala 185:30]
            connect io.decoded_instruction.bits.portID, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 186:44]
          else :
            when needs_memory : @[src/main/scala/Frontend/decoder.scala 187:29]
              connect io.decoded_instruction.bits.portID, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 188:44]
            else :
              connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 190:44]
    node _is_INT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 196:39]
    node _is_INT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 196:67]
    node _is_INT_T_2 = or(_is_INT_T, _is_INT_T_1) @[src/main/scala/Frontend/decoder.scala 196:47]
    node _is_INT_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 196:99]
    node _is_INT_T_4 = or(_is_INT_T_2, _is_INT_T_3) @[src/main/scala/Frontend/decoder.scala 196:79]
    node _is_INT_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 196:131]
    node _is_INT_T_6 = or(_is_INT_T_4, _is_INT_T_5) @[src/main/scala/Frontend/decoder.scala 196:111]
    node _is_INT_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 196:160]
    node _is_INT_T_8 = or(_is_INT_T_6, _is_INT_T_7) @[src/main/scala/Frontend/decoder.scala 196:140]
    node _is_INT_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 196:190]
    node _is_INT_T_10 = or(_is_INT_T_8, _is_INT_T_9) @[src/main/scala/Frontend/decoder.scala 196:170]
    node _is_INT_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 196:219]
    node is_INT = or(_is_INT_T_10, _is_INT_T_11) @[src/main/scala/Frontend/decoder.scala 196:199]
    node _is_MEM_T = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 197:39]
    node _is_MEM_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 197:69]
    node is_MEM = or(_is_MEM_T, _is_MEM_T_1) @[src/main/scala/Frontend/decoder.scala 197:49]
    when is_INT : @[src/main/scala/Frontend/decoder.scala 199:17]
      connect io.decoded_instruction.bits.RS_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 200:46]
    else :
      when is_MEM : @[src/main/scala/Frontend/decoder.scala 201:23]
        connect io.decoded_instruction.bits.RS_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 202:46]
      else :
        connect io.decoded_instruction.bits.RS_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 204:46]


  module decoder_1 : @[src/main/scala/Frontend/decoder.scala 40:7]
    input clock : Clock @[src/main/scala/Frontend/decoder.scala 40:7]
    input reset : Reset @[src/main/scala/Frontend/decoder.scala 40:7]
    output io : { flip instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}}, decoded_instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}} @[src/main/scala/Frontend/decoder.scala 43:16]

    node opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/Frontend/decoder.scala 55:34]
    node RS1 = bits(io.instruction.bits.instruction, 19, 15) @[src/main/scala/Frontend/decoder.scala 56:34]
    node RS2 = bits(io.instruction.bits.instruction, 24, 20) @[src/main/scala/Frontend/decoder.scala 57:34]
    node RD = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/Frontend/decoder.scala 58:34]
    node IMM_opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/utils.scala 117:33]
    node _IMM_U_T = eq(IMM_opcode, UInt<5>(0h17)) @[src/main/scala/utils.scala 119:30]
    node _IMM_U_T_1 = eq(IMM_opcode, UInt<6>(0h37)) @[src/main/scala/utils.scala 119:59]
    node IMM_U = or(_IMM_U_T, _IMM_U_T_1) @[src/main/scala/utils.scala 119:48]
    node IMM_J = eq(IMM_opcode, UInt<7>(0h6f)) @[src/main/scala/utils.scala 120:30]
    node IMM_B = eq(IMM_opcode, UInt<7>(0h63)) @[src/main/scala/utils.scala 121:30]
    node IMM_S = eq(IMM_opcode, UInt<6>(0h23)) @[src/main/scala/utils.scala 122:30]
    node IMM_R = eq(IMM_opcode, UInt<6>(0h33)) @[src/main/scala/utils.scala 123:30]
    node _IMM_I_T = eq(IMM_opcode, UInt<5>(0h13)) @[src/main/scala/utils.scala 124:30]
    node _IMM_I_T_1 = eq(IMM_opcode, UInt<2>(0h3)) @[src/main/scala/utils.scala 124:59]
    node _IMM_I_T_2 = or(_IMM_I_T, _IMM_I_T_1) @[src/main/scala/utils.scala 124:48]
    node _IMM_I_T_3 = eq(IMM_opcode, UInt<7>(0h67)) @[src/main/scala/utils.scala 124:88]
    node IMM_I = or(_IMM_I_T_2, _IMM_I_T_3) @[src/main/scala/utils.scala 124:77]
    wire IMM : UInt<21> @[src/main/scala/utils.scala 126:23]
    when IMM_B : @[src/main/scala/utils.scala 128:17]
      wire IMM_temp : SInt<32> @[src/main/scala/utils.scala 130:28]
      node IMM_imm_12 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 132:42]
      node IMM_imm_10_5 = bits(io.instruction.bits.instruction, 30, 25) @[src/main/scala/utils.scala 133:42]
      node IMM_imm_4_1 = bits(io.instruction.bits.instruction, 11, 8) @[src/main/scala/utils.scala 134:42]
      node IMM_imm_11 = bits(io.instruction.bits.instruction, 7, 7) @[src/main/scala/utils.scala 135:42]
      node IMM_temp_lo = cat(IMM_imm_4_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi_hi = cat(IMM_imm_12, IMM_imm_11) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi = cat(IMM_temp_hi_hi, IMM_imm_10_5) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T = cat(IMM_temp_hi, IMM_temp_lo) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T_1 = asSInt(_IMM_temp_T) @[src/main/scala/utils.scala 137:70]
      connect IMM_temp, _IMM_temp_T_1 @[src/main/scala/utils.scala 137:18]
      node _IMM_imm_T = asUInt(IMM_temp) @[src/main/scala/utils.scala 138:25]
      connect IMM, _IMM_imm_T @[src/main/scala/utils.scala 138:17]
    else :
      when IMM_J : @[src/main/scala/utils.scala 140:24]
        wire IMM_temp_1 : SInt<32> @[src/main/scala/utils.scala 141:28]
        node IMM_imm_20 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 143:40]
        node IMM_imm_19_12 = bits(io.instruction.bits.instruction, 19, 12) @[src/main/scala/utils.scala 144:40]
        node IMM_imm_11_1 = bits(io.instruction.bits.instruction, 20, 20) @[src/main/scala/utils.scala 145:40]
        node IMM_imm_10_1 = bits(io.instruction.bits.instruction, 30, 21) @[src/main/scala/utils.scala 146:40]
        node IMM_temp_lo_1 = cat(IMM_imm_10_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_hi_1 = cat(IMM_imm_20, IMM_imm_19_12) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_1 = cat(IMM_temp_hi_hi_1, IMM_imm_11_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_2 = cat(IMM_temp_hi_1, IMM_temp_lo_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_3 = asSInt(_IMM_temp_T_2) @[src/main/scala/utils.scala 148:72]
        connect IMM_temp_1, _IMM_temp_T_3 @[src/main/scala/utils.scala 148:18]
        node _IMM_imm_T_1 = asUInt(IMM_temp_1) @[src/main/scala/utils.scala 149:26]
        connect IMM, _IMM_imm_T_1 @[src/main/scala/utils.scala 149:18]
      else :
        when IMM_I : @[src/main/scala/utils.scala 150:24]
          wire IMM_temp_2 : SInt<32> @[src/main/scala/utils.scala 151:28]
          node IMM_imm_11_0 = bits(io.instruction.bits.instruction, 31, 20) @[src/main/scala/utils.scala 153:44]
          node _IMM_temp_T_4 = asSInt(IMM_imm_11_0) @[src/main/scala/utils.scala 154:30]
          connect IMM_temp_2, _IMM_temp_T_4 @[src/main/scala/utils.scala 154:18]
          node _IMM_imm_T_2 = asUInt(IMM_temp_2) @[src/main/scala/utils.scala 155:25]
          connect IMM, _IMM_imm_T_2 @[src/main/scala/utils.scala 155:17]
        else :
          when IMM_S : @[src/main/scala/utils.scala 156:22]
            wire IMM_temp_3 : SInt<32> @[src/main/scala/utils.scala 157:28]
            node IMM_imm_11_5 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/utils.scala 159:44]
            node IMM_imm_4_0 = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/utils.scala 160:44]
            node _IMM_temp_T_5 = cat(IMM_imm_11_5, IMM_imm_4_0) @[src/main/scala/utils.scala 162:24]
            node _IMM_temp_T_6 = asSInt(_IMM_temp_T_5) @[src/main/scala/utils.scala 162:44]
            connect IMM_temp_3, _IMM_temp_T_6 @[src/main/scala/utils.scala 162:18]
            node _IMM_imm_T_3 = asUInt(IMM_temp_3) @[src/main/scala/utils.scala 164:25]
            connect IMM, _IMM_imm_T_3 @[src/main/scala/utils.scala 164:17]
          else :
            when IMM_U : @[src/main/scala/utils.scala 165:22]
              wire IMM_temp_4 : SInt<32> @[src/main/scala/utils.scala 166:28]
              node IMM_imm_31_12 = bits(io.instruction.bits.instruction, 31, 12) @[src/main/scala/utils.scala 168:44]
              node _IMM_temp_T_7 = asSInt(IMM_imm_31_12) @[src/main/scala/utils.scala 170:36]
              connect IMM_temp_4, _IMM_temp_T_7 @[src/main/scala/utils.scala 170:18]
              node _IMM_imm_T_4 = asUInt(IMM_temp_4) @[src/main/scala/utils.scala 172:25]
              connect IMM, _IMM_imm_T_4 @[src/main/scala/utils.scala 172:17]
            else :
              connect IMM, UInt<1>(0h0) @[src/main/scala/utils.scala 174:17]
    node FUNCT3 = bits(io.instruction.bits.instruction, 14, 12) @[src/main/scala/Frontend/decoder.scala 61:34]
    node FUNCT7 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/Frontend/decoder.scala 62:34]
    node _T = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 65:63]
    wire _WIRE : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect _WIRE, _T @[src/main/scala/Frontend/decoder.scala 65:56]
    wire instructionType : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect instructionType, _WIRE @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_2 = eq(instructionType, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_3 = eq(instructionType, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_4 = eq(instructionType, UInt<2>(0h3)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_6 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_7 = eq(instructionType, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_8 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_9 = eq(instructionType, UInt<4>(0h9)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_10 = eq(instructionType, UInt<4>(0ha)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_11 = eq(instructionType, UInt<4>(0hb)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_12 = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_13 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_14 = eq(instructionType, UInt<4>(0he)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_15 = eq(instructionType, UInt<5>(0h10)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_16 = eq(instructionType, UInt<5>(0h11)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_17 = eq(instructionType, UInt<5>(0h12)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_18 = eq(instructionType, UInt<5>(0h13)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_19 = eq(instructionType, UInt<5>(0h14)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_20 = eq(instructionType, UInt<5>(0h16)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_21 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_22 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_23 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_24 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_25 = eq(instructionType, UInt<5>(0h1e)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_26 = or(_T_1, _T_2) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_27 = or(_T_26, _T_3) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_28 = or(_T_27, _T_4) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_29 = or(_T_28, _T_5) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_30 = or(_T_29, _T_6) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_31 = or(_T_30, _T_7) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_32 = or(_T_31, _T_8) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_33 = or(_T_32, _T_9) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_34 = or(_T_33, _T_10) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_35 = or(_T_34, _T_11) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_36 = or(_T_35, _T_12) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_37 = or(_T_36, _T_13) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_38 = or(_T_37, _T_14) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_39 = or(_T_38, _T_15) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_40 = or(_T_39, _T_16) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_41 = or(_T_40, _T_17) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_42 = or(_T_41, _T_18) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_43 = or(_T_42, _T_19) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_44 = or(_T_43, _T_20) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_45 = or(_T_44, _T_21) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_46 = or(_T_45, _T_22) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_47 = or(_T_46, _T_23) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_48 = or(_T_47, _T_24) @[src/main/scala/Frontend/decoder.scala 65:56]
    node valid = or(_T_48, _T_25) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_49 = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 66:62]
    node _T_50 = asUInt(reset) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _T_51 = eq(_T_50, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 66:11]
    intrinsic(circt_chisel_ifelsefatal<format = "Assertion failed: Enum state must be valid, got %d!\n", label = "chisel3_builtin">, clock, valid, _T_51, _T_49) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _MULTIPLY_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 72:42]
    node _MULTIPLY_T_1 = eq(FUNCT7, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 72:59]
    node MULTIPLY = and(_MULTIPLY_T, _MULTIPLY_T_1) @[src/main/scala/Frontend/decoder.scala 72:49]
    node _SUBTRACT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 73:43]
    node _SUBTRACT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 73:69]
    node _SUBTRACT_T_2 = or(_SUBTRACT_T, _SUBTRACT_T_1) @[src/main/scala/Frontend/decoder.scala 73:50]
    node _SUBTRACT_T_3 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 73:91]
    node SUBTRACT = and(_SUBTRACT_T_2, _SUBTRACT_T_3) @[src/main/scala/Frontend/decoder.scala 73:81]
    node _IS_IMM_T = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 74:42]
    node _IS_IMM_T_1 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 75:42]
    node _IS_IMM_T_2 = or(_IS_IMM_T, _IS_IMM_T_1) @[src/main/scala/Frontend/decoder.scala 74:54]
    node _IS_IMM_T_3 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 76:42]
    node _IS_IMM_T_4 = or(_IS_IMM_T_2, _IS_IMM_T_3) @[src/main/scala/Frontend/decoder.scala 75:51]
    node _IS_IMM_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 77:42]
    node _IS_IMM_T_6 = or(_IS_IMM_T_4, _IS_IMM_T_5) @[src/main/scala/Frontend/decoder.scala 76:53]
    node _IS_IMM_T_7 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 78:42]
    node _IS_IMM_T_8 = or(_IS_IMM_T_6, _IS_IMM_T_7) @[src/main/scala/Frontend/decoder.scala 77:53]
    node _IS_IMM_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 79:42]
    node _IS_IMM_T_10 = or(_IS_IMM_T_8, _IS_IMM_T_9) @[src/main/scala/Frontend/decoder.scala 78:52]
    node _IS_IMM_T_11 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 80:42]
    node _IS_IMM_T_12 = or(_IS_IMM_T_10, _IS_IMM_T_11) @[src/main/scala/Frontend/decoder.scala 79:54]
    node _IS_IMM_T_13 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 81:42]
    node IS_IMM = or(_IS_IMM_T_12, _IS_IMM_T_13) @[src/main/scala/Frontend/decoder.scala 80:51]
    node _needs_divider_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 83:51]
    node _needs_divider_T_1 = eq(FUNCT3, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 83:71]
    node _needs_divider_T_2 = eq(FUNCT3, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 83:91]
    node _needs_divider_T_3 = or(_needs_divider_T_1, _needs_divider_T_2) @[src/main/scala/Frontend/decoder.scala 83:81]
    node _needs_divider_T_4 = eq(FUNCT3, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 83:111]
    node _needs_divider_T_5 = or(_needs_divider_T_3, _needs_divider_T_4) @[src/main/scala/Frontend/decoder.scala 83:101]
    node _needs_divider_T_6 = eq(FUNCT3, UInt<3>(0h7)) @[src/main/scala/Frontend/decoder.scala 83:131]
    node _needs_divider_T_7 = or(_needs_divider_T_5, _needs_divider_T_6) @[src/main/scala/Frontend/decoder.scala 83:121]
    node _needs_divider_T_8 = and(_needs_divider_T, _needs_divider_T_7) @[src/main/scala/Frontend/decoder.scala 83:59]
    node _needs_divider_T_9 = bits(FUNCT7, 0, 0) @[src/main/scala/Frontend/decoder.scala 83:151]
    node needs_divider = and(_needs_divider_T_8, _needs_divider_T_9) @[src/main/scala/Frontend/decoder.scala 83:142]
    node _needs_branch_unit_T = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 84:51]
    node _needs_branch_unit_T_1 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 84:83]
    node _needs_branch_unit_T_2 = or(_needs_branch_unit_T, _needs_branch_unit_T_1) @[src/main/scala/Frontend/decoder.scala 84:63]
    node _needs_branch_unit_T_3 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 84:112]
    node needs_branch_unit = or(_needs_branch_unit_T_2, _needs_branch_unit_T_3) @[src/main/scala/Frontend/decoder.scala 84:92]
    node _needs_ALU_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 86:52]
    node _needs_ALU_T_1 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 87:43]
    node _needs_ALU_T_2 = eq(FUNCT7, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 87:66]
    node _needs_ALU_T_3 = or(_needs_ALU_T_1, _needs_ALU_T_2) @[src/main/scala/Frontend/decoder.scala 87:55]
    node _needs_ALU_T_4 = and(_needs_ALU_T, _needs_ALU_T_3) @[src/main/scala/Frontend/decoder.scala 86:60]
    node _needs_ALU_T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 88:51]
    node _needs_ALU_T_6 = or(_needs_ALU_T_4, _needs_ALU_T_5) @[src/main/scala/Frontend/decoder.scala 87:80]
    node _needs_ALU_T_7 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 88:83]
    node _needs_ALU_T_8 = or(_needs_ALU_T_6, _needs_ALU_T_7) @[src/main/scala/Frontend/decoder.scala 88:63]
    node _needs_ALU_T_9 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 88:112]
    node needs_ALU = or(_needs_ALU_T_8, _needs_ALU_T_9) @[src/main/scala/Frontend/decoder.scala 88:92]
    connect io.decoded_instruction.valid, io.instruction.valid @[src/main/scala/Frontend/decoder.scala 94:37]
    connect io.instruction.ready, io.decoded_instruction.ready @[src/main/scala/Frontend/decoder.scala 95:37]
    wire initialReady : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/decoder.scala 97:28]
    connect initialReady.RS1_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 98:28]
    connect initialReady.RS2_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 99:28]
    connect io.decoded_instruction.bits.ready_bits, initialReady @[src/main/scala/Frontend/decoder.scala 101:49]
    node _io_decoded_instruction_bits_RD_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 103:62]
    node _io_decoded_instruction_bits_RD_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 104:61]
    node _io_decoded_instruction_bits_RD_valid_T_2 = or(_io_decoded_instruction_bits_RD_valid_T, _io_decoded_instruction_bits_RD_valid_T_1) @[src/main/scala/Frontend/decoder.scala 103:77]
    node _io_decoded_instruction_bits_RD_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 105:61]
    node _io_decoded_instruction_bits_RD_valid_T_4 = or(_io_decoded_instruction_bits_RD_valid_T_2, _io_decoded_instruction_bits_RD_valid_T_3) @[src/main/scala/Frontend/decoder.scala 104:77]
    node _io_decoded_instruction_bits_RD_valid_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 106:61]
    node _io_decoded_instruction_bits_RD_valid_T_6 = or(_io_decoded_instruction_bits_RD_valid_T_4, _io_decoded_instruction_bits_RD_valid_T_5) @[src/main/scala/Frontend/decoder.scala 105:77]
    node _io_decoded_instruction_bits_RD_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 107:61]
    node _io_decoded_instruction_bits_RD_valid_T_8 = or(_io_decoded_instruction_bits_RD_valid_T_6, _io_decoded_instruction_bits_RD_valid_T_7) @[src/main/scala/Frontend/decoder.scala 106:77]
    node _io_decoded_instruction_bits_RD_valid_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 108:61]
    node _io_decoded_instruction_bits_RD_valid_T_10 = or(_io_decoded_instruction_bits_RD_valid_T_8, _io_decoded_instruction_bits_RD_valid_T_9) @[src/main/scala/Frontend/decoder.scala 107:77]
    node _io_decoded_instruction_bits_RD_valid_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 109:61]
    node _io_decoded_instruction_bits_RD_valid_T_12 = or(_io_decoded_instruction_bits_RD_valid_T_10, _io_decoded_instruction_bits_RD_valid_T_11) @[src/main/scala/Frontend/decoder.scala 108:77]
    node _io_decoded_instruction_bits_RD_valid_T_13 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 110:61]
    node _io_decoded_instruction_bits_RD_valid_T_14 = or(_io_decoded_instruction_bits_RD_valid_T_12, _io_decoded_instruction_bits_RD_valid_T_13) @[src/main/scala/Frontend/decoder.scala 109:77]
    node _io_decoded_instruction_bits_RD_valid_T_15 = and(_io_decoded_instruction_bits_RD_valid_T_14, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 110:77]
    connect io.decoded_instruction.bits.RD_valid, _io_decoded_instruction_bits_RD_valid_T_15 @[src/main/scala/Frontend/decoder.scala 103:42]
    node _io_decoded_instruction_bits_RS1_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 113:74]
    node _io_decoded_instruction_bits_RS1_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 114:73]
    node _io_decoded_instruction_bits_RS1_valid_T_2 = or(_io_decoded_instruction_bits_RS1_valid_T, _io_decoded_instruction_bits_RS1_valid_T_1) @[src/main/scala/Frontend/decoder.scala 113:89]
    node _io_decoded_instruction_bits_RS1_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 115:73]
    node _io_decoded_instruction_bits_RS1_valid_T_4 = or(_io_decoded_instruction_bits_RS1_valid_T_2, _io_decoded_instruction_bits_RS1_valid_T_3) @[src/main/scala/Frontend/decoder.scala 114:89]
    node _io_decoded_instruction_bits_RS1_valid_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 116:73]
    node _io_decoded_instruction_bits_RS1_valid_T_6 = or(_io_decoded_instruction_bits_RS1_valid_T_4, _io_decoded_instruction_bits_RS1_valid_T_5) @[src/main/scala/Frontend/decoder.scala 115:89]
    node _io_decoded_instruction_bits_RS1_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 117:73]
    node _io_decoded_instruction_bits_RS1_valid_T_8 = or(_io_decoded_instruction_bits_RS1_valid_T_6, _io_decoded_instruction_bits_RS1_valid_T_7) @[src/main/scala/Frontend/decoder.scala 116:89]
    node _io_decoded_instruction_bits_RS1_valid_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 118:73]
    node _io_decoded_instruction_bits_RS1_valid_T_10 = or(_io_decoded_instruction_bits_RS1_valid_T_8, _io_decoded_instruction_bits_RS1_valid_T_9) @[src/main/scala/Frontend/decoder.scala 117:89]
    node _io_decoded_instruction_bits_RS1_valid_T_11 = and(_io_decoded_instruction_bits_RS1_valid_T_10, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 118:89]
    connect io.decoded_instruction.bits.RS1_valid, _io_decoded_instruction_bits_RS1_valid_T_11 @[src/main/scala/Frontend/decoder.scala 113:54]
    node _io_decoded_instruction_bits_RS2_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 121:74]
    node _io_decoded_instruction_bits_RS2_valid_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 122:73]
    node _io_decoded_instruction_bits_RS2_valid_T_2 = or(_io_decoded_instruction_bits_RS2_valid_T, _io_decoded_instruction_bits_RS2_valid_T_1) @[src/main/scala/Frontend/decoder.scala 121:89]
    node _io_decoded_instruction_bits_RS2_valid_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 123:73]
    node _io_decoded_instruction_bits_RS2_valid_T_4 = or(_io_decoded_instruction_bits_RS2_valid_T_2, _io_decoded_instruction_bits_RS2_valid_T_3) @[src/main/scala/Frontend/decoder.scala 122:89]
    node _io_decoded_instruction_bits_RS2_valid_T_5 = and(_io_decoded_instruction_bits_RS2_valid_T_4, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 123:89]
    connect io.decoded_instruction.bits.RS2_valid, _io_decoded_instruction_bits_RS2_valid_T_5 @[src/main/scala/Frontend/decoder.scala 121:54]
    connect io.decoded_instruction.bits.RD, RD @[src/main/scala/Frontend/decoder.scala 126:54]
    connect io.decoded_instruction.bits.RS1, RS1 @[src/main/scala/Frontend/decoder.scala 128:54]
    connect io.decoded_instruction.bits.RS2, RS2 @[src/main/scala/Frontend/decoder.scala 129:54]
    connect io.decoded_instruction.bits.IMM, IMM @[src/main/scala/Frontend/decoder.scala 130:54]
    connect io.decoded_instruction.bits.FUNCT3, FUNCT3 @[src/main/scala/Frontend/decoder.scala 131:54]
    connect io.decoded_instruction.bits.MULTIPLY, MULTIPLY @[src/main/scala/Frontend/decoder.scala 132:54]
    connect io.decoded_instruction.bits.SUBTRACT, SUBTRACT @[src/main/scala/Frontend/decoder.scala 133:54]
    connect io.decoded_instruction.bits.IS_IMM, IS_IMM @[src/main/scala/Frontend/decoder.scala 134:54]
    node _T_52 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 138:26]
    when _T_52 : @[src/main/scala/Frontend/decoder.scala 138:35]
      connect io.decoded_instruction.bits.memory_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 139:62]
    else :
      node _T_53 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 140:32]
      when _T_53 : @[src/main/scala/Frontend/decoder.scala 140:42]
        connect io.decoded_instruction.bits.memory_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 141:62]
      else :
        connect io.decoded_instruction.bits.memory_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 143:62]
    connect io.decoded_instruction.bits.access_width, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 146:63]
    node _T_54 = eq(FUNCT3, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 147:18]
    when _T_54 : @[src/main/scala/Frontend/decoder.scala 147:31]
      connect io.decoded_instruction.bits.access_width, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 148:63]
    else :
      node _T_55 = eq(FUNCT3, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 149:24]
      when _T_55 : @[src/main/scala/Frontend/decoder.scala 149:37]
        connect io.decoded_instruction.bits.access_width, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 150:63]
      else :
        node _T_56 = eq(FUNCT3, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 151:24]
        when _T_56 : @[src/main/scala/Frontend/decoder.scala 151:37]
          connect io.decoded_instruction.bits.access_width, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 152:63]
    node _needs_memory_T = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 156:51]
    node _needs_memory_T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 156:82]
    node needs_memory = or(_needs_memory_T, _needs_memory_T_1) @[src/main/scala/Frontend/decoder.scala 156:62]
    connect io.decoded_instruction.bits.packet_index, io.instruction.bits.packet_index @[src/main/scala/Frontend/decoder.scala 158:54]
    connect io.decoded_instruction.bits.instructionType, instructionType @[src/main/scala/Frontend/decoder.scala 159:54]
    connect io.decoded_instruction.bits.ROB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 160:54]
    connect io.decoded_instruction.bits.FTQ_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 161:54]
    connect io.decoded_instruction.bits.MOB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 162:54]
    connect io.decoded_instruction.bits.needs_ALU, needs_ALU @[src/main/scala/Frontend/decoder.scala 163:54]
    connect io.decoded_instruction.bits.needs_branch_unit, needs_branch_unit @[src/main/scala/Frontend/decoder.scala 164:54]
    connect io.decoded_instruction.bits.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 165:54]
    wire _next_ALU_port_WIRE : UInt<2>[3] @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[0], UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[1], UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[2], UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 174:40]
    regreset next_ALU_port : UInt<2>[3], clock, reset, _next_ALU_port_WIRE @[src/main/scala/Frontend/decoder.scala 174:32]
    when needs_ALU : @[src/main/scala/Frontend/decoder.scala 176:20]
      connect io.decoded_instruction.bits.portID, next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 177:44]
      connect next_ALU_port[0], next_ALU_port[1] @[src/main/scala/Frontend/decoder.scala 178:26]
      connect next_ALU_port[1], next_ALU_port[2] @[src/main/scala/Frontend/decoder.scala 179:26]
      connect next_ALU_port[2], next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 180:26]
    else :
      when needs_branch_unit : @[src/main/scala/Frontend/decoder.scala 181:34]
        connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 182:44]
      else :
        when UInt<1>(0h0) : @[src/main/scala/Frontend/decoder.scala 183:27]
          connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 184:44]
        else :
          when needs_divider : @[src/main/scala/Frontend/decoder.scala 185:30]
            connect io.decoded_instruction.bits.portID, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 186:44]
          else :
            when needs_memory : @[src/main/scala/Frontend/decoder.scala 187:29]
              connect io.decoded_instruction.bits.portID, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 188:44]
            else :
              connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 190:44]
    node _is_INT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 196:39]
    node _is_INT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 196:67]
    node _is_INT_T_2 = or(_is_INT_T, _is_INT_T_1) @[src/main/scala/Frontend/decoder.scala 196:47]
    node _is_INT_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 196:99]
    node _is_INT_T_4 = or(_is_INT_T_2, _is_INT_T_3) @[src/main/scala/Frontend/decoder.scala 196:79]
    node _is_INT_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 196:131]
    node _is_INT_T_6 = or(_is_INT_T_4, _is_INT_T_5) @[src/main/scala/Frontend/decoder.scala 196:111]
    node _is_INT_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 196:160]
    node _is_INT_T_8 = or(_is_INT_T_6, _is_INT_T_7) @[src/main/scala/Frontend/decoder.scala 196:140]
    node _is_INT_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 196:190]
    node _is_INT_T_10 = or(_is_INT_T_8, _is_INT_T_9) @[src/main/scala/Frontend/decoder.scala 196:170]
    node _is_INT_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 196:219]
    node is_INT = or(_is_INT_T_10, _is_INT_T_11) @[src/main/scala/Frontend/decoder.scala 196:199]
    node _is_MEM_T = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 197:39]
    node _is_MEM_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 197:69]
    node is_MEM = or(_is_MEM_T, _is_MEM_T_1) @[src/main/scala/Frontend/decoder.scala 197:49]
    when is_INT : @[src/main/scala/Frontend/decoder.scala 199:17]
      connect io.decoded_instruction.bits.RS_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 200:46]
    else :
      when is_MEM : @[src/main/scala/Frontend/decoder.scala 201:23]
        connect io.decoded_instruction.bits.RS_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 202:46]
      else :
        connect io.decoded_instruction.bits.RS_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 204:46]


  module decoder_2 : @[src/main/scala/Frontend/decoder.scala 40:7]
    input clock : Clock @[src/main/scala/Frontend/decoder.scala 40:7]
    input reset : Reset @[src/main/scala/Frontend/decoder.scala 40:7]
    output io : { flip instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}}, decoded_instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}} @[src/main/scala/Frontend/decoder.scala 43:16]

    node opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/Frontend/decoder.scala 55:34]
    node RS1 = bits(io.instruction.bits.instruction, 19, 15) @[src/main/scala/Frontend/decoder.scala 56:34]
    node RS2 = bits(io.instruction.bits.instruction, 24, 20) @[src/main/scala/Frontend/decoder.scala 57:34]
    node RD = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/Frontend/decoder.scala 58:34]
    node IMM_opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/utils.scala 117:33]
    node _IMM_U_T = eq(IMM_opcode, UInt<5>(0h17)) @[src/main/scala/utils.scala 119:30]
    node _IMM_U_T_1 = eq(IMM_opcode, UInt<6>(0h37)) @[src/main/scala/utils.scala 119:59]
    node IMM_U = or(_IMM_U_T, _IMM_U_T_1) @[src/main/scala/utils.scala 119:48]
    node IMM_J = eq(IMM_opcode, UInt<7>(0h6f)) @[src/main/scala/utils.scala 120:30]
    node IMM_B = eq(IMM_opcode, UInt<7>(0h63)) @[src/main/scala/utils.scala 121:30]
    node IMM_S = eq(IMM_opcode, UInt<6>(0h23)) @[src/main/scala/utils.scala 122:30]
    node IMM_R = eq(IMM_opcode, UInt<6>(0h33)) @[src/main/scala/utils.scala 123:30]
    node _IMM_I_T = eq(IMM_opcode, UInt<5>(0h13)) @[src/main/scala/utils.scala 124:30]
    node _IMM_I_T_1 = eq(IMM_opcode, UInt<2>(0h3)) @[src/main/scala/utils.scala 124:59]
    node _IMM_I_T_2 = or(_IMM_I_T, _IMM_I_T_1) @[src/main/scala/utils.scala 124:48]
    node _IMM_I_T_3 = eq(IMM_opcode, UInt<7>(0h67)) @[src/main/scala/utils.scala 124:88]
    node IMM_I = or(_IMM_I_T_2, _IMM_I_T_3) @[src/main/scala/utils.scala 124:77]
    wire IMM : UInt<21> @[src/main/scala/utils.scala 126:23]
    when IMM_B : @[src/main/scala/utils.scala 128:17]
      wire IMM_temp : SInt<32> @[src/main/scala/utils.scala 130:28]
      node IMM_imm_12 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 132:42]
      node IMM_imm_10_5 = bits(io.instruction.bits.instruction, 30, 25) @[src/main/scala/utils.scala 133:42]
      node IMM_imm_4_1 = bits(io.instruction.bits.instruction, 11, 8) @[src/main/scala/utils.scala 134:42]
      node IMM_imm_11 = bits(io.instruction.bits.instruction, 7, 7) @[src/main/scala/utils.scala 135:42]
      node IMM_temp_lo = cat(IMM_imm_4_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi_hi = cat(IMM_imm_12, IMM_imm_11) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi = cat(IMM_temp_hi_hi, IMM_imm_10_5) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T = cat(IMM_temp_hi, IMM_temp_lo) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T_1 = asSInt(_IMM_temp_T) @[src/main/scala/utils.scala 137:70]
      connect IMM_temp, _IMM_temp_T_1 @[src/main/scala/utils.scala 137:18]
      node _IMM_imm_T = asUInt(IMM_temp) @[src/main/scala/utils.scala 138:25]
      connect IMM, _IMM_imm_T @[src/main/scala/utils.scala 138:17]
    else :
      when IMM_J : @[src/main/scala/utils.scala 140:24]
        wire IMM_temp_1 : SInt<32> @[src/main/scala/utils.scala 141:28]
        node IMM_imm_20 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 143:40]
        node IMM_imm_19_12 = bits(io.instruction.bits.instruction, 19, 12) @[src/main/scala/utils.scala 144:40]
        node IMM_imm_11_1 = bits(io.instruction.bits.instruction, 20, 20) @[src/main/scala/utils.scala 145:40]
        node IMM_imm_10_1 = bits(io.instruction.bits.instruction, 30, 21) @[src/main/scala/utils.scala 146:40]
        node IMM_temp_lo_1 = cat(IMM_imm_10_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_hi_1 = cat(IMM_imm_20, IMM_imm_19_12) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_1 = cat(IMM_temp_hi_hi_1, IMM_imm_11_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_2 = cat(IMM_temp_hi_1, IMM_temp_lo_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_3 = asSInt(_IMM_temp_T_2) @[src/main/scala/utils.scala 148:72]
        connect IMM_temp_1, _IMM_temp_T_3 @[src/main/scala/utils.scala 148:18]
        node _IMM_imm_T_1 = asUInt(IMM_temp_1) @[src/main/scala/utils.scala 149:26]
        connect IMM, _IMM_imm_T_1 @[src/main/scala/utils.scala 149:18]
      else :
        when IMM_I : @[src/main/scala/utils.scala 150:24]
          wire IMM_temp_2 : SInt<32> @[src/main/scala/utils.scala 151:28]
          node IMM_imm_11_0 = bits(io.instruction.bits.instruction, 31, 20) @[src/main/scala/utils.scala 153:44]
          node _IMM_temp_T_4 = asSInt(IMM_imm_11_0) @[src/main/scala/utils.scala 154:30]
          connect IMM_temp_2, _IMM_temp_T_4 @[src/main/scala/utils.scala 154:18]
          node _IMM_imm_T_2 = asUInt(IMM_temp_2) @[src/main/scala/utils.scala 155:25]
          connect IMM, _IMM_imm_T_2 @[src/main/scala/utils.scala 155:17]
        else :
          when IMM_S : @[src/main/scala/utils.scala 156:22]
            wire IMM_temp_3 : SInt<32> @[src/main/scala/utils.scala 157:28]
            node IMM_imm_11_5 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/utils.scala 159:44]
            node IMM_imm_4_0 = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/utils.scala 160:44]
            node _IMM_temp_T_5 = cat(IMM_imm_11_5, IMM_imm_4_0) @[src/main/scala/utils.scala 162:24]
            node _IMM_temp_T_6 = asSInt(_IMM_temp_T_5) @[src/main/scala/utils.scala 162:44]
            connect IMM_temp_3, _IMM_temp_T_6 @[src/main/scala/utils.scala 162:18]
            node _IMM_imm_T_3 = asUInt(IMM_temp_3) @[src/main/scala/utils.scala 164:25]
            connect IMM, _IMM_imm_T_3 @[src/main/scala/utils.scala 164:17]
          else :
            when IMM_U : @[src/main/scala/utils.scala 165:22]
              wire IMM_temp_4 : SInt<32> @[src/main/scala/utils.scala 166:28]
              node IMM_imm_31_12 = bits(io.instruction.bits.instruction, 31, 12) @[src/main/scala/utils.scala 168:44]
              node _IMM_temp_T_7 = asSInt(IMM_imm_31_12) @[src/main/scala/utils.scala 170:36]
              connect IMM_temp_4, _IMM_temp_T_7 @[src/main/scala/utils.scala 170:18]
              node _IMM_imm_T_4 = asUInt(IMM_temp_4) @[src/main/scala/utils.scala 172:25]
              connect IMM, _IMM_imm_T_4 @[src/main/scala/utils.scala 172:17]
            else :
              connect IMM, UInt<1>(0h0) @[src/main/scala/utils.scala 174:17]
    node FUNCT3 = bits(io.instruction.bits.instruction, 14, 12) @[src/main/scala/Frontend/decoder.scala 61:34]
    node FUNCT7 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/Frontend/decoder.scala 62:34]
    node _T = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 65:63]
    wire _WIRE : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect _WIRE, _T @[src/main/scala/Frontend/decoder.scala 65:56]
    wire instructionType : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect instructionType, _WIRE @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_2 = eq(instructionType, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_3 = eq(instructionType, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_4 = eq(instructionType, UInt<2>(0h3)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_6 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_7 = eq(instructionType, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_8 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_9 = eq(instructionType, UInt<4>(0h9)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_10 = eq(instructionType, UInt<4>(0ha)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_11 = eq(instructionType, UInt<4>(0hb)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_12 = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_13 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_14 = eq(instructionType, UInt<4>(0he)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_15 = eq(instructionType, UInt<5>(0h10)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_16 = eq(instructionType, UInt<5>(0h11)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_17 = eq(instructionType, UInt<5>(0h12)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_18 = eq(instructionType, UInt<5>(0h13)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_19 = eq(instructionType, UInt<5>(0h14)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_20 = eq(instructionType, UInt<5>(0h16)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_21 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_22 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_23 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_24 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_25 = eq(instructionType, UInt<5>(0h1e)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_26 = or(_T_1, _T_2) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_27 = or(_T_26, _T_3) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_28 = or(_T_27, _T_4) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_29 = or(_T_28, _T_5) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_30 = or(_T_29, _T_6) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_31 = or(_T_30, _T_7) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_32 = or(_T_31, _T_8) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_33 = or(_T_32, _T_9) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_34 = or(_T_33, _T_10) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_35 = or(_T_34, _T_11) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_36 = or(_T_35, _T_12) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_37 = or(_T_36, _T_13) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_38 = or(_T_37, _T_14) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_39 = or(_T_38, _T_15) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_40 = or(_T_39, _T_16) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_41 = or(_T_40, _T_17) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_42 = or(_T_41, _T_18) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_43 = or(_T_42, _T_19) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_44 = or(_T_43, _T_20) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_45 = or(_T_44, _T_21) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_46 = or(_T_45, _T_22) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_47 = or(_T_46, _T_23) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_48 = or(_T_47, _T_24) @[src/main/scala/Frontend/decoder.scala 65:56]
    node valid = or(_T_48, _T_25) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_49 = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 66:62]
    node _T_50 = asUInt(reset) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _T_51 = eq(_T_50, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 66:11]
    intrinsic(circt_chisel_ifelsefatal<format = "Assertion failed: Enum state must be valid, got %d!\n", label = "chisel3_builtin">, clock, valid, _T_51, _T_49) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _MULTIPLY_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 72:42]
    node _MULTIPLY_T_1 = eq(FUNCT7, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 72:59]
    node MULTIPLY = and(_MULTIPLY_T, _MULTIPLY_T_1) @[src/main/scala/Frontend/decoder.scala 72:49]
    node _SUBTRACT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 73:43]
    node _SUBTRACT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 73:69]
    node _SUBTRACT_T_2 = or(_SUBTRACT_T, _SUBTRACT_T_1) @[src/main/scala/Frontend/decoder.scala 73:50]
    node _SUBTRACT_T_3 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 73:91]
    node SUBTRACT = and(_SUBTRACT_T_2, _SUBTRACT_T_3) @[src/main/scala/Frontend/decoder.scala 73:81]
    node _IS_IMM_T = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 74:42]
    node _IS_IMM_T_1 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 75:42]
    node _IS_IMM_T_2 = or(_IS_IMM_T, _IS_IMM_T_1) @[src/main/scala/Frontend/decoder.scala 74:54]
    node _IS_IMM_T_3 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 76:42]
    node _IS_IMM_T_4 = or(_IS_IMM_T_2, _IS_IMM_T_3) @[src/main/scala/Frontend/decoder.scala 75:51]
    node _IS_IMM_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 77:42]
    node _IS_IMM_T_6 = or(_IS_IMM_T_4, _IS_IMM_T_5) @[src/main/scala/Frontend/decoder.scala 76:53]
    node _IS_IMM_T_7 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 78:42]
    node _IS_IMM_T_8 = or(_IS_IMM_T_6, _IS_IMM_T_7) @[src/main/scala/Frontend/decoder.scala 77:53]
    node _IS_IMM_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 79:42]
    node _IS_IMM_T_10 = or(_IS_IMM_T_8, _IS_IMM_T_9) @[src/main/scala/Frontend/decoder.scala 78:52]
    node _IS_IMM_T_11 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 80:42]
    node _IS_IMM_T_12 = or(_IS_IMM_T_10, _IS_IMM_T_11) @[src/main/scala/Frontend/decoder.scala 79:54]
    node _IS_IMM_T_13 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 81:42]
    node IS_IMM = or(_IS_IMM_T_12, _IS_IMM_T_13) @[src/main/scala/Frontend/decoder.scala 80:51]
    node _needs_divider_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 83:51]
    node _needs_divider_T_1 = eq(FUNCT3, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 83:71]
    node _needs_divider_T_2 = eq(FUNCT3, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 83:91]
    node _needs_divider_T_3 = or(_needs_divider_T_1, _needs_divider_T_2) @[src/main/scala/Frontend/decoder.scala 83:81]
    node _needs_divider_T_4 = eq(FUNCT3, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 83:111]
    node _needs_divider_T_5 = or(_needs_divider_T_3, _needs_divider_T_4) @[src/main/scala/Frontend/decoder.scala 83:101]
    node _needs_divider_T_6 = eq(FUNCT3, UInt<3>(0h7)) @[src/main/scala/Frontend/decoder.scala 83:131]
    node _needs_divider_T_7 = or(_needs_divider_T_5, _needs_divider_T_6) @[src/main/scala/Frontend/decoder.scala 83:121]
    node _needs_divider_T_8 = and(_needs_divider_T, _needs_divider_T_7) @[src/main/scala/Frontend/decoder.scala 83:59]
    node _needs_divider_T_9 = bits(FUNCT7, 0, 0) @[src/main/scala/Frontend/decoder.scala 83:151]
    node needs_divider = and(_needs_divider_T_8, _needs_divider_T_9) @[src/main/scala/Frontend/decoder.scala 83:142]
    node _needs_branch_unit_T = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 84:51]
    node _needs_branch_unit_T_1 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 84:83]
    node _needs_branch_unit_T_2 = or(_needs_branch_unit_T, _needs_branch_unit_T_1) @[src/main/scala/Frontend/decoder.scala 84:63]
    node _needs_branch_unit_T_3 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 84:112]
    node needs_branch_unit = or(_needs_branch_unit_T_2, _needs_branch_unit_T_3) @[src/main/scala/Frontend/decoder.scala 84:92]
    node _needs_ALU_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 86:52]
    node _needs_ALU_T_1 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 87:43]
    node _needs_ALU_T_2 = eq(FUNCT7, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 87:66]
    node _needs_ALU_T_3 = or(_needs_ALU_T_1, _needs_ALU_T_2) @[src/main/scala/Frontend/decoder.scala 87:55]
    node _needs_ALU_T_4 = and(_needs_ALU_T, _needs_ALU_T_3) @[src/main/scala/Frontend/decoder.scala 86:60]
    node _needs_ALU_T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 88:51]
    node _needs_ALU_T_6 = or(_needs_ALU_T_4, _needs_ALU_T_5) @[src/main/scala/Frontend/decoder.scala 87:80]
    node _needs_ALU_T_7 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 88:83]
    node _needs_ALU_T_8 = or(_needs_ALU_T_6, _needs_ALU_T_7) @[src/main/scala/Frontend/decoder.scala 88:63]
    node _needs_ALU_T_9 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 88:112]
    node needs_ALU = or(_needs_ALU_T_8, _needs_ALU_T_9) @[src/main/scala/Frontend/decoder.scala 88:92]
    connect io.decoded_instruction.valid, io.instruction.valid @[src/main/scala/Frontend/decoder.scala 94:37]
    connect io.instruction.ready, io.decoded_instruction.ready @[src/main/scala/Frontend/decoder.scala 95:37]
    wire initialReady : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/decoder.scala 97:28]
    connect initialReady.RS1_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 98:28]
    connect initialReady.RS2_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 99:28]
    connect io.decoded_instruction.bits.ready_bits, initialReady @[src/main/scala/Frontend/decoder.scala 101:49]
    node _io_decoded_instruction_bits_RD_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 103:62]
    node _io_decoded_instruction_bits_RD_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 104:61]
    node _io_decoded_instruction_bits_RD_valid_T_2 = or(_io_decoded_instruction_bits_RD_valid_T, _io_decoded_instruction_bits_RD_valid_T_1) @[src/main/scala/Frontend/decoder.scala 103:77]
    node _io_decoded_instruction_bits_RD_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 105:61]
    node _io_decoded_instruction_bits_RD_valid_T_4 = or(_io_decoded_instruction_bits_RD_valid_T_2, _io_decoded_instruction_bits_RD_valid_T_3) @[src/main/scala/Frontend/decoder.scala 104:77]
    node _io_decoded_instruction_bits_RD_valid_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 106:61]
    node _io_decoded_instruction_bits_RD_valid_T_6 = or(_io_decoded_instruction_bits_RD_valid_T_4, _io_decoded_instruction_bits_RD_valid_T_5) @[src/main/scala/Frontend/decoder.scala 105:77]
    node _io_decoded_instruction_bits_RD_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 107:61]
    node _io_decoded_instruction_bits_RD_valid_T_8 = or(_io_decoded_instruction_bits_RD_valid_T_6, _io_decoded_instruction_bits_RD_valid_T_7) @[src/main/scala/Frontend/decoder.scala 106:77]
    node _io_decoded_instruction_bits_RD_valid_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 108:61]
    node _io_decoded_instruction_bits_RD_valid_T_10 = or(_io_decoded_instruction_bits_RD_valid_T_8, _io_decoded_instruction_bits_RD_valid_T_9) @[src/main/scala/Frontend/decoder.scala 107:77]
    node _io_decoded_instruction_bits_RD_valid_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 109:61]
    node _io_decoded_instruction_bits_RD_valid_T_12 = or(_io_decoded_instruction_bits_RD_valid_T_10, _io_decoded_instruction_bits_RD_valid_T_11) @[src/main/scala/Frontend/decoder.scala 108:77]
    node _io_decoded_instruction_bits_RD_valid_T_13 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 110:61]
    node _io_decoded_instruction_bits_RD_valid_T_14 = or(_io_decoded_instruction_bits_RD_valid_T_12, _io_decoded_instruction_bits_RD_valid_T_13) @[src/main/scala/Frontend/decoder.scala 109:77]
    node _io_decoded_instruction_bits_RD_valid_T_15 = and(_io_decoded_instruction_bits_RD_valid_T_14, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 110:77]
    connect io.decoded_instruction.bits.RD_valid, _io_decoded_instruction_bits_RD_valid_T_15 @[src/main/scala/Frontend/decoder.scala 103:42]
    node _io_decoded_instruction_bits_RS1_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 113:74]
    node _io_decoded_instruction_bits_RS1_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 114:73]
    node _io_decoded_instruction_bits_RS1_valid_T_2 = or(_io_decoded_instruction_bits_RS1_valid_T, _io_decoded_instruction_bits_RS1_valid_T_1) @[src/main/scala/Frontend/decoder.scala 113:89]
    node _io_decoded_instruction_bits_RS1_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 115:73]
    node _io_decoded_instruction_bits_RS1_valid_T_4 = or(_io_decoded_instruction_bits_RS1_valid_T_2, _io_decoded_instruction_bits_RS1_valid_T_3) @[src/main/scala/Frontend/decoder.scala 114:89]
    node _io_decoded_instruction_bits_RS1_valid_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 116:73]
    node _io_decoded_instruction_bits_RS1_valid_T_6 = or(_io_decoded_instruction_bits_RS1_valid_T_4, _io_decoded_instruction_bits_RS1_valid_T_5) @[src/main/scala/Frontend/decoder.scala 115:89]
    node _io_decoded_instruction_bits_RS1_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 117:73]
    node _io_decoded_instruction_bits_RS1_valid_T_8 = or(_io_decoded_instruction_bits_RS1_valid_T_6, _io_decoded_instruction_bits_RS1_valid_T_7) @[src/main/scala/Frontend/decoder.scala 116:89]
    node _io_decoded_instruction_bits_RS1_valid_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 118:73]
    node _io_decoded_instruction_bits_RS1_valid_T_10 = or(_io_decoded_instruction_bits_RS1_valid_T_8, _io_decoded_instruction_bits_RS1_valid_T_9) @[src/main/scala/Frontend/decoder.scala 117:89]
    node _io_decoded_instruction_bits_RS1_valid_T_11 = and(_io_decoded_instruction_bits_RS1_valid_T_10, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 118:89]
    connect io.decoded_instruction.bits.RS1_valid, _io_decoded_instruction_bits_RS1_valid_T_11 @[src/main/scala/Frontend/decoder.scala 113:54]
    node _io_decoded_instruction_bits_RS2_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 121:74]
    node _io_decoded_instruction_bits_RS2_valid_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 122:73]
    node _io_decoded_instruction_bits_RS2_valid_T_2 = or(_io_decoded_instruction_bits_RS2_valid_T, _io_decoded_instruction_bits_RS2_valid_T_1) @[src/main/scala/Frontend/decoder.scala 121:89]
    node _io_decoded_instruction_bits_RS2_valid_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 123:73]
    node _io_decoded_instruction_bits_RS2_valid_T_4 = or(_io_decoded_instruction_bits_RS2_valid_T_2, _io_decoded_instruction_bits_RS2_valid_T_3) @[src/main/scala/Frontend/decoder.scala 122:89]
    node _io_decoded_instruction_bits_RS2_valid_T_5 = and(_io_decoded_instruction_bits_RS2_valid_T_4, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 123:89]
    connect io.decoded_instruction.bits.RS2_valid, _io_decoded_instruction_bits_RS2_valid_T_5 @[src/main/scala/Frontend/decoder.scala 121:54]
    connect io.decoded_instruction.bits.RD, RD @[src/main/scala/Frontend/decoder.scala 126:54]
    connect io.decoded_instruction.bits.RS1, RS1 @[src/main/scala/Frontend/decoder.scala 128:54]
    connect io.decoded_instruction.bits.RS2, RS2 @[src/main/scala/Frontend/decoder.scala 129:54]
    connect io.decoded_instruction.bits.IMM, IMM @[src/main/scala/Frontend/decoder.scala 130:54]
    connect io.decoded_instruction.bits.FUNCT3, FUNCT3 @[src/main/scala/Frontend/decoder.scala 131:54]
    connect io.decoded_instruction.bits.MULTIPLY, MULTIPLY @[src/main/scala/Frontend/decoder.scala 132:54]
    connect io.decoded_instruction.bits.SUBTRACT, SUBTRACT @[src/main/scala/Frontend/decoder.scala 133:54]
    connect io.decoded_instruction.bits.IS_IMM, IS_IMM @[src/main/scala/Frontend/decoder.scala 134:54]
    node _T_52 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 138:26]
    when _T_52 : @[src/main/scala/Frontend/decoder.scala 138:35]
      connect io.decoded_instruction.bits.memory_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 139:62]
    else :
      node _T_53 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 140:32]
      when _T_53 : @[src/main/scala/Frontend/decoder.scala 140:42]
        connect io.decoded_instruction.bits.memory_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 141:62]
      else :
        connect io.decoded_instruction.bits.memory_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 143:62]
    connect io.decoded_instruction.bits.access_width, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 146:63]
    node _T_54 = eq(FUNCT3, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 147:18]
    when _T_54 : @[src/main/scala/Frontend/decoder.scala 147:31]
      connect io.decoded_instruction.bits.access_width, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 148:63]
    else :
      node _T_55 = eq(FUNCT3, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 149:24]
      when _T_55 : @[src/main/scala/Frontend/decoder.scala 149:37]
        connect io.decoded_instruction.bits.access_width, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 150:63]
      else :
        node _T_56 = eq(FUNCT3, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 151:24]
        when _T_56 : @[src/main/scala/Frontend/decoder.scala 151:37]
          connect io.decoded_instruction.bits.access_width, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 152:63]
    node _needs_memory_T = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 156:51]
    node _needs_memory_T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 156:82]
    node needs_memory = or(_needs_memory_T, _needs_memory_T_1) @[src/main/scala/Frontend/decoder.scala 156:62]
    connect io.decoded_instruction.bits.packet_index, io.instruction.bits.packet_index @[src/main/scala/Frontend/decoder.scala 158:54]
    connect io.decoded_instruction.bits.instructionType, instructionType @[src/main/scala/Frontend/decoder.scala 159:54]
    connect io.decoded_instruction.bits.ROB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 160:54]
    connect io.decoded_instruction.bits.FTQ_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 161:54]
    connect io.decoded_instruction.bits.MOB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 162:54]
    connect io.decoded_instruction.bits.needs_ALU, needs_ALU @[src/main/scala/Frontend/decoder.scala 163:54]
    connect io.decoded_instruction.bits.needs_branch_unit, needs_branch_unit @[src/main/scala/Frontend/decoder.scala 164:54]
    connect io.decoded_instruction.bits.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 165:54]
    wire _next_ALU_port_WIRE : UInt<2>[3] @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[0], UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[1], UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[2], UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 174:40]
    regreset next_ALU_port : UInt<2>[3], clock, reset, _next_ALU_port_WIRE @[src/main/scala/Frontend/decoder.scala 174:32]
    when needs_ALU : @[src/main/scala/Frontend/decoder.scala 176:20]
      connect io.decoded_instruction.bits.portID, next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 177:44]
      connect next_ALU_port[0], next_ALU_port[1] @[src/main/scala/Frontend/decoder.scala 178:26]
      connect next_ALU_port[1], next_ALU_port[2] @[src/main/scala/Frontend/decoder.scala 179:26]
      connect next_ALU_port[2], next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 180:26]
    else :
      when needs_branch_unit : @[src/main/scala/Frontend/decoder.scala 181:34]
        connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 182:44]
      else :
        when UInt<1>(0h0) : @[src/main/scala/Frontend/decoder.scala 183:27]
          connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 184:44]
        else :
          when needs_divider : @[src/main/scala/Frontend/decoder.scala 185:30]
            connect io.decoded_instruction.bits.portID, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 186:44]
          else :
            when needs_memory : @[src/main/scala/Frontend/decoder.scala 187:29]
              connect io.decoded_instruction.bits.portID, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 188:44]
            else :
              connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 190:44]
    node _is_INT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 196:39]
    node _is_INT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 196:67]
    node _is_INT_T_2 = or(_is_INT_T, _is_INT_T_1) @[src/main/scala/Frontend/decoder.scala 196:47]
    node _is_INT_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 196:99]
    node _is_INT_T_4 = or(_is_INT_T_2, _is_INT_T_3) @[src/main/scala/Frontend/decoder.scala 196:79]
    node _is_INT_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 196:131]
    node _is_INT_T_6 = or(_is_INT_T_4, _is_INT_T_5) @[src/main/scala/Frontend/decoder.scala 196:111]
    node _is_INT_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 196:160]
    node _is_INT_T_8 = or(_is_INT_T_6, _is_INT_T_7) @[src/main/scala/Frontend/decoder.scala 196:140]
    node _is_INT_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 196:190]
    node _is_INT_T_10 = or(_is_INT_T_8, _is_INT_T_9) @[src/main/scala/Frontend/decoder.scala 196:170]
    node _is_INT_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 196:219]
    node is_INT = or(_is_INT_T_10, _is_INT_T_11) @[src/main/scala/Frontend/decoder.scala 196:199]
    node _is_MEM_T = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 197:39]
    node _is_MEM_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 197:69]
    node is_MEM = or(_is_MEM_T, _is_MEM_T_1) @[src/main/scala/Frontend/decoder.scala 197:49]
    when is_INT : @[src/main/scala/Frontend/decoder.scala 199:17]
      connect io.decoded_instruction.bits.RS_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 200:46]
    else :
      when is_MEM : @[src/main/scala/Frontend/decoder.scala 201:23]
        connect io.decoded_instruction.bits.RS_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 202:46]
      else :
        connect io.decoded_instruction.bits.RS_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 204:46]


  module decoder_3 : @[src/main/scala/Frontend/decoder.scala 40:7]
    input clock : Clock @[src/main/scala/Frontend/decoder.scala 40:7]
    input reset : Reset @[src/main/scala/Frontend/decoder.scala 40:7]
    output io : { flip instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}}, decoded_instruction : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}} @[src/main/scala/Frontend/decoder.scala 43:16]

    node opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/Frontend/decoder.scala 55:34]
    node RS1 = bits(io.instruction.bits.instruction, 19, 15) @[src/main/scala/Frontend/decoder.scala 56:34]
    node RS2 = bits(io.instruction.bits.instruction, 24, 20) @[src/main/scala/Frontend/decoder.scala 57:34]
    node RD = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/Frontend/decoder.scala 58:34]
    node IMM_opcode = bits(io.instruction.bits.instruction, 6, 0) @[src/main/scala/utils.scala 117:33]
    node _IMM_U_T = eq(IMM_opcode, UInt<5>(0h17)) @[src/main/scala/utils.scala 119:30]
    node _IMM_U_T_1 = eq(IMM_opcode, UInt<6>(0h37)) @[src/main/scala/utils.scala 119:59]
    node IMM_U = or(_IMM_U_T, _IMM_U_T_1) @[src/main/scala/utils.scala 119:48]
    node IMM_J = eq(IMM_opcode, UInt<7>(0h6f)) @[src/main/scala/utils.scala 120:30]
    node IMM_B = eq(IMM_opcode, UInt<7>(0h63)) @[src/main/scala/utils.scala 121:30]
    node IMM_S = eq(IMM_opcode, UInt<6>(0h23)) @[src/main/scala/utils.scala 122:30]
    node IMM_R = eq(IMM_opcode, UInt<6>(0h33)) @[src/main/scala/utils.scala 123:30]
    node _IMM_I_T = eq(IMM_opcode, UInt<5>(0h13)) @[src/main/scala/utils.scala 124:30]
    node _IMM_I_T_1 = eq(IMM_opcode, UInt<2>(0h3)) @[src/main/scala/utils.scala 124:59]
    node _IMM_I_T_2 = or(_IMM_I_T, _IMM_I_T_1) @[src/main/scala/utils.scala 124:48]
    node _IMM_I_T_3 = eq(IMM_opcode, UInt<7>(0h67)) @[src/main/scala/utils.scala 124:88]
    node IMM_I = or(_IMM_I_T_2, _IMM_I_T_3) @[src/main/scala/utils.scala 124:77]
    wire IMM : UInt<21> @[src/main/scala/utils.scala 126:23]
    when IMM_B : @[src/main/scala/utils.scala 128:17]
      wire IMM_temp : SInt<32> @[src/main/scala/utils.scala 130:28]
      node IMM_imm_12 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 132:42]
      node IMM_imm_10_5 = bits(io.instruction.bits.instruction, 30, 25) @[src/main/scala/utils.scala 133:42]
      node IMM_imm_4_1 = bits(io.instruction.bits.instruction, 11, 8) @[src/main/scala/utils.scala 134:42]
      node IMM_imm_11 = bits(io.instruction.bits.instruction, 7, 7) @[src/main/scala/utils.scala 135:42]
      node IMM_temp_lo = cat(IMM_imm_4_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi_hi = cat(IMM_imm_12, IMM_imm_11) @[src/main/scala/utils.scala 137:24]
      node IMM_temp_hi = cat(IMM_temp_hi_hi, IMM_imm_10_5) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T = cat(IMM_temp_hi, IMM_temp_lo) @[src/main/scala/utils.scala 137:24]
      node _IMM_temp_T_1 = asSInt(_IMM_temp_T) @[src/main/scala/utils.scala 137:70]
      connect IMM_temp, _IMM_temp_T_1 @[src/main/scala/utils.scala 137:18]
      node _IMM_imm_T = asUInt(IMM_temp) @[src/main/scala/utils.scala 138:25]
      connect IMM, _IMM_imm_T @[src/main/scala/utils.scala 138:17]
    else :
      when IMM_J : @[src/main/scala/utils.scala 140:24]
        wire IMM_temp_1 : SInt<32> @[src/main/scala/utils.scala 141:28]
        node IMM_imm_20 = bits(io.instruction.bits.instruction, 31, 31) @[src/main/scala/utils.scala 143:40]
        node IMM_imm_19_12 = bits(io.instruction.bits.instruction, 19, 12) @[src/main/scala/utils.scala 144:40]
        node IMM_imm_11_1 = bits(io.instruction.bits.instruction, 20, 20) @[src/main/scala/utils.scala 145:40]
        node IMM_imm_10_1 = bits(io.instruction.bits.instruction, 30, 21) @[src/main/scala/utils.scala 146:40]
        node IMM_temp_lo_1 = cat(IMM_imm_10_1, UInt<1>(0h0)) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_hi_1 = cat(IMM_imm_20, IMM_imm_19_12) @[src/main/scala/utils.scala 148:24]
        node IMM_temp_hi_1 = cat(IMM_temp_hi_hi_1, IMM_imm_11_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_2 = cat(IMM_temp_hi_1, IMM_temp_lo_1) @[src/main/scala/utils.scala 148:24]
        node _IMM_temp_T_3 = asSInt(_IMM_temp_T_2) @[src/main/scala/utils.scala 148:72]
        connect IMM_temp_1, _IMM_temp_T_3 @[src/main/scala/utils.scala 148:18]
        node _IMM_imm_T_1 = asUInt(IMM_temp_1) @[src/main/scala/utils.scala 149:26]
        connect IMM, _IMM_imm_T_1 @[src/main/scala/utils.scala 149:18]
      else :
        when IMM_I : @[src/main/scala/utils.scala 150:24]
          wire IMM_temp_2 : SInt<32> @[src/main/scala/utils.scala 151:28]
          node IMM_imm_11_0 = bits(io.instruction.bits.instruction, 31, 20) @[src/main/scala/utils.scala 153:44]
          node _IMM_temp_T_4 = asSInt(IMM_imm_11_0) @[src/main/scala/utils.scala 154:30]
          connect IMM_temp_2, _IMM_temp_T_4 @[src/main/scala/utils.scala 154:18]
          node _IMM_imm_T_2 = asUInt(IMM_temp_2) @[src/main/scala/utils.scala 155:25]
          connect IMM, _IMM_imm_T_2 @[src/main/scala/utils.scala 155:17]
        else :
          when IMM_S : @[src/main/scala/utils.scala 156:22]
            wire IMM_temp_3 : SInt<32> @[src/main/scala/utils.scala 157:28]
            node IMM_imm_11_5 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/utils.scala 159:44]
            node IMM_imm_4_0 = bits(io.instruction.bits.instruction, 11, 7) @[src/main/scala/utils.scala 160:44]
            node _IMM_temp_T_5 = cat(IMM_imm_11_5, IMM_imm_4_0) @[src/main/scala/utils.scala 162:24]
            node _IMM_temp_T_6 = asSInt(_IMM_temp_T_5) @[src/main/scala/utils.scala 162:44]
            connect IMM_temp_3, _IMM_temp_T_6 @[src/main/scala/utils.scala 162:18]
            node _IMM_imm_T_3 = asUInt(IMM_temp_3) @[src/main/scala/utils.scala 164:25]
            connect IMM, _IMM_imm_T_3 @[src/main/scala/utils.scala 164:17]
          else :
            when IMM_U : @[src/main/scala/utils.scala 165:22]
              wire IMM_temp_4 : SInt<32> @[src/main/scala/utils.scala 166:28]
              node IMM_imm_31_12 = bits(io.instruction.bits.instruction, 31, 12) @[src/main/scala/utils.scala 168:44]
              node _IMM_temp_T_7 = asSInt(IMM_imm_31_12) @[src/main/scala/utils.scala 170:36]
              connect IMM_temp_4, _IMM_temp_T_7 @[src/main/scala/utils.scala 170:18]
              node _IMM_imm_T_4 = asUInt(IMM_temp_4) @[src/main/scala/utils.scala 172:25]
              connect IMM, _IMM_imm_T_4 @[src/main/scala/utils.scala 172:17]
            else :
              connect IMM, UInt<1>(0h0) @[src/main/scala/utils.scala 174:17]
    node FUNCT3 = bits(io.instruction.bits.instruction, 14, 12) @[src/main/scala/Frontend/decoder.scala 61:34]
    node FUNCT7 = bits(io.instruction.bits.instruction, 31, 25) @[src/main/scala/Frontend/decoder.scala 62:34]
    node _T = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 65:63]
    wire _WIRE : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect _WIRE, _T @[src/main/scala/Frontend/decoder.scala 65:56]
    wire instructionType : UInt<5> @[src/main/scala/Frontend/decoder.scala 65:56]
    connect instructionType, _WIRE @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_2 = eq(instructionType, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_3 = eq(instructionType, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_4 = eq(instructionType, UInt<2>(0h3)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_6 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_7 = eq(instructionType, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_8 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_9 = eq(instructionType, UInt<4>(0h9)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_10 = eq(instructionType, UInt<4>(0ha)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_11 = eq(instructionType, UInt<4>(0hb)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_12 = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_13 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_14 = eq(instructionType, UInt<4>(0he)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_15 = eq(instructionType, UInt<5>(0h10)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_16 = eq(instructionType, UInt<5>(0h11)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_17 = eq(instructionType, UInt<5>(0h12)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_18 = eq(instructionType, UInt<5>(0h13)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_19 = eq(instructionType, UInt<5>(0h14)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_20 = eq(instructionType, UInt<5>(0h16)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_21 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_22 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_23 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_24 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_25 = eq(instructionType, UInt<5>(0h1e)) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_26 = or(_T_1, _T_2) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_27 = or(_T_26, _T_3) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_28 = or(_T_27, _T_4) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_29 = or(_T_28, _T_5) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_30 = or(_T_29, _T_6) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_31 = or(_T_30, _T_7) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_32 = or(_T_31, _T_8) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_33 = or(_T_32, _T_9) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_34 = or(_T_33, _T_10) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_35 = or(_T_34, _T_11) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_36 = or(_T_35, _T_12) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_37 = or(_T_36, _T_13) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_38 = or(_T_37, _T_14) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_39 = or(_T_38, _T_15) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_40 = or(_T_39, _T_16) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_41 = or(_T_40, _T_17) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_42 = or(_T_41, _T_18) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_43 = or(_T_42, _T_19) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_44 = or(_T_43, _T_20) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_45 = or(_T_44, _T_21) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_46 = or(_T_45, _T_22) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_47 = or(_T_46, _T_23) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_48 = or(_T_47, _T_24) @[src/main/scala/Frontend/decoder.scala 65:56]
    node valid = or(_T_48, _T_25) @[src/main/scala/Frontend/decoder.scala 65:56]
    node _T_49 = bits(opcode, 6, 2) @[src/main/scala/Frontend/decoder.scala 66:62]
    node _T_50 = asUInt(reset) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _T_51 = eq(_T_50, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 66:11]
    intrinsic(circt_chisel_ifelsefatal<format = "Assertion failed: Enum state must be valid, got %d!\n", label = "chisel3_builtin">, clock, valid, _T_51, _T_49) @[src/main/scala/Frontend/decoder.scala 66:11]
    node _MULTIPLY_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 72:42]
    node _MULTIPLY_T_1 = eq(FUNCT7, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 72:59]
    node MULTIPLY = and(_MULTIPLY_T, _MULTIPLY_T_1) @[src/main/scala/Frontend/decoder.scala 72:49]
    node _SUBTRACT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 73:43]
    node _SUBTRACT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 73:69]
    node _SUBTRACT_T_2 = or(_SUBTRACT_T, _SUBTRACT_T_1) @[src/main/scala/Frontend/decoder.scala 73:50]
    node _SUBTRACT_T_3 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 73:91]
    node SUBTRACT = and(_SUBTRACT_T_2, _SUBTRACT_T_3) @[src/main/scala/Frontend/decoder.scala 73:81]
    node _IS_IMM_T = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 74:42]
    node _IS_IMM_T_1 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 75:42]
    node _IS_IMM_T_2 = or(_IS_IMM_T, _IS_IMM_T_1) @[src/main/scala/Frontend/decoder.scala 74:54]
    node _IS_IMM_T_3 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 76:42]
    node _IS_IMM_T_4 = or(_IS_IMM_T_2, _IS_IMM_T_3) @[src/main/scala/Frontend/decoder.scala 75:51]
    node _IS_IMM_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 77:42]
    node _IS_IMM_T_6 = or(_IS_IMM_T_4, _IS_IMM_T_5) @[src/main/scala/Frontend/decoder.scala 76:53]
    node _IS_IMM_T_7 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 78:42]
    node _IS_IMM_T_8 = or(_IS_IMM_T_6, _IS_IMM_T_7) @[src/main/scala/Frontend/decoder.scala 77:53]
    node _IS_IMM_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 79:42]
    node _IS_IMM_T_10 = or(_IS_IMM_T_8, _IS_IMM_T_9) @[src/main/scala/Frontend/decoder.scala 78:52]
    node _IS_IMM_T_11 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 80:42]
    node _IS_IMM_T_12 = or(_IS_IMM_T_10, _IS_IMM_T_11) @[src/main/scala/Frontend/decoder.scala 79:54]
    node _IS_IMM_T_13 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 81:42]
    node IS_IMM = or(_IS_IMM_T_12, _IS_IMM_T_13) @[src/main/scala/Frontend/decoder.scala 80:51]
    node _needs_divider_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 83:51]
    node _needs_divider_T_1 = eq(FUNCT3, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 83:71]
    node _needs_divider_T_2 = eq(FUNCT3, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 83:91]
    node _needs_divider_T_3 = or(_needs_divider_T_1, _needs_divider_T_2) @[src/main/scala/Frontend/decoder.scala 83:81]
    node _needs_divider_T_4 = eq(FUNCT3, UInt<3>(0h6)) @[src/main/scala/Frontend/decoder.scala 83:111]
    node _needs_divider_T_5 = or(_needs_divider_T_3, _needs_divider_T_4) @[src/main/scala/Frontend/decoder.scala 83:101]
    node _needs_divider_T_6 = eq(FUNCT3, UInt<3>(0h7)) @[src/main/scala/Frontend/decoder.scala 83:131]
    node _needs_divider_T_7 = or(_needs_divider_T_5, _needs_divider_T_6) @[src/main/scala/Frontend/decoder.scala 83:121]
    node _needs_divider_T_8 = and(_needs_divider_T, _needs_divider_T_7) @[src/main/scala/Frontend/decoder.scala 83:59]
    node _needs_divider_T_9 = bits(FUNCT7, 0, 0) @[src/main/scala/Frontend/decoder.scala 83:151]
    node needs_divider = and(_needs_divider_T_8, _needs_divider_T_9) @[src/main/scala/Frontend/decoder.scala 83:142]
    node _needs_branch_unit_T = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 84:51]
    node _needs_branch_unit_T_1 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 84:83]
    node _needs_branch_unit_T_2 = or(_needs_branch_unit_T, _needs_branch_unit_T_1) @[src/main/scala/Frontend/decoder.scala 84:63]
    node _needs_branch_unit_T_3 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 84:112]
    node needs_branch_unit = or(_needs_branch_unit_T_2, _needs_branch_unit_T_3) @[src/main/scala/Frontend/decoder.scala 84:92]
    node _needs_ALU_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 86:52]
    node _needs_ALU_T_1 = eq(FUNCT7, UInt<6>(0h20)) @[src/main/scala/Frontend/decoder.scala 87:43]
    node _needs_ALU_T_2 = eq(FUNCT7, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 87:66]
    node _needs_ALU_T_3 = or(_needs_ALU_T_1, _needs_ALU_T_2) @[src/main/scala/Frontend/decoder.scala 87:55]
    node _needs_ALU_T_4 = and(_needs_ALU_T, _needs_ALU_T_3) @[src/main/scala/Frontend/decoder.scala 86:60]
    node _needs_ALU_T_5 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 88:51]
    node _needs_ALU_T_6 = or(_needs_ALU_T_4, _needs_ALU_T_5) @[src/main/scala/Frontend/decoder.scala 87:80]
    node _needs_ALU_T_7 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 88:83]
    node _needs_ALU_T_8 = or(_needs_ALU_T_6, _needs_ALU_T_7) @[src/main/scala/Frontend/decoder.scala 88:63]
    node _needs_ALU_T_9 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 88:112]
    node needs_ALU = or(_needs_ALU_T_8, _needs_ALU_T_9) @[src/main/scala/Frontend/decoder.scala 88:92]
    connect io.decoded_instruction.valid, io.instruction.valid @[src/main/scala/Frontend/decoder.scala 94:37]
    connect io.instruction.ready, io.decoded_instruction.ready @[src/main/scala/Frontend/decoder.scala 95:37]
    wire initialReady : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/decoder.scala 97:28]
    connect initialReady.RS1_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 98:28]
    connect initialReady.RS2_ready, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 99:28]
    connect io.decoded_instruction.bits.ready_bits, initialReady @[src/main/scala/Frontend/decoder.scala 101:49]
    node _io_decoded_instruction_bits_RD_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 103:62]
    node _io_decoded_instruction_bits_RD_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 104:61]
    node _io_decoded_instruction_bits_RD_valid_T_2 = or(_io_decoded_instruction_bits_RD_valid_T, _io_decoded_instruction_bits_RD_valid_T_1) @[src/main/scala/Frontend/decoder.scala 103:77]
    node _io_decoded_instruction_bits_RD_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 105:61]
    node _io_decoded_instruction_bits_RD_valid_T_4 = or(_io_decoded_instruction_bits_RD_valid_T_2, _io_decoded_instruction_bits_RD_valid_T_3) @[src/main/scala/Frontend/decoder.scala 104:77]
    node _io_decoded_instruction_bits_RD_valid_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 106:61]
    node _io_decoded_instruction_bits_RD_valid_T_6 = or(_io_decoded_instruction_bits_RD_valid_T_4, _io_decoded_instruction_bits_RD_valid_T_5) @[src/main/scala/Frontend/decoder.scala 105:77]
    node _io_decoded_instruction_bits_RD_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 107:61]
    node _io_decoded_instruction_bits_RD_valid_T_8 = or(_io_decoded_instruction_bits_RD_valid_T_6, _io_decoded_instruction_bits_RD_valid_T_7) @[src/main/scala/Frontend/decoder.scala 106:77]
    node _io_decoded_instruction_bits_RD_valid_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 108:61]
    node _io_decoded_instruction_bits_RD_valid_T_10 = or(_io_decoded_instruction_bits_RD_valid_T_8, _io_decoded_instruction_bits_RD_valid_T_9) @[src/main/scala/Frontend/decoder.scala 107:77]
    node _io_decoded_instruction_bits_RD_valid_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 109:61]
    node _io_decoded_instruction_bits_RD_valid_T_12 = or(_io_decoded_instruction_bits_RD_valid_T_10, _io_decoded_instruction_bits_RD_valid_T_11) @[src/main/scala/Frontend/decoder.scala 108:77]
    node _io_decoded_instruction_bits_RD_valid_T_13 = eq(instructionType, UInt<5>(0h1c)) @[src/main/scala/Frontend/decoder.scala 110:61]
    node _io_decoded_instruction_bits_RD_valid_T_14 = or(_io_decoded_instruction_bits_RD_valid_T_12, _io_decoded_instruction_bits_RD_valid_T_13) @[src/main/scala/Frontend/decoder.scala 109:77]
    node _io_decoded_instruction_bits_RD_valid_T_15 = and(_io_decoded_instruction_bits_RD_valid_T_14, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 110:77]
    connect io.decoded_instruction.bits.RD_valid, _io_decoded_instruction_bits_RD_valid_T_15 @[src/main/scala/Frontend/decoder.scala 103:42]
    node _io_decoded_instruction_bits_RS1_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 113:74]
    node _io_decoded_instruction_bits_RS1_valid_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 114:73]
    node _io_decoded_instruction_bits_RS1_valid_T_2 = or(_io_decoded_instruction_bits_RS1_valid_T, _io_decoded_instruction_bits_RS1_valid_T_1) @[src/main/scala/Frontend/decoder.scala 113:89]
    node _io_decoded_instruction_bits_RS1_valid_T_3 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 115:73]
    node _io_decoded_instruction_bits_RS1_valid_T_4 = or(_io_decoded_instruction_bits_RS1_valid_T_2, _io_decoded_instruction_bits_RS1_valid_T_3) @[src/main/scala/Frontend/decoder.scala 114:89]
    node _io_decoded_instruction_bits_RS1_valid_T_5 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 116:73]
    node _io_decoded_instruction_bits_RS1_valid_T_6 = or(_io_decoded_instruction_bits_RS1_valid_T_4, _io_decoded_instruction_bits_RS1_valid_T_5) @[src/main/scala/Frontend/decoder.scala 115:89]
    node _io_decoded_instruction_bits_RS1_valid_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 117:73]
    node _io_decoded_instruction_bits_RS1_valid_T_8 = or(_io_decoded_instruction_bits_RS1_valid_T_6, _io_decoded_instruction_bits_RS1_valid_T_7) @[src/main/scala/Frontend/decoder.scala 116:89]
    node _io_decoded_instruction_bits_RS1_valid_T_9 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 118:73]
    node _io_decoded_instruction_bits_RS1_valid_T_10 = or(_io_decoded_instruction_bits_RS1_valid_T_8, _io_decoded_instruction_bits_RS1_valid_T_9) @[src/main/scala/Frontend/decoder.scala 117:89]
    node _io_decoded_instruction_bits_RS1_valid_T_11 = and(_io_decoded_instruction_bits_RS1_valid_T_10, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 118:89]
    connect io.decoded_instruction.bits.RS1_valid, _io_decoded_instruction_bits_RS1_valid_T_11 @[src/main/scala/Frontend/decoder.scala 113:54]
    node _io_decoded_instruction_bits_RS2_valid_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 121:74]
    node _io_decoded_instruction_bits_RS2_valid_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 122:73]
    node _io_decoded_instruction_bits_RS2_valid_T_2 = or(_io_decoded_instruction_bits_RS2_valid_T, _io_decoded_instruction_bits_RS2_valid_T_1) @[src/main/scala/Frontend/decoder.scala 121:89]
    node _io_decoded_instruction_bits_RS2_valid_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 123:73]
    node _io_decoded_instruction_bits_RS2_valid_T_4 = or(_io_decoded_instruction_bits_RS2_valid_T_2, _io_decoded_instruction_bits_RS2_valid_T_3) @[src/main/scala/Frontend/decoder.scala 122:89]
    node _io_decoded_instruction_bits_RS2_valid_T_5 = and(_io_decoded_instruction_bits_RS2_valid_T_4, io.instruction.valid) @[src/main/scala/Frontend/decoder.scala 123:89]
    connect io.decoded_instruction.bits.RS2_valid, _io_decoded_instruction_bits_RS2_valid_T_5 @[src/main/scala/Frontend/decoder.scala 121:54]
    connect io.decoded_instruction.bits.RD, RD @[src/main/scala/Frontend/decoder.scala 126:54]
    connect io.decoded_instruction.bits.RS1, RS1 @[src/main/scala/Frontend/decoder.scala 128:54]
    connect io.decoded_instruction.bits.RS2, RS2 @[src/main/scala/Frontend/decoder.scala 129:54]
    connect io.decoded_instruction.bits.IMM, IMM @[src/main/scala/Frontend/decoder.scala 130:54]
    connect io.decoded_instruction.bits.FUNCT3, FUNCT3 @[src/main/scala/Frontend/decoder.scala 131:54]
    connect io.decoded_instruction.bits.MULTIPLY, MULTIPLY @[src/main/scala/Frontend/decoder.scala 132:54]
    connect io.decoded_instruction.bits.SUBTRACT, SUBTRACT @[src/main/scala/Frontend/decoder.scala 133:54]
    connect io.decoded_instruction.bits.IS_IMM, IS_IMM @[src/main/scala/Frontend/decoder.scala 134:54]
    node _T_52 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 138:26]
    when _T_52 : @[src/main/scala/Frontend/decoder.scala 138:35]
      connect io.decoded_instruction.bits.memory_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 139:62]
    else :
      node _T_53 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 140:32]
      when _T_53 : @[src/main/scala/Frontend/decoder.scala 140:42]
        connect io.decoded_instruction.bits.memory_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 141:62]
      else :
        connect io.decoded_instruction.bits.memory_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 143:62]
    connect io.decoded_instruction.bits.access_width, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 146:63]
    node _T_54 = eq(FUNCT3, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 147:18]
    when _T_54 : @[src/main/scala/Frontend/decoder.scala 147:31]
      connect io.decoded_instruction.bits.access_width, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 148:63]
    else :
      node _T_55 = eq(FUNCT3, UInt<1>(0h1)) @[src/main/scala/Frontend/decoder.scala 149:24]
      when _T_55 : @[src/main/scala/Frontend/decoder.scala 149:37]
        connect io.decoded_instruction.bits.access_width, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 150:63]
      else :
        node _T_56 = eq(FUNCT3, UInt<2>(0h2)) @[src/main/scala/Frontend/decoder.scala 151:24]
        when _T_56 : @[src/main/scala/Frontend/decoder.scala 151:37]
          connect io.decoded_instruction.bits.access_width, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 152:63]
    node _needs_memory_T = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 156:51]
    node _needs_memory_T_1 = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 156:82]
    node needs_memory = or(_needs_memory_T, _needs_memory_T_1) @[src/main/scala/Frontend/decoder.scala 156:62]
    connect io.decoded_instruction.bits.packet_index, io.instruction.bits.packet_index @[src/main/scala/Frontend/decoder.scala 158:54]
    connect io.decoded_instruction.bits.instructionType, instructionType @[src/main/scala/Frontend/decoder.scala 159:54]
    connect io.decoded_instruction.bits.ROB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 160:54]
    connect io.decoded_instruction.bits.FTQ_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 161:54]
    connect io.decoded_instruction.bits.MOB_index, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 162:54]
    connect io.decoded_instruction.bits.needs_ALU, needs_ALU @[src/main/scala/Frontend/decoder.scala 163:54]
    connect io.decoded_instruction.bits.needs_branch_unit, needs_branch_unit @[src/main/scala/Frontend/decoder.scala 164:54]
    connect io.decoded_instruction.bits.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 165:54]
    wire _next_ALU_port_WIRE : UInt<2>[3] @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[0], UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[1], UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 174:40]
    connect _next_ALU_port_WIRE[2], UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 174:40]
    regreset next_ALU_port : UInt<2>[3], clock, reset, _next_ALU_port_WIRE @[src/main/scala/Frontend/decoder.scala 174:32]
    when needs_ALU : @[src/main/scala/Frontend/decoder.scala 176:20]
      connect io.decoded_instruction.bits.portID, next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 177:44]
      connect next_ALU_port[0], next_ALU_port[1] @[src/main/scala/Frontend/decoder.scala 178:26]
      connect next_ALU_port[1], next_ALU_port[2] @[src/main/scala/Frontend/decoder.scala 179:26]
      connect next_ALU_port[2], next_ALU_port[0] @[src/main/scala/Frontend/decoder.scala 180:26]
    else :
      when needs_branch_unit : @[src/main/scala/Frontend/decoder.scala 181:34]
        connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 182:44]
      else :
        when UInt<1>(0h0) : @[src/main/scala/Frontend/decoder.scala 183:27]
          connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 184:44]
        else :
          when needs_divider : @[src/main/scala/Frontend/decoder.scala 185:30]
            connect io.decoded_instruction.bits.portID, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 186:44]
          else :
            when needs_memory : @[src/main/scala/Frontend/decoder.scala 187:29]
              connect io.decoded_instruction.bits.portID, UInt<2>(0h3) @[src/main/scala/Frontend/decoder.scala 188:44]
            else :
              connect io.decoded_instruction.bits.portID, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 190:44]
    node _is_INT_T = eq(instructionType, UInt<4>(0hc)) @[src/main/scala/Frontend/decoder.scala 196:39]
    node _is_INT_T_1 = eq(instructionType, UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 196:67]
    node _is_INT_T_2 = or(_is_INT_T, _is_INT_T_1) @[src/main/scala/Frontend/decoder.scala 196:47]
    node _is_INT_T_3 = eq(instructionType, UInt<5>(0h18)) @[src/main/scala/Frontend/decoder.scala 196:99]
    node _is_INT_T_4 = or(_is_INT_T_2, _is_INT_T_3) @[src/main/scala/Frontend/decoder.scala 196:79]
    node _is_INT_T_5 = eq(instructionType, UInt<5>(0h1b)) @[src/main/scala/Frontend/decoder.scala 196:131]
    node _is_INT_T_6 = or(_is_INT_T_4, _is_INT_T_5) @[src/main/scala/Frontend/decoder.scala 196:111]
    node _is_INT_T_7 = eq(instructionType, UInt<5>(0h19)) @[src/main/scala/Frontend/decoder.scala 196:160]
    node _is_INT_T_8 = or(_is_INT_T_6, _is_INT_T_7) @[src/main/scala/Frontend/decoder.scala 196:140]
    node _is_INT_T_9 = eq(instructionType, UInt<4>(0hd)) @[src/main/scala/Frontend/decoder.scala 196:190]
    node _is_INT_T_10 = or(_is_INT_T_8, _is_INT_T_9) @[src/main/scala/Frontend/decoder.scala 196:170]
    node _is_INT_T_11 = eq(instructionType, UInt<3>(0h5)) @[src/main/scala/Frontend/decoder.scala 196:219]
    node is_INT = or(_is_INT_T_10, _is_INT_T_11) @[src/main/scala/Frontend/decoder.scala 196:199]
    node _is_MEM_T = eq(instructionType, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 197:39]
    node _is_MEM_T_1 = eq(instructionType, UInt<4>(0h8)) @[src/main/scala/Frontend/decoder.scala 197:69]
    node is_MEM = or(_is_MEM_T, _is_MEM_T_1) @[src/main/scala/Frontend/decoder.scala 197:49]
    when is_INT : @[src/main/scala/Frontend/decoder.scala 199:17]
      connect io.decoded_instruction.bits.RS_type, UInt<1>(0h0) @[src/main/scala/Frontend/decoder.scala 200:46]
    else :
      when is_MEM : @[src/main/scala/Frontend/decoder.scala 201:23]
        connect io.decoded_instruction.bits.RS_type, UInt<1>(0h1) @[src/main/scala/Frontend/decoder.scala 202:46]
      else :
        connect io.decoded_instruction.bits.RS_type, UInt<2>(0h2) @[src/main/scala/Frontend/decoder.scala 204:46]


  module Queue1_decoded_fetch_packet : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, count : UInt<1>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue1_FTQ_entry_1 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, count : UInt<1>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module fetch_packet_decoder : @[src/main/scala/Frontend/decoder.scala 211:7]
    input clock : Clock @[src/main/scala/Frontend/decoder.scala 211:7]
    input reset : Reset @[src/main/scala/Frontend/decoder.scala 211:7]
    output io : { flip flush : UInt<1>, flip fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, flip predictions_in : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, decoded_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, predictions_out : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}} @[src/main/scala/Frontend/decoder.scala 213:16]

    wire decoded_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}} @[src/main/scala/Frontend/decoder.scala 227:39]
    wire predictions_out : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}} @[src/main/scala/Frontend/decoder.scala 228:39]
    inst decoders_0 of decoder @[src/main/scala/Frontend/decoder.scala 233:15]
    connect decoders_0.clock, clock
    connect decoders_0.reset, reset
    inst decoders_1 of decoder_1 @[src/main/scala/Frontend/decoder.scala 233:15]
    connect decoders_1.clock, clock
    connect decoders_1.reset, reset
    inst decoders_2 of decoder_2 @[src/main/scala/Frontend/decoder.scala 233:15]
    connect decoders_2.clock, clock
    connect decoders_2.reset, reset
    inst decoders_3 of decoder_3 @[src/main/scala/Frontend/decoder.scala 233:15]
    connect decoders_3.clock, clock
    connect decoders_3.reset, reset
    connect decoders_0.io.instruction.bits.ROB_index, io.fetch_packet.bits.instructions[0].ROB_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_0.io.instruction.bits.packet_index, io.fetch_packet.bits.instructions[0].packet_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_0.io.instruction.bits.instruction, io.fetch_packet.bits.instructions[0].instruction @[src/main/scala/Frontend/decoder.scala 238:45]
    node _decoders_0_io_instruction_valid_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[0]) @[src/main/scala/Frontend/decoder.scala 239:70]
    connect decoders_0.io.instruction.valid, _decoders_0_io_instruction_valid_T @[src/main/scala/Frontend/decoder.scala 239:45]
    connect decoders_1.io.instruction.bits.ROB_index, io.fetch_packet.bits.instructions[1].ROB_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_1.io.instruction.bits.packet_index, io.fetch_packet.bits.instructions[1].packet_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_1.io.instruction.bits.instruction, io.fetch_packet.bits.instructions[1].instruction @[src/main/scala/Frontend/decoder.scala 238:45]
    node _decoders_1_io_instruction_valid_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[1]) @[src/main/scala/Frontend/decoder.scala 239:70]
    connect decoders_1.io.instruction.valid, _decoders_1_io_instruction_valid_T @[src/main/scala/Frontend/decoder.scala 239:45]
    connect decoders_2.io.instruction.bits.ROB_index, io.fetch_packet.bits.instructions[2].ROB_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_2.io.instruction.bits.packet_index, io.fetch_packet.bits.instructions[2].packet_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_2.io.instruction.bits.instruction, io.fetch_packet.bits.instructions[2].instruction @[src/main/scala/Frontend/decoder.scala 238:45]
    node _decoders_2_io_instruction_valid_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[2]) @[src/main/scala/Frontend/decoder.scala 239:70]
    connect decoders_2.io.instruction.valid, _decoders_2_io_instruction_valid_T @[src/main/scala/Frontend/decoder.scala 239:45]
    connect decoders_3.io.instruction.bits.ROB_index, io.fetch_packet.bits.instructions[3].ROB_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_3.io.instruction.bits.packet_index, io.fetch_packet.bits.instructions[3].packet_index @[src/main/scala/Frontend/decoder.scala 238:45]
    connect decoders_3.io.instruction.bits.instruction, io.fetch_packet.bits.instructions[3].instruction @[src/main/scala/Frontend/decoder.scala 238:45]
    node _decoders_3_io_instruction_valid_T = and(io.fetch_packet.valid, io.fetch_packet.bits.valid_bits[3]) @[src/main/scala/Frontend/decoder.scala 239:70]
    connect decoders_3.io.instruction.valid, _decoders_3_io_instruction_valid_T @[src/main/scala/Frontend/decoder.scala 239:45]
    connect io.fetch_packet.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 241:27]
    reg decoded_fetch_packet_bits_decoded_instruction_0_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet_bits_decoded_instruction_0_REG, decoders_0.io.decoded_instruction.bits @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet.bits.decoded_instruction[0], decoded_fetch_packet_bits_decoded_instruction_0_REG @[src/main/scala/Frontend/decoder.scala 245:58]
    connect decoders_0.io.decoded_instruction.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 246:58]
    connect io.fetch_packet.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 247:58]
    reg decoded_fetch_packet_bits_decoded_instruction_1_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet_bits_decoded_instruction_1_REG, decoders_1.io.decoded_instruction.bits @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet.bits.decoded_instruction[1], decoded_fetch_packet_bits_decoded_instruction_1_REG @[src/main/scala/Frontend/decoder.scala 245:58]
    connect decoders_1.io.decoded_instruction.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 246:58]
    connect io.fetch_packet.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 247:58]
    reg decoded_fetch_packet_bits_decoded_instruction_2_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet_bits_decoded_instruction_2_REG, decoders_2.io.decoded_instruction.bits @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet.bits.decoded_instruction[2], decoded_fetch_packet_bits_decoded_instruction_2_REG @[src/main/scala/Frontend/decoder.scala 245:58]
    connect decoders_2.io.decoded_instruction.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 246:58]
    connect io.fetch_packet.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 247:58]
    reg decoded_fetch_packet_bits_decoded_instruction_3_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet_bits_decoded_instruction_3_REG, decoders_3.io.decoded_instruction.bits @[src/main/scala/Frontend/decoder.scala 245:68]
    connect decoded_fetch_packet.bits.decoded_instruction[3], decoded_fetch_packet_bits_decoded_instruction_3_REG @[src/main/scala/Frontend/decoder.scala 245:58]
    connect decoders_3.io.decoded_instruction.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 246:58]
    connect io.fetch_packet.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 247:58]
    node _decoded_fetch_packet_valid_T = and(io.fetch_packet.ready, io.fetch_packet.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _decoded_fetch_packet_valid_T_1 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Frontend/decoder.scala 250:93]
    node _decoded_fetch_packet_valid_T_2 = and(_decoded_fetch_packet_valid_T, _decoded_fetch_packet_valid_T_1) @[src/main/scala/Frontend/decoder.scala 250:90]
    reg decoded_fetch_packet_valid_REG : UInt<1>, clock @[src/main/scala/Frontend/decoder.scala 250:68]
    connect decoded_fetch_packet_valid_REG, _decoded_fetch_packet_valid_T_2 @[src/main/scala/Frontend/decoder.scala 250:68]
    connect decoded_fetch_packet.valid, decoded_fetch_packet_valid_REG @[src/main/scala/Frontend/decoder.scala 250:58]
    reg decoded_fetch_packet_bits_fetch_PC_REG : UInt, clock @[src/main/scala/Frontend/decoder.scala 251:68]
    connect decoded_fetch_packet_bits_fetch_PC_REG, io.fetch_packet.bits.fetch_PC @[src/main/scala/Frontend/decoder.scala 251:68]
    connect decoded_fetch_packet.bits.fetch_PC, decoded_fetch_packet_bits_fetch_PC_REG @[src/main/scala/Frontend/decoder.scala 251:58]
    reg REG : UInt<1>[4], clock @[src/main/scala/Frontend/decoder.scala 252:68]
    connect REG, io.fetch_packet.bits.valid_bits @[src/main/scala/Frontend/decoder.scala 252:68]
    connect decoded_fetch_packet.bits.valid_bits, REG @[src/main/scala/Frontend/decoder.scala 252:58]
    invalidate decoded_fetch_packet.bits.RAT_index @[src/main/scala/Frontend/decoder.scala 253:58]
    invalidate decoded_fetch_packet.bits.free_list_front_pointer @[src/main/scala/Frontend/decoder.scala 254:58]
    inst decoded_fetch_packet_skid_buffer of Queue1_decoded_fetch_packet @[src/main/scala/Frontend/decoder.scala 264:55]
    connect decoded_fetch_packet_skid_buffer.clock, clock
    connect decoded_fetch_packet_skid_buffer.reset, reset
    connect decoded_fetch_packet_skid_buffer.io.enq, decoded_fetch_packet @[src/main/scala/Frontend/decoder.scala 266:62]
    connect io.decoded_fetch_packet.bits, decoded_fetch_packet_skid_buffer.io.deq.bits @[src/main/scala/Frontend/decoder.scala 267:62]
    connect io.decoded_fetch_packet.valid, decoded_fetch_packet_skid_buffer.io.deq.valid @[src/main/scala/Frontend/decoder.scala 267:62]
    connect decoded_fetch_packet_skid_buffer.io.deq.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 267:62]
    connect decoded_fetch_packet_skid_buffer.io.flush, io.flush @[src/main/scala/Frontend/decoder.scala 268:62]
    connect io.fetch_packet.ready, io.decoded_fetch_packet.ready @[src/main/scala/Frontend/decoder.scala 270:27]
    inst predictions_out_skid_buffer of Queue1_FTQ_entry_1 @[src/main/scala/Frontend/decoder.scala 275:45]
    connect predictions_out_skid_buffer.clock, clock
    connect predictions_out_skid_buffer.reset, reset
    reg predictions_out_bits_REG : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}, clock @[src/main/scala/Frontend/decoder.scala 277:39]
    connect predictions_out_bits_REG, io.predictions_in.bits @[src/main/scala/Frontend/decoder.scala 277:39]
    connect predictions_out.bits, predictions_out_bits_REG @[src/main/scala/Frontend/decoder.scala 277:29]
    node _predictions_out_valid_T = and(io.predictions_in.ready, io.predictions_in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    reg predictions_out_valid_REG : UInt<1>, clock @[src/main/scala/Frontend/decoder.scala 278:39]
    connect predictions_out_valid_REG, _predictions_out_valid_T @[src/main/scala/Frontend/decoder.scala 278:39]
    connect predictions_out.valid, predictions_out_valid_REG @[src/main/scala/Frontend/decoder.scala 278:29]
    connect predictions_out_skid_buffer.io.enq, predictions_out @[src/main/scala/Frontend/decoder.scala 280:57]
    connect io.predictions_out.bits, predictions_out_skid_buffer.io.deq.bits @[src/main/scala/Frontend/decoder.scala 281:57]
    connect io.predictions_out.valid, predictions_out_skid_buffer.io.deq.valid @[src/main/scala/Frontend/decoder.scala 281:57]
    connect predictions_out_skid_buffer.io.deq.ready, io.predictions_out.ready @[src/main/scala/Frontend/decoder.scala 281:57]
    connect predictions_out_skid_buffer.io.flush, io.flush @[src/main/scala/Frontend/decoder.scala 282:57]
    connect io.predictions_in.ready, io.predictions_out.ready @[src/main/scala/Frontend/decoder.scala 284:29]
    wire monitor_output : UInt<1> @[src/main/scala/Frontend/decoder.scala 287:30]
    reg monitor_output_REG : UInt<1>, clock @[src/main/scala/Frontend/decoder.scala 288:30]
    connect monitor_output_REG, io.fetch_packet.valid @[src/main/scala/Frontend/decoder.scala 288:30]
    connect monitor_output, monitor_output_REG @[src/main/scala/Frontend/decoder.scala 288:20]
    when io.decoded_fetch_packet.valid : @[src/main/scala/Frontend/decoder.scala 292:44]
      node instruction_PC = and(io.decoded_fetch_packet.bits.fetch_PC, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/decoder.scala 293:72]
      node _T = mul(UInt<1>(0h0), UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 294:51]
      node _T_1 = add(instruction_PC, _T) @[src/main/scala/Frontend/decoder.scala 294:45]
      node _T_2 = tail(_T_1, 1) @[src/main/scala/Frontend/decoder.scala 294:45]
    when io.decoded_fetch_packet.valid : @[src/main/scala/Frontend/decoder.scala 292:44]
      node instruction_PC_1 = and(io.decoded_fetch_packet.bits.fetch_PC, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/decoder.scala 293:72]
      node _T_3 = mul(UInt<1>(0h1), UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 294:51]
      node _T_4 = add(instruction_PC_1, _T_3) @[src/main/scala/Frontend/decoder.scala 294:45]
      node _T_5 = tail(_T_4, 1) @[src/main/scala/Frontend/decoder.scala 294:45]
    when io.decoded_fetch_packet.valid : @[src/main/scala/Frontend/decoder.scala 292:44]
      node instruction_PC_2 = and(io.decoded_fetch_packet.bits.fetch_PC, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/decoder.scala 293:72]
      node _T_6 = mul(UInt<2>(0h2), UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 294:51]
      node _T_7 = add(instruction_PC_2, _T_6) @[src/main/scala/Frontend/decoder.scala 294:45]
      node _T_8 = tail(_T_7, 1) @[src/main/scala/Frontend/decoder.scala 294:45]
    when io.decoded_fetch_packet.valid : @[src/main/scala/Frontend/decoder.scala 292:44]
      node instruction_PC_3 = and(io.decoded_fetch_packet.bits.fetch_PC, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/decoder.scala 293:72]
      node _T_9 = mul(UInt<2>(0h3), UInt<3>(0h4)) @[src/main/scala/Frontend/decoder.scala 294:51]
      node _T_10 = add(instruction_PC_3, _T_9) @[src/main/scala/Frontend/decoder.scala 294:45]
      node _T_11 = tail(_T_10, 1) @[src/main/scala/Frontend/decoder.scala 294:45]


  module Queue16_decoded_fetch_packet : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, count : UInt<5>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>} [16] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<5>(0h10), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<4>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 3, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>(0h10), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Q_3 : @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input clock : Clock @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input reset : Reset @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, flip flush : UInt<1>} @[src/main/scala/Frontend/instruction_fetch.scala 36:14]

    inst queue of Queue16_decoded_fetch_packet @[src/main/scala/Frontend/instruction_fetch.scala 51:21]
    connect queue.clock, clock
    connect queue.reset, reset
    connect queue.io.enq, io.in @[src/main/scala/Frontend/instruction_fetch.scala 58:16]
    connect io.out.bits, queue.io.deq.bits @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect io.out.valid, queue.io.deq.valid @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.deq.ready, io.out.ready @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.flush, io.flush @[src/main/scala/Frontend/instruction_fetch.scala 60:22]

  module Queue16_FTQ_entry : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, count : UInt<5>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} [16] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<4>, clock, reset, UInt<4>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>(0hf)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<5>(0h10), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<4>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 3, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>(0h10), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Q_4 : @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input clock : Clock @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    input reset : Reset @[src/main/scala/Frontend/instruction_fetch.scala 35:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, flip flush : UInt<1>} @[src/main/scala/Frontend/instruction_fetch.scala 36:14]

    inst queue of Queue16_FTQ_entry @[src/main/scala/Frontend/instruction_fetch.scala 51:21]
    connect queue.clock, clock
    connect queue.reset, reset
    connect queue.io.enq, io.in @[src/main/scala/Frontend/instruction_fetch.scala 58:16]
    connect io.out.bits, queue.io.deq.bits @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect io.out.valid, queue.io.deq.valid @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.deq.ready, io.out.ready @[src/main/scala/Frontend/instruction_fetch.scala 59:16]
    connect queue.io.flush, io.flush @[src/main/scala/Frontend/instruction_fetch.scala 60:22]

  module free_list : @[src/main/scala/Frontend/free_list.scala 41:7]
    input clock : Clock @[src/main/scala/Frontend/free_list.scala 41:7]
    input reset : Reset @[src/main/scala/Frontend/free_list.scala 41:7]
    output io : { flip rename_valid : UInt<1>[4], renamed_values : UInt<7>[4], renamed_valid : UInt<1>[4], flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, free_list_front_pointer : UInt<7>, can_reallocate : UInt<1>, can_allocate : UInt<1>} @[src/main/scala/Frontend/free_list.scala 45:16]

    node flush = and(io.commit.valid, io.commit.bits.is_misprediction) @[src/main/scala/Frontend/free_list.scala 59:33]
    regreset front_pointer : UInt<7>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 62:34]
    regreset back_pointer : UInt<7>, clock, reset, UInt<7>(0h40) @[src/main/scala/Frontend/free_list.scala 63:34]
    wire front_index : UInt<6> @[src/main/scala/Frontend/free_list.scala 65:31]
    wire back_index : UInt<6> @[src/main/scala/Frontend/free_list.scala 66:31]
    wire _free_list_buffer_WIRE : UInt<7>[64] @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[0], UInt<7>(0h1) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[1], UInt<7>(0h2) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[2], UInt<7>(0h3) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[3], UInt<7>(0h4) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[4], UInt<7>(0h5) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[5], UInt<7>(0h6) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[6], UInt<7>(0h7) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[7], UInt<7>(0h8) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[8], UInt<7>(0h9) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[9], UInt<7>(0ha) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[10], UInt<7>(0hb) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[11], UInt<7>(0hc) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[12], UInt<7>(0hd) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[13], UInt<7>(0he) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[14], UInt<7>(0hf) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[15], UInt<7>(0h10) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[16], UInt<7>(0h11) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[17], UInt<7>(0h12) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[18], UInt<7>(0h13) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[19], UInt<7>(0h14) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[20], UInt<7>(0h15) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[21], UInt<7>(0h16) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[22], UInt<7>(0h17) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[23], UInt<7>(0h18) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[24], UInt<7>(0h19) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[25], UInt<7>(0h1a) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[26], UInt<7>(0h1b) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[27], UInt<7>(0h1c) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[28], UInt<7>(0h1d) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[29], UInt<7>(0h1e) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[30], UInt<7>(0h1f) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[31], UInt<7>(0h20) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[32], UInt<7>(0h21) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[33], UInt<7>(0h22) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[34], UInt<7>(0h23) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[35], UInt<7>(0h24) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[36], UInt<7>(0h25) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[37], UInt<7>(0h26) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[38], UInt<7>(0h27) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[39], UInt<7>(0h28) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[40], UInt<7>(0h29) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[41], UInt<7>(0h2a) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[42], UInt<7>(0h2b) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[43], UInt<7>(0h2c) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[44], UInt<7>(0h2d) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[45], UInt<7>(0h2e) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[46], UInt<7>(0h2f) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[47], UInt<7>(0h30) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[48], UInt<7>(0h31) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[49], UInt<7>(0h32) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[50], UInt<7>(0h33) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[51], UInt<7>(0h34) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[52], UInt<7>(0h35) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[53], UInt<7>(0h36) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[54], UInt<7>(0h37) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[55], UInt<7>(0h38) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[56], UInt<7>(0h39) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[57], UInt<7>(0h3a) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[58], UInt<7>(0h3b) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[59], UInt<7>(0h3c) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[60], UInt<7>(0h3d) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[61], UInt<7>(0h3e) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[62], UInt<7>(0h3f) @[src/main/scala/Frontend/free_list.scala 69:43]
    connect _free_list_buffer_WIRE[63], UInt<7>(0h40) @[src/main/scala/Frontend/free_list.scala 69:43]
    regreset free_list_buffer : UInt<7>[64], clock, reset, _free_list_buffer_WIRE @[src/main/scala/Frontend/free_list.scala 69:35]
    node _front_index_T = bits(front_pointer, 5, 0) @[src/main/scala/Frontend/free_list.scala 71:33]
    connect front_index, _front_index_T @[src/main/scala/Frontend/free_list.scala 71:17]
    node _back_index_T = bits(back_pointer, 5, 0) @[src/main/scala/Frontend/free_list.scala 72:32]
    connect back_index, _back_index_T @[src/main/scala/Frontend/free_list.scala 72:17]
    node _read_offset_T = sub(io.rename_valid[0], UInt<1>(0h1)) @[src/main/scala/Frontend/free_list.scala 79:72]
    node read_offset = tail(_read_offset_T, 1) @[src/main/scala/Frontend/free_list.scala 79:72]
    node _valid_T = eq(flush, UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 80:43]
    node _valid_T_1 = and(io.rename_valid[0], _valid_T) @[src/main/scala/Frontend/free_list.scala 80:40]
    node valid = and(_valid_T_1, io.can_allocate) @[src/main/scala/Frontend/free_list.scala 80:50]
    connect io.renamed_valid[0], valid @[src/main/scala/Frontend/free_list.scala 81:33]
    when valid : @[src/main/scala/Frontend/free_list.scala 82:20]
      node _io_renamed_values_0_T = add(front_index, read_offset) @[src/main/scala/Frontend/free_list.scala 83:69]
      node _io_renamed_values_0_T_1 = tail(_io_renamed_values_0_T, 1) @[src/main/scala/Frontend/free_list.scala 83:69]
      connect io.renamed_values[0], free_list_buffer[_io_renamed_values_0_T_1] @[src/main/scala/Frontend/free_list.scala 83:37]
    else :
      connect io.renamed_values[0], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 85:37]
    node _read_offset_T_1 = add(io.rename_valid[0], io.rename_valid[1]) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_2 = bits(_read_offset_T_1, 1, 0) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_3 = sub(_read_offset_T_2, UInt<1>(0h1)) @[src/main/scala/Frontend/free_list.scala 79:72]
    node read_offset_1 = tail(_read_offset_T_3, 1) @[src/main/scala/Frontend/free_list.scala 79:72]
    node _valid_T_2 = eq(flush, UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 80:43]
    node _valid_T_3 = and(io.rename_valid[1], _valid_T_2) @[src/main/scala/Frontend/free_list.scala 80:40]
    node valid_1 = and(_valid_T_3, io.can_allocate) @[src/main/scala/Frontend/free_list.scala 80:50]
    connect io.renamed_valid[1], valid_1 @[src/main/scala/Frontend/free_list.scala 81:33]
    when valid_1 : @[src/main/scala/Frontend/free_list.scala 82:20]
      node _io_renamed_values_1_T = add(front_index, read_offset_1) @[src/main/scala/Frontend/free_list.scala 83:69]
      node _io_renamed_values_1_T_1 = tail(_io_renamed_values_1_T, 1) @[src/main/scala/Frontend/free_list.scala 83:69]
      connect io.renamed_values[1], free_list_buffer[_io_renamed_values_1_T_1] @[src/main/scala/Frontend/free_list.scala 83:37]
    else :
      connect io.renamed_values[1], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 85:37]
    node _read_offset_T_4 = add(io.rename_valid[1], io.rename_valid[2]) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_5 = bits(_read_offset_T_4, 1, 0) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_6 = add(io.rename_valid[0], _read_offset_T_5) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_7 = bits(_read_offset_T_6, 1, 0) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_8 = sub(_read_offset_T_7, UInt<1>(0h1)) @[src/main/scala/Frontend/free_list.scala 79:72]
    node read_offset_2 = tail(_read_offset_T_8, 1) @[src/main/scala/Frontend/free_list.scala 79:72]
    node _valid_T_4 = eq(flush, UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 80:43]
    node _valid_T_5 = and(io.rename_valid[2], _valid_T_4) @[src/main/scala/Frontend/free_list.scala 80:40]
    node valid_2 = and(_valid_T_5, io.can_allocate) @[src/main/scala/Frontend/free_list.scala 80:50]
    connect io.renamed_valid[2], valid_2 @[src/main/scala/Frontend/free_list.scala 81:33]
    when valid_2 : @[src/main/scala/Frontend/free_list.scala 82:20]
      node _io_renamed_values_2_T = add(front_index, read_offset_2) @[src/main/scala/Frontend/free_list.scala 83:69]
      node _io_renamed_values_2_T_1 = tail(_io_renamed_values_2_T, 1) @[src/main/scala/Frontend/free_list.scala 83:69]
      connect io.renamed_values[2], free_list_buffer[_io_renamed_values_2_T_1] @[src/main/scala/Frontend/free_list.scala 83:37]
    else :
      connect io.renamed_values[2], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 85:37]
    node _read_offset_T_9 = add(io.rename_valid[0], io.rename_valid[1]) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_10 = bits(_read_offset_T_9, 1, 0) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_11 = add(io.rename_valid[2], io.rename_valid[3]) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_12 = bits(_read_offset_T_11, 1, 0) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_13 = add(_read_offset_T_10, _read_offset_T_12) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_14 = bits(_read_offset_T_13, 2, 0) @[src/main/scala/Frontend/free_list.scala 79:44]
    node _read_offset_T_15 = sub(_read_offset_T_14, UInt<1>(0h1)) @[src/main/scala/Frontend/free_list.scala 79:72]
    node read_offset_3 = tail(_read_offset_T_15, 1) @[src/main/scala/Frontend/free_list.scala 79:72]
    node _valid_T_6 = eq(flush, UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 80:43]
    node _valid_T_7 = and(io.rename_valid[3], _valid_T_6) @[src/main/scala/Frontend/free_list.scala 80:40]
    node valid_3 = and(_valid_T_7, io.can_allocate) @[src/main/scala/Frontend/free_list.scala 80:50]
    connect io.renamed_valid[3], valid_3 @[src/main/scala/Frontend/free_list.scala 81:33]
    when valid_3 : @[src/main/scala/Frontend/free_list.scala 82:20]
      node _io_renamed_values_3_T = add(front_index, read_offset_3) @[src/main/scala/Frontend/free_list.scala 83:69]
      node _io_renamed_values_3_T_1 = tail(_io_renamed_values_3_T, 1) @[src/main/scala/Frontend/free_list.scala 83:69]
      connect io.renamed_values[3], free_list_buffer[_io_renamed_values_3_T_1] @[src/main/scala/Frontend/free_list.scala 83:37]
    else :
      connect io.renamed_values[3], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 85:37]
    connect io.free_list_front_pointer, front_pointer @[src/main/scala/Frontend/free_list.scala 89:33]
    wire allocate_valid : UInt<1>[4] @[src/main/scala/Frontend/free_list.scala 97:33]
    node _allocate_valid_0_T = neq(io.commit.bits.RD[0], UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 100:84]
    node _allocate_valid_0_T_1 = and(io.commit.bits.RD_valid[0], _allocate_valid_0_T) @[src/main/scala/Frontend/free_list.scala 100:59]
    node _allocate_valid_0_T_2 = and(_allocate_valid_0_T_1, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 100:93]
    connect allocate_valid[0], _allocate_valid_0_T_2 @[src/main/scala/Frontend/free_list.scala 100:27]
    node _allocate_valid_1_T = neq(io.commit.bits.RD[1], UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 100:84]
    node _allocate_valid_1_T_1 = and(io.commit.bits.RD_valid[1], _allocate_valid_1_T) @[src/main/scala/Frontend/free_list.scala 100:59]
    node _allocate_valid_1_T_2 = and(_allocate_valid_1_T_1, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 100:93]
    connect allocate_valid[1], _allocate_valid_1_T_2 @[src/main/scala/Frontend/free_list.scala 100:27]
    node _allocate_valid_2_T = neq(io.commit.bits.RD[2], UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 100:84]
    node _allocate_valid_2_T_1 = and(io.commit.bits.RD_valid[2], _allocate_valid_2_T) @[src/main/scala/Frontend/free_list.scala 100:59]
    node _allocate_valid_2_T_2 = and(_allocate_valid_2_T_1, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 100:93]
    connect allocate_valid[2], _allocate_valid_2_T_2 @[src/main/scala/Frontend/free_list.scala 100:27]
    node _allocate_valid_3_T = neq(io.commit.bits.RD[3], UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 100:84]
    node _allocate_valid_3_T_1 = and(io.commit.bits.RD_valid[3], _allocate_valid_3_T) @[src/main/scala/Frontend/free_list.scala 100:59]
    node _allocate_valid_3_T_2 = and(_allocate_valid_3_T_1, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 100:93]
    connect allocate_valid[3], _allocate_valid_3_T_2 @[src/main/scala/Frontend/free_list.scala 100:27]
    node _T = and(io.commit.valid, io.commit.bits.is_misprediction) @[src/main/scala/Frontend/free_list.scala 103:28]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 103:10]
    node _T_2 = and(_T_1, io.can_allocate) @[src/main/scala/Frontend/free_list.scala 103:64]
    when _T_2 : @[src/main/scala/Frontend/free_list.scala 103:83]
      node _front_pointer_T = add(io.rename_valid[0], io.rename_valid[1]) @[src/main/scala/Frontend/free_list.scala 104:50]
      node _front_pointer_T_1 = bits(_front_pointer_T, 1, 0) @[src/main/scala/Frontend/free_list.scala 104:50]
      node _front_pointer_T_2 = add(io.rename_valid[2], io.rename_valid[3]) @[src/main/scala/Frontend/free_list.scala 104:50]
      node _front_pointer_T_3 = bits(_front_pointer_T_2, 1, 0) @[src/main/scala/Frontend/free_list.scala 104:50]
      node _front_pointer_T_4 = add(_front_pointer_T_1, _front_pointer_T_3) @[src/main/scala/Frontend/free_list.scala 104:50]
      node _front_pointer_T_5 = bits(_front_pointer_T_4, 2, 0) @[src/main/scala/Frontend/free_list.scala 104:50]
      node _front_pointer_T_6 = add(front_pointer, _front_pointer_T_5) @[src/main/scala/Frontend/free_list.scala 104:40]
      node _front_pointer_T_7 = tail(_front_pointer_T_6, 1) @[src/main/scala/Frontend/free_list.scala 104:40]
      connect front_pointer, _front_pointer_T_7 @[src/main/scala/Frontend/free_list.scala 104:23]
    else :
      node _T_3 = and(io.commit.valid, io.commit.bits.is_misprediction) @[src/main/scala/Frontend/free_list.scala 105:32]
      when _T_3 : @[src/main/scala/Frontend/free_list.scala 105:67]
        connect front_pointer, io.commit.bits.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 106:23]
    node _T_4 = and(io.commit.valid, io.can_reallocate) @[src/main/scala/Frontend/free_list.scala 109:26]
    node _T_5 = not(flush) @[src/main/scala/Frontend/free_list.scala 109:50]
    node _T_6 = and(_T_4, _T_5) @[src/main/scala/Frontend/free_list.scala 109:47]
    when _T_6 : @[src/main/scala/Frontend/free_list.scala 109:57]
      node _back_pointer_T = add(allocate_valid[0], allocate_valid[1]) @[src/main/scala/Frontend/free_list.scala 110:48]
      node _back_pointer_T_1 = bits(_back_pointer_T, 1, 0) @[src/main/scala/Frontend/free_list.scala 110:48]
      node _back_pointer_T_2 = add(allocate_valid[2], allocate_valid[3]) @[src/main/scala/Frontend/free_list.scala 110:48]
      node _back_pointer_T_3 = bits(_back_pointer_T_2, 1, 0) @[src/main/scala/Frontend/free_list.scala 110:48]
      node _back_pointer_T_4 = add(_back_pointer_T_1, _back_pointer_T_3) @[src/main/scala/Frontend/free_list.scala 110:48]
      node _back_pointer_T_5 = bits(_back_pointer_T_4, 2, 0) @[src/main/scala/Frontend/free_list.scala 110:48]
      node _back_pointer_T_6 = add(back_pointer, _back_pointer_T_5) @[src/main/scala/Frontend/free_list.scala 110:38]
      node _back_pointer_T_7 = tail(_back_pointer_T_6, 1) @[src/main/scala/Frontend/free_list.scala 110:38]
      connect back_pointer, _back_pointer_T_7 @[src/main/scala/Frontend/free_list.scala 110:22]
    node _available_elemets_T = sub(back_pointer, front_pointer) @[src/main/scala/Frontend/free_list.scala 117:44]
    node available_elemets = tail(_available_elemets_T, 1) @[src/main/scala/Frontend/free_list.scala 117:44]
    node _io_can_reallocate_T = add(available_elemets, UInt<3>(0h4)) @[src/main/scala/Frontend/free_list.scala 119:45]
    node _io_can_reallocate_T_1 = tail(_io_can_reallocate_T, 1) @[src/main/scala/Frontend/free_list.scala 119:45]
    node _io_can_reallocate_T_2 = sub(UInt<7>(0h41), UInt<1>(0h1)) @[src/main/scala/Frontend/free_list.scala 119:84]
    node _io_can_reallocate_T_3 = tail(_io_can_reallocate_T_2, 1) @[src/main/scala/Frontend/free_list.scala 119:84]
    node _io_can_reallocate_T_4 = leq(_io_can_reallocate_T_1, _io_can_reallocate_T_3) @[src/main/scala/Frontend/free_list.scala 119:61]
    connect io.can_reallocate, _io_can_reallocate_T_4 @[src/main/scala/Frontend/free_list.scala 119:23]
    node _io_can_allocate_T = leq(UInt<3>(0h4), available_elemets) @[src/main/scala/Frontend/free_list.scala 120:39]
    connect io.can_allocate, _io_can_allocate_T @[src/main/scala/Frontend/free_list.scala 120:23]
    regreset has_been_reset_reg : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 136:37]
    node _has_been_reset_reg_T = asUInt(reset) @[src/main/scala/Frontend/free_list.scala 137:33]
    connect has_been_reset_reg, _has_been_reset_reg_T @[src/main/scala/Frontend/free_list.scala 137:24]
    wire _valid_commit_ptr_WIRE : UInt<7>[64] @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[0], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[1], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[2], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[3], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[4], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[5], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[6], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[7], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[8], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[9], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[10], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[11], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[12], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[13], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[14], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[15], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[16], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[17], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[18], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[19], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[20], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[21], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[22], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[23], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[24], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[25], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[26], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[27], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[28], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[29], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[30], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[31], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[32], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[33], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[34], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[35], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[36], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[37], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[38], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[39], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[40], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[41], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[42], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[43], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[44], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[45], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[46], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[47], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[48], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[49], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[50], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[51], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[52], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[53], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[54], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[55], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[56], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[57], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[58], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[59], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[60], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[61], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[62], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    connect _valid_commit_ptr_WIRE[63], UInt<7>(0h0) @[src/main/scala/Frontend/free_list.scala 141:46]
    regreset valid_commit_ptr : UInt<7>[64], clock, reset, _valid_commit_ptr_WIRE @[src/main/scala/Frontend/free_list.scala 141:38]
    wire _valid_commit_valid_WIRE : UInt<1>[64] @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[0], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[1], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[2], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[3], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[4], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[5], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[6], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[7], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[8], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[9], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[10], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[11], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[12], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[13], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[14], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[15], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[16], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[17], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[18], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[19], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[20], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[21], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[22], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[23], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[24], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[25], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[26], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[27], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[28], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[29], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[30], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[31], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[32], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[33], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[34], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[35], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[36], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[37], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[38], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[39], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[40], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[41], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[42], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[43], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[44], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[45], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[46], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[47], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[48], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[49], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[50], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[51], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[52], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[53], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[54], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[55], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[56], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[57], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[58], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[59], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[60], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[61], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[62], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    connect _valid_commit_valid_WIRE[63], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 142:46]
    regreset valid_commit_valid : UInt<1>[64], clock, reset, _valid_commit_valid_WIRE @[src/main/scala/Frontend/free_list.scala 142:38]
    wire commit_ptr_valid : UInt<1> @[src/main/scala/Frontend/free_list.scala 143:35]
    node _T_7 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_8 = or(_T_7, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_9 = or(_T_8, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_9 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[0], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[0], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_10 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_11 = or(_T_10, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_12 = or(_T_11, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_12 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[1], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[1], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_13 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_14 = or(_T_13, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_15 = or(_T_14, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_15 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[2], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[2], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_16 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_17 = or(_T_16, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_18 = or(_T_17, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_18 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[3], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[3], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_19 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_20 = or(_T_19, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_21 = or(_T_20, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_21 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[4], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[4], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_22 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_23 = or(_T_22, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_24 = or(_T_23, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_24 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[5], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[5], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_25 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_26 = or(_T_25, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_27 = or(_T_26, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_27 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[6], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[6], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_28 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_29 = or(_T_28, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_30 = or(_T_29, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_30 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[7], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[7], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_31 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_32 = or(_T_31, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_33 = or(_T_32, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_33 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[8], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[8], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_34 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_35 = or(_T_34, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_36 = or(_T_35, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_36 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[9], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[9], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_37 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_38 = or(_T_37, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_39 = or(_T_38, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_39 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[10], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[10], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_40 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_41 = or(_T_40, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_42 = or(_T_41, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_42 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[11], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[11], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_43 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_44 = or(_T_43, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_45 = or(_T_44, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_45 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[12], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[12], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_46 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_47 = or(_T_46, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_48 = or(_T_47, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_48 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[13], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[13], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_49 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_50 = or(_T_49, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_51 = or(_T_50, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_51 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[14], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[14], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_52 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_53 = or(_T_52, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_54 = or(_T_53, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_54 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[15], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[15], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_55 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_56 = or(_T_55, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_57 = or(_T_56, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_57 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[16], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[16], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_58 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_59 = or(_T_58, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_60 = or(_T_59, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_60 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[17], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[17], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_61 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_62 = or(_T_61, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_63 = or(_T_62, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_63 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[18], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[18], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_64 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_65 = or(_T_64, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_66 = or(_T_65, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_66 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[19], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[19], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_67 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_68 = or(_T_67, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_69 = or(_T_68, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_69 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[20], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[20], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_70 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_71 = or(_T_70, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_72 = or(_T_71, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_72 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[21], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[21], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_73 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_74 = or(_T_73, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_75 = or(_T_74, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_75 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[22], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[22], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_76 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_77 = or(_T_76, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_78 = or(_T_77, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_78 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[23], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[23], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_79 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_80 = or(_T_79, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_81 = or(_T_80, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_81 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[24], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[24], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_82 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_83 = or(_T_82, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_84 = or(_T_83, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_84 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[25], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[25], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_85 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_86 = or(_T_85, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_87 = or(_T_86, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_87 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[26], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[26], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_88 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_89 = or(_T_88, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_90 = or(_T_89, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_90 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[27], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[27], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_91 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_92 = or(_T_91, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_93 = or(_T_92, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_93 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[28], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[28], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_94 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_95 = or(_T_94, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_96 = or(_T_95, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_96 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[29], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[29], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_97 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_98 = or(_T_97, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_99 = or(_T_98, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_99 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[30], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[30], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_100 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_101 = or(_T_100, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_102 = or(_T_101, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_102 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[31], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[31], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_103 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_104 = or(_T_103, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_105 = or(_T_104, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_105 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[32], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[32], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_106 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_107 = or(_T_106, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_108 = or(_T_107, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_108 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[33], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[33], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_109 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_110 = or(_T_109, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_111 = or(_T_110, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_111 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[34], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[34], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_112 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_113 = or(_T_112, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_114 = or(_T_113, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_114 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[35], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[35], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_115 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_116 = or(_T_115, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_117 = or(_T_116, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_117 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[36], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[36], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_118 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_119 = or(_T_118, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_120 = or(_T_119, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_120 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[37], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[37], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_121 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_122 = or(_T_121, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_123 = or(_T_122, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_123 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[38], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[38], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_124 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_125 = or(_T_124, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_126 = or(_T_125, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_126 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[39], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[39], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_127 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_128 = or(_T_127, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_129 = or(_T_128, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_129 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[40], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[40], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_130 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_131 = or(_T_130, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_132 = or(_T_131, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_132 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[41], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[41], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_133 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_134 = or(_T_133, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_135 = or(_T_134, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_135 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[42], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[42], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_136 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_137 = or(_T_136, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_138 = or(_T_137, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_138 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[43], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[43], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_139 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_140 = or(_T_139, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_141 = or(_T_140, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_141 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[44], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[44], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_142 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_143 = or(_T_142, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_144 = or(_T_143, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_144 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[45], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[45], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_145 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_146 = or(_T_145, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_147 = or(_T_146, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_147 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[46], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[46], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_148 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_149 = or(_T_148, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_150 = or(_T_149, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_150 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[47], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[47], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_151 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_152 = or(_T_151, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_153 = or(_T_152, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_153 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[48], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[48], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_154 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_155 = or(_T_154, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_156 = or(_T_155, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_156 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[49], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[49], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_157 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_158 = or(_T_157, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_159 = or(_T_158, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_159 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[50], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[50], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_160 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_161 = or(_T_160, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_162 = or(_T_161, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_162 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[51], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[51], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_163 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_164 = or(_T_163, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_165 = or(_T_164, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_165 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[52], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[52], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_166 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_167 = or(_T_166, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_168 = or(_T_167, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_168 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[53], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[53], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_169 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_170 = or(_T_169, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_171 = or(_T_170, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_171 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[54], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[54], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_172 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_173 = or(_T_172, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_174 = or(_T_173, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_174 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[55], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[55], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_175 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_176 = or(_T_175, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_177 = or(_T_176, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_177 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[56], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[56], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_178 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_179 = or(_T_178, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_180 = or(_T_179, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_180 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[57], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[57], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_181 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_182 = or(_T_181, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_183 = or(_T_182, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_183 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[58], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[58], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_184 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_185 = or(_T_184, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_186 = or(_T_185, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_186 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[59], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[59], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_187 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_188 = or(_T_187, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_189 = or(_T_188, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_189 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[60], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[60], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_190 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_191 = or(_T_190, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_192 = or(_T_191, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_192 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[61], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[61], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_193 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_194 = or(_T_193, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_195 = or(_T_194, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_195 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[62], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[62], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    node _T_196 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_197 = or(_T_196, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 146:40]
    node _T_198 = or(_T_197, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 146:40]
    when _T_198 : @[src/main/scala/Frontend/free_list.scala 146:46]
      connect valid_commit_ptr[63], io.free_list_front_pointer @[src/main/scala/Frontend/free_list.scala 147:33]
      connect valid_commit_valid[63], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 148:35]
    connect commit_ptr_valid, UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 152:22]
    node _T_199 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[0]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_200 = and(_T_199, valid_commit_valid[0]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_201 = and(_T_200, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_201 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[0], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[0], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_202 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[1]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_203 = and(_T_202, valid_commit_valid[1]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_204 = and(_T_203, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_204 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[1], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[1], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_205 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[2]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_206 = and(_T_205, valid_commit_valid[2]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_207 = and(_T_206, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_207 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[2], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[2], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_208 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[3]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_209 = and(_T_208, valid_commit_valid[3]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_210 = and(_T_209, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_210 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[3], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[3], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_211 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[4]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_212 = and(_T_211, valid_commit_valid[4]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_213 = and(_T_212, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_213 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[4], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[4], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_214 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[5]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_215 = and(_T_214, valid_commit_valid[5]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_216 = and(_T_215, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_216 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[5], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[5], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_217 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[6]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_218 = and(_T_217, valid_commit_valid[6]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_219 = and(_T_218, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_219 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[6], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[6], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_220 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[7]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_221 = and(_T_220, valid_commit_valid[7]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_222 = and(_T_221, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_222 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[7], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[7], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_223 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[8]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_224 = and(_T_223, valid_commit_valid[8]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_225 = and(_T_224, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_225 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[8], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[8], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_226 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[9]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_227 = and(_T_226, valid_commit_valid[9]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_228 = and(_T_227, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_228 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[9], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[9], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_229 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[10]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_230 = and(_T_229, valid_commit_valid[10]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_231 = and(_T_230, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_231 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[10], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[10], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_232 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[11]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_233 = and(_T_232, valid_commit_valid[11]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_234 = and(_T_233, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_234 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[11], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[11], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_235 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[12]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_236 = and(_T_235, valid_commit_valid[12]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_237 = and(_T_236, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_237 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[12], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[12], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_238 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[13]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_239 = and(_T_238, valid_commit_valid[13]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_240 = and(_T_239, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_240 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[13], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[13], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_241 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[14]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_242 = and(_T_241, valid_commit_valid[14]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_243 = and(_T_242, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_243 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[14], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[14], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_244 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[15]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_245 = and(_T_244, valid_commit_valid[15]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_246 = and(_T_245, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_246 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[15], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[15], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_247 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[16]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_248 = and(_T_247, valid_commit_valid[16]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_249 = and(_T_248, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_249 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[16], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[16], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_250 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[17]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_251 = and(_T_250, valid_commit_valid[17]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_252 = and(_T_251, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_252 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[17], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[17], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_253 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[18]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_254 = and(_T_253, valid_commit_valid[18]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_255 = and(_T_254, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_255 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[18], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[18], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_256 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[19]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_257 = and(_T_256, valid_commit_valid[19]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_258 = and(_T_257, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_258 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[19], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[19], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_259 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[20]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_260 = and(_T_259, valid_commit_valid[20]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_261 = and(_T_260, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_261 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[20], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[20], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_262 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[21]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_263 = and(_T_262, valid_commit_valid[21]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_264 = and(_T_263, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_264 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[21], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[21], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_265 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[22]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_266 = and(_T_265, valid_commit_valid[22]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_267 = and(_T_266, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_267 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[22], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[22], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_268 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[23]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_269 = and(_T_268, valid_commit_valid[23]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_270 = and(_T_269, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_270 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[23], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[23], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_271 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[24]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_272 = and(_T_271, valid_commit_valid[24]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_273 = and(_T_272, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_273 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[24], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[24], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_274 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[25]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_275 = and(_T_274, valid_commit_valid[25]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_276 = and(_T_275, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_276 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[25], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[25], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_277 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[26]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_278 = and(_T_277, valid_commit_valid[26]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_279 = and(_T_278, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_279 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[26], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[26], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_280 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[27]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_281 = and(_T_280, valid_commit_valid[27]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_282 = and(_T_281, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_282 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[27], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[27], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_283 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[28]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_284 = and(_T_283, valid_commit_valid[28]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_285 = and(_T_284, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_285 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[28], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[28], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_286 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[29]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_287 = and(_T_286, valid_commit_valid[29]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_288 = and(_T_287, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_288 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[29], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[29], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_289 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[30]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_290 = and(_T_289, valid_commit_valid[30]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_291 = and(_T_290, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_291 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[30], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[30], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_292 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[31]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_293 = and(_T_292, valid_commit_valid[31]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_294 = and(_T_293, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_294 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[31], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[31], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_295 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[32]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_296 = and(_T_295, valid_commit_valid[32]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_297 = and(_T_296, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_297 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[32], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[32], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_298 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[33]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_299 = and(_T_298, valid_commit_valid[33]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_300 = and(_T_299, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_300 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[33], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[33], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_301 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[34]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_302 = and(_T_301, valid_commit_valid[34]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_303 = and(_T_302, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_303 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[34], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[34], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_304 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[35]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_305 = and(_T_304, valid_commit_valid[35]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_306 = and(_T_305, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_306 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[35], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[35], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_307 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[36]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_308 = and(_T_307, valid_commit_valid[36]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_309 = and(_T_308, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_309 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[36], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[36], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_310 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[37]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_311 = and(_T_310, valid_commit_valid[37]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_312 = and(_T_311, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_312 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[37], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[37], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_313 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[38]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_314 = and(_T_313, valid_commit_valid[38]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_315 = and(_T_314, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_315 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[38], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[38], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_316 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[39]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_317 = and(_T_316, valid_commit_valid[39]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_318 = and(_T_317, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_318 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[39], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[39], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_319 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[40]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_320 = and(_T_319, valid_commit_valid[40]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_321 = and(_T_320, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_321 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[40], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[40], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_322 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[41]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_323 = and(_T_322, valid_commit_valid[41]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_324 = and(_T_323, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_324 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[41], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[41], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_325 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[42]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_326 = and(_T_325, valid_commit_valid[42]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_327 = and(_T_326, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_327 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[42], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[42], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_328 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[43]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_329 = and(_T_328, valid_commit_valid[43]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_330 = and(_T_329, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_330 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[43], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[43], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_331 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[44]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_332 = and(_T_331, valid_commit_valid[44]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_333 = and(_T_332, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_333 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[44], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[44], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_334 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[45]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_335 = and(_T_334, valid_commit_valid[45]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_336 = and(_T_335, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_336 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[45], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[45], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_337 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[46]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_338 = and(_T_337, valid_commit_valid[46]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_339 = and(_T_338, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_339 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[46], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[46], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_340 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[47]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_341 = and(_T_340, valid_commit_valid[47]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_342 = and(_T_341, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_342 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[47], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[47], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_343 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[48]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_344 = and(_T_343, valid_commit_valid[48]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_345 = and(_T_344, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_345 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[48], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[48], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_346 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[49]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_347 = and(_T_346, valid_commit_valid[49]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_348 = and(_T_347, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_348 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[49], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[49], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_349 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[50]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_350 = and(_T_349, valid_commit_valid[50]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_351 = and(_T_350, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_351 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[50], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[50], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_352 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[51]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_353 = and(_T_352, valid_commit_valid[51]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_354 = and(_T_353, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_354 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[51], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[51], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_355 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[52]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_356 = and(_T_355, valid_commit_valid[52]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_357 = and(_T_356, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_357 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[52], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[52], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_358 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[53]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_359 = and(_T_358, valid_commit_valid[53]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_360 = and(_T_359, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_360 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[53], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[53], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_361 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[54]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_362 = and(_T_361, valid_commit_valid[54]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_363 = and(_T_362, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_363 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[54], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[54], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_364 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[55]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_365 = and(_T_364, valid_commit_valid[55]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_366 = and(_T_365, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_366 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[55], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[55], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_367 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[56]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_368 = and(_T_367, valid_commit_valid[56]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_369 = and(_T_368, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_369 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[56], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[56], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_370 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[57]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_371 = and(_T_370, valid_commit_valid[57]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_372 = and(_T_371, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_372 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[57], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[57], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_373 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[58]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_374 = and(_T_373, valid_commit_valid[58]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_375 = and(_T_374, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_375 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[58], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[58], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_376 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[59]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_377 = and(_T_376, valid_commit_valid[59]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_378 = and(_T_377, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_378 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[59], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[59], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_379 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[60]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_380 = and(_T_379, valid_commit_valid[60]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_381 = and(_T_380, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_381 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[60], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[60], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_382 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[61]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_383 = and(_T_382, valid_commit_valid[61]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_384 = and(_T_383, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_384 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[61], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[61], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_385 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[62]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_386 = and(_T_385, valid_commit_valid[62]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_387 = and(_T_386, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_387 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[62], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[62], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_388 = eq(io.commit.bits.free_list_front_pointer, valid_commit_ptr[63]) @[src/main/scala/Frontend/free_list.scala 154:54]
    node _T_389 = and(_T_388, valid_commit_valid[63]) @[src/main/scala/Frontend/free_list.scala 154:79]
    node _T_390 = and(_T_389, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 154:104]
    when _T_390 : @[src/main/scala/Frontend/free_list.scala 154:123]
      connect commit_ptr_valid, UInt<1>(0h1) @[src/main/scala/Frontend/free_list.scala 155:30]
      connect valid_commit_ptr[63], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 156:33]
      connect valid_commit_valid[63], UInt<1>(0h0) @[src/main/scala/Frontend/free_list.scala 157:35]
    node _T_391 = sub(back_pointer, front_pointer) @[src/main/scala/Frontend/free_list.scala 162:76]
    node _T_392 = tail(_T_391, 1) @[src/main/scala/Frontend/free_list.scala 162:76]
    node _T_393 = leq(_T_392, UInt<7>(0h40)) @[src/main/scala/Frontend/free_list.scala 162:92]
    node _T_394 = sub(back_pointer, front_pointer) @[src/main/scala/Frontend/free_list.scala 164:62]
    node _T_395 = tail(_T_394, 1) @[src/main/scala/Frontend/free_list.scala 164:62]
    node _T_396 = leq(_T_395, UInt<6>(0h3c)) @[src/main/scala/Frontend/free_list.scala 164:77]
    node _T_397 = eq(_T_396, io.can_reallocate) @[src/main/scala/Frontend/free_list.scala 164:85]
    node _T_398 = sub(back_pointer, front_pointer) @[src/main/scala/Frontend/free_list.scala 166:60]
    node _T_399 = tail(_T_398, 1) @[src/main/scala/Frontend/free_list.scala 166:60]
    node _T_400 = geq(_T_399, UInt<3>(0h4)) @[src/main/scala/Frontend/free_list.scala 166:75]
    node _T_401 = eq(_T_400, io.can_allocate) @[src/main/scala/Frontend/free_list.scala 166:82]
    node _T_402 = or(io.rename_valid[0], io.rename_valid[1]) @[src/main/scala/Frontend/free_list.scala 169:85]
    node _T_403 = or(_T_402, io.rename_valid[2]) @[src/main/scala/Frontend/free_list.scala 169:85]
    node _T_404 = or(_T_403, io.rename_valid[3]) @[src/main/scala/Frontend/free_list.scala 169:85]
    node _T_405 = eq(io.free_list_front_pointer, front_index) @[src/main/scala/Frontend/free_list.scala 169:142]
    node concat = intrinsic(circt_ltl_concat : UInt<1>, _T_404, _T_405) @[src/main/scala/chisel3/ltl/LTL.scala 269:62]
    node _T_406 = or(io.renamed_valid[0], io.renamed_valid[1]) @[src/main/scala/Frontend/free_list.scala 172:72]
    node _T_407 = or(_T_406, io.renamed_valid[2]) @[src/main/scala/Frontend/free_list.scala 172:72]
    node _T_408 = or(_T_407, io.renamed_valid[3]) @[src/main/scala/Frontend/free_list.scala 172:72]
    node _T_409 = and(commit_ptr_valid, io.commit.valid) @[src/main/scala/Frontend/free_list.scala 173:64]
    node _T_410 = eq(io.commit.valid, UInt<1>(0h0)) @[src/main/scala/Frontend/free_list.scala 173:87]
    node _T_411 = or(_T_409, _T_410) @[src/main/scala/Frontend/free_list.scala 173:84]
    node has_been_reset = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable = eq(has_been_reset, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_1 = intrinsic(circt_ltl_disable : UInt<1>, _T_393, disable) @[src/main/scala/Frontend/free_list.scala 177:19]
    node clock_1 = intrinsic(circt_ltl_clock : UInt<1>, disable_1, clock) @[src/main/scala/Frontend/free_list.scala 177:19]
    intrinsic(circt_verif_assert, clock_1) @[src/main/scala/Frontend/free_list.scala 177:19]
    node has_been_reset_1 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_2 = eq(has_been_reset_1, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_3 = intrinsic(circt_ltl_disable : UInt<1>, _T_397, disable_2) @[src/main/scala/Frontend/free_list.scala 178:19]
    node clock_2 = intrinsic(circt_ltl_clock : UInt<1>, disable_3, clock) @[src/main/scala/Frontend/free_list.scala 178:19]
    intrinsic(circt_verif_assert, clock_2) @[src/main/scala/Frontend/free_list.scala 178:19]
    node has_been_reset_2 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_4 = eq(has_been_reset_2, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_5 = intrinsic(circt_ltl_disable : UInt<1>, _T_401, disable_4) @[src/main/scala/Frontend/free_list.scala 179:19]
    node clock_3 = intrinsic(circt_ltl_clock : UInt<1>, disable_5, clock) @[src/main/scala/Frontend/free_list.scala 179:19]
    intrinsic(circt_verif_assert, clock_3) @[src/main/scala/Frontend/free_list.scala 179:19]
    node has_been_reset_3 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_6 = eq(has_been_reset_3, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_7 = intrinsic(circt_ltl_disable : UInt<1>, _T_411, disable_6) @[src/main/scala/Frontend/free_list.scala 182:19]
    node clock_4 = intrinsic(circt_ltl_clock : UInt<1>, disable_7, clock) @[src/main/scala/Frontend/free_list.scala 182:19]
    intrinsic(circt_verif_assume, clock_4) @[src/main/scala/Frontend/free_list.scala 182:19]

  module WAW_handler : @[src/main/scala/Frontend/rename.scala 39:7]
    input clock : Clock @[src/main/scala/Frontend/rename.scala 39:7]
    input reset : Reset @[src/main/scala/Frontend/rename.scala 39:7]
    output io : { flip decoder_RD_valid_bits : UInt<1>[4], flip decoder_RD_values : UInt<5>[4], flip free_list_RD_values : UInt<7>[4], RAT_wr_en : UInt<1>[4], RAT_RD_values : UInt<5>[4], FL_RD_values : UInt<7>[4]} @[src/main/scala/Frontend/rename.scala 47:16]

    connect io.RAT_RD_values, io.decoder_RD_values @[src/main/scala/Frontend/rename.scala 63:22]
    connect io.FL_RD_values, io.free_list_RD_values @[src/main/scala/Frontend/rename.scala 64:22]
    node _T = neq(io.decoder_RD_values[0], io.decoder_RD_values[1]) @[src/main/scala/Frontend/rename.scala 69:62]
    node _T_1 = eq(io.decoder_RD_valid_bits[1], UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 69:94]
    node _T_2 = or(_T, _T_1) @[src/main/scala/Frontend/rename.scala 69:91]
    node _T_3 = and(io.decoder_RD_valid_bits[0], _T_2) @[src/main/scala/Frontend/rename.scala 69:33]
    node _T_4 = neq(io.decoder_RD_values[0], io.decoder_RD_values[2]) @[src/main/scala/Frontend/rename.scala 69:62]
    node _T_5 = eq(io.decoder_RD_valid_bits[2], UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 69:94]
    node _T_6 = or(_T_4, _T_5) @[src/main/scala/Frontend/rename.scala 69:91]
    node _T_7 = and(_T_3, _T_6) @[src/main/scala/Frontend/rename.scala 69:33]
    node _T_8 = neq(io.decoder_RD_values[0], io.decoder_RD_values[3]) @[src/main/scala/Frontend/rename.scala 69:62]
    node _T_9 = eq(io.decoder_RD_valid_bits[3], UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 69:94]
    node _T_10 = or(_T_8, _T_9) @[src/main/scala/Frontend/rename.scala 69:91]
    node _T_11 = and(_T_7, _T_10) @[src/main/scala/Frontend/rename.scala 69:33]
    connect io.RAT_wr_en[0], _T_11 @[src/main/scala/Frontend/rename.scala 71:21]
    node _T_12 = neq(io.decoder_RD_values[1], io.decoder_RD_values[2]) @[src/main/scala/Frontend/rename.scala 69:62]
    node _T_13 = eq(io.decoder_RD_valid_bits[2], UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 69:94]
    node _T_14 = or(_T_12, _T_13) @[src/main/scala/Frontend/rename.scala 69:91]
    node _T_15 = and(io.decoder_RD_valid_bits[1], _T_14) @[src/main/scala/Frontend/rename.scala 69:33]
    node _T_16 = neq(io.decoder_RD_values[1], io.decoder_RD_values[3]) @[src/main/scala/Frontend/rename.scala 69:62]
    node _T_17 = eq(io.decoder_RD_valid_bits[3], UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 69:94]
    node _T_18 = or(_T_16, _T_17) @[src/main/scala/Frontend/rename.scala 69:91]
    node _T_19 = and(_T_15, _T_18) @[src/main/scala/Frontend/rename.scala 69:33]
    connect io.RAT_wr_en[1], _T_19 @[src/main/scala/Frontend/rename.scala 71:21]
    node _T_20 = neq(io.decoder_RD_values[2], io.decoder_RD_values[3]) @[src/main/scala/Frontend/rename.scala 69:62]
    node _T_21 = eq(io.decoder_RD_valid_bits[3], UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 69:94]
    node _T_22 = or(_T_20, _T_21) @[src/main/scala/Frontend/rename.scala 69:91]
    node _T_23 = and(io.decoder_RD_valid_bits[2], _T_22) @[src/main/scala/Frontend/rename.scala 69:33]
    connect io.RAT_wr_en[2], _T_23 @[src/main/scala/Frontend/rename.scala 71:21]
    connect io.RAT_wr_en[3], io.decoder_RD_valid_bits[3] @[src/main/scala/Frontend/rename.scala 71:21]

  module RAT : @[src/main/scala/Frontend/rename.scala 78:7]
    input clock : Clock @[src/main/scala/Frontend/rename.scala 78:7]
    input reset : Reset @[src/main/scala/Frontend/rename.scala 78:7]
    output io : { flip instruction_RS1 : UInt<5>[4], flip instruction_RS2 : UInt<5>[4], flip instruction_RD : UInt<5>[4], flip free_list_wr_en : UInt<1>[4], flip free_list_RD : UInt<7>[4], flip create_checkpoint : UInt<1>, flip restore_checkpoint : UInt<1>, flip free_checkpoint : UInt<1>, flip restore_checkpoint_value : UInt<4>, active_checkpoint_value : UInt<4>, checkpoints_full : UInt<1>, checkpoints_empty : UInt<1>, RAT_RD : UInt<7>[4], RAT_RS1 : UInt<7>[4], RAT_RS2 : UInt<7>[4]} @[src/main/scala/Frontend/rename.scala 85:16]

    wire _RAT_memories_WIRE : UInt<7>[32][16] @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[0][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[1][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[2][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[3][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[4][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[5][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[6][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[7][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[8][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[9][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[10][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[11][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[12][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[13][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[14][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][0], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][1], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][2], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][3], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][4], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][5], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][6], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][7], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][8], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][9], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][10], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][11], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][12], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][13], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][14], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][15], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][16], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][17], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][18], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][19], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][20], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][21], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][22], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][23], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][24], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][25], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][26], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][27], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][28], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][29], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][30], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    connect _RAT_memories_WIRE[15][31], UInt<7>(0h0) @[src/main/scala/Frontend/rename.scala 116:94]
    regreset RAT_memories : UInt<7>[32][16], clock, reset, _RAT_memories_WIRE @[src/main/scala/Frontend/rename.scala 116:34]
    regreset RAT_front_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 123:38]
    regreset RAT_back_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 124:38]
    wire RAT_front_index : UInt<4> @[src/main/scala/Frontend/rename.scala 126:40]
    wire active_RAT_front_index : UInt<4> @[src/main/scala/Frontend/rename.scala 127:40]
    wire RAT_back_index : UInt<4> @[src/main/scala/Frontend/rename.scala 128:40]
    node _RAT_front_index_T = bits(RAT_front_pointer, 3, 0) @[src/main/scala/Frontend/rename.scala 131:41]
    connect RAT_front_index, _RAT_front_index_T @[src/main/scala/Frontend/rename.scala 131:21]
    node _RAT_back_index_T = bits(RAT_back_pointer, 3, 0) @[src/main/scala/Frontend/rename.scala 132:39]
    connect RAT_back_index, _RAT_back_index_T @[src/main/scala/Frontend/rename.scala 132:20]
    when io.restore_checkpoint : @[src/main/scala/Frontend/rename.scala 135:32]
      connect RAT_front_pointer, io.restore_checkpoint_value @[src/main/scala/Frontend/rename.scala 136:27]
    else :
      node _T = eq(io.checkpoints_full, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 137:40]
      node _T_1 = and(io.create_checkpoint, _T) @[src/main/scala/Frontend/rename.scala 137:37]
      when _T_1 : @[src/main/scala/Frontend/rename.scala 137:61]
        node _RAT_front_pointer_T = add(RAT_front_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 138:48]
        node _RAT_front_pointer_T_1 = tail(_RAT_front_pointer_T, 1) @[src/main/scala/Frontend/rename.scala 138:48]
        connect RAT_front_pointer, _RAT_front_pointer_T_1 @[src/main/scala/Frontend/rename.scala 138:27]
    node _T_2 = eq(io.checkpoints_full, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 141:34]
    node _T_3 = and(io.create_checkpoint, _T_2) @[src/main/scala/Frontend/rename.scala 141:31]
    when _T_3 : @[src/main/scala/Frontend/rename.scala 141:55]
      node _active_RAT_front_index_T = add(RAT_front_index, UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 142:51]
      node _active_RAT_front_index_T_1 = tail(_active_RAT_front_index_T, 1) @[src/main/scala/Frontend/rename.scala 142:51]
      connect active_RAT_front_index, _active_RAT_front_index_T_1 @[src/main/scala/Frontend/rename.scala 142:32]
    else :
      connect active_RAT_front_index, RAT_front_index @[src/main/scala/Frontend/rename.scala 144:32]
    node _T_4 = eq(io.checkpoints_empty, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 147:32]
    node _T_5 = and(io.free_checkpoint, _T_4) @[src/main/scala/Frontend/rename.scala 147:29]
    when _T_5 : @[src/main/scala/Frontend/rename.scala 147:54]
      node _RAT_back_pointer_T = add(RAT_back_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 148:46]
      node _RAT_back_pointer_T_1 = tail(_RAT_back_pointer_T, 1) @[src/main/scala/Frontend/rename.scala 148:46]
      connect RAT_back_pointer, _RAT_back_pointer_T_1 @[src/main/scala/Frontend/rename.scala 148:26]
    wire _row_valid_mem_WIRE : UInt<1>[64] @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[0], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[1], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[2], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[3], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[4], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[5], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[6], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[7], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[8], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[9], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[10], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[11], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[12], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[13], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[14], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[15], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[16], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[17], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[18], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[19], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[20], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[21], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[22], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[23], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[24], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[25], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[26], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[27], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[28], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[29], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[30], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[31], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[32], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[33], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[34], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[35], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[36], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[37], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[38], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[39], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[40], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[41], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[42], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[43], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[44], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[45], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[46], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[47], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[48], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[49], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[50], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[51], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[52], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[53], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[54], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[55], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[56], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[57], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[58], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[59], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[60], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[61], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[62], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    connect _row_valid_mem_WIRE[63], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 156:44]
    regreset row_valid_mem : UInt<1>[64], clock, reset, _row_valid_mem_WIRE @[src/main/scala/Frontend/rename.scala 156:36]
    reg io_RAT_RD_0_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 159:33]
    connect io_RAT_RD_0_REG, RAT_memories[RAT_front_index][io.instruction_RD[0]] @[src/main/scala/Frontend/rename.scala 159:33]
    connect io.RAT_RD[0], io_RAT_RD_0_REG @[src/main/scala/Frontend/rename.scala 159:23]
    reg io_RAT_RS1_0_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 160:33]
    connect io_RAT_RS1_0_REG, RAT_memories[RAT_front_index][io.instruction_RS1[0]] @[src/main/scala/Frontend/rename.scala 160:33]
    connect io.RAT_RS1[0], io_RAT_RS1_0_REG @[src/main/scala/Frontend/rename.scala 160:23]
    reg io_RAT_RS2_0_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 161:33]
    connect io_RAT_RS2_0_REG, RAT_memories[RAT_front_index][io.instruction_RS2[0]] @[src/main/scala/Frontend/rename.scala 161:33]
    connect io.RAT_RS2[0], io_RAT_RS2_0_REG @[src/main/scala/Frontend/rename.scala 161:23]
    reg io_RAT_RD_1_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 159:33]
    connect io_RAT_RD_1_REG, RAT_memories[RAT_front_index][io.instruction_RD[1]] @[src/main/scala/Frontend/rename.scala 159:33]
    connect io.RAT_RD[1], io_RAT_RD_1_REG @[src/main/scala/Frontend/rename.scala 159:23]
    reg io_RAT_RS1_1_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 160:33]
    connect io_RAT_RS1_1_REG, RAT_memories[RAT_front_index][io.instruction_RS1[1]] @[src/main/scala/Frontend/rename.scala 160:33]
    connect io.RAT_RS1[1], io_RAT_RS1_1_REG @[src/main/scala/Frontend/rename.scala 160:23]
    reg io_RAT_RS2_1_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 161:33]
    connect io_RAT_RS2_1_REG, RAT_memories[RAT_front_index][io.instruction_RS2[1]] @[src/main/scala/Frontend/rename.scala 161:33]
    connect io.RAT_RS2[1], io_RAT_RS2_1_REG @[src/main/scala/Frontend/rename.scala 161:23]
    reg io_RAT_RD_2_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 159:33]
    connect io_RAT_RD_2_REG, RAT_memories[RAT_front_index][io.instruction_RD[2]] @[src/main/scala/Frontend/rename.scala 159:33]
    connect io.RAT_RD[2], io_RAT_RD_2_REG @[src/main/scala/Frontend/rename.scala 159:23]
    reg io_RAT_RS1_2_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 160:33]
    connect io_RAT_RS1_2_REG, RAT_memories[RAT_front_index][io.instruction_RS1[2]] @[src/main/scala/Frontend/rename.scala 160:33]
    connect io.RAT_RS1[2], io_RAT_RS1_2_REG @[src/main/scala/Frontend/rename.scala 160:23]
    reg io_RAT_RS2_2_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 161:33]
    connect io_RAT_RS2_2_REG, RAT_memories[RAT_front_index][io.instruction_RS2[2]] @[src/main/scala/Frontend/rename.scala 161:33]
    connect io.RAT_RS2[2], io_RAT_RS2_2_REG @[src/main/scala/Frontend/rename.scala 161:23]
    reg io_RAT_RD_3_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 159:33]
    connect io_RAT_RD_3_REG, RAT_memories[RAT_front_index][io.instruction_RD[3]] @[src/main/scala/Frontend/rename.scala 159:33]
    connect io.RAT_RD[3], io_RAT_RD_3_REG @[src/main/scala/Frontend/rename.scala 159:23]
    reg io_RAT_RS1_3_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 160:33]
    connect io_RAT_RS1_3_REG, RAT_memories[RAT_front_index][io.instruction_RS1[3]] @[src/main/scala/Frontend/rename.scala 160:33]
    connect io.RAT_RS1[3], io_RAT_RS1_3_REG @[src/main/scala/Frontend/rename.scala 160:23]
    reg io_RAT_RS2_3_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 161:33]
    connect io_RAT_RS2_3_REG, RAT_memories[RAT_front_index][io.instruction_RS2[3]] @[src/main/scala/Frontend/rename.scala 161:33]
    connect io.RAT_RS2[3], io_RAT_RS2_3_REG @[src/main/scala/Frontend/rename.scala 161:23]
    node _T_6 = eq(io.checkpoints_full, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 165:34]
    node _T_7 = and(io.create_checkpoint, _T_6) @[src/main/scala/Frontend/rename.scala 165:31]
    when _T_7 : @[src/main/scala/Frontend/rename.scala 165:55]
      connect RAT_memories[active_RAT_front_index][0], RAT_memories[RAT_front_index][0] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][1], RAT_memories[RAT_front_index][1] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][2], RAT_memories[RAT_front_index][2] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][3], RAT_memories[RAT_front_index][3] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][4], RAT_memories[RAT_front_index][4] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][5], RAT_memories[RAT_front_index][5] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][6], RAT_memories[RAT_front_index][6] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][7], RAT_memories[RAT_front_index][7] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][8], RAT_memories[RAT_front_index][8] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][9], RAT_memories[RAT_front_index][9] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][10], RAT_memories[RAT_front_index][10] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][11], RAT_memories[RAT_front_index][11] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][12], RAT_memories[RAT_front_index][12] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][13], RAT_memories[RAT_front_index][13] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][14], RAT_memories[RAT_front_index][14] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][15], RAT_memories[RAT_front_index][15] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][16], RAT_memories[RAT_front_index][16] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][17], RAT_memories[RAT_front_index][17] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][18], RAT_memories[RAT_front_index][18] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][19], RAT_memories[RAT_front_index][19] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][20], RAT_memories[RAT_front_index][20] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][21], RAT_memories[RAT_front_index][21] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][22], RAT_memories[RAT_front_index][22] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][23], RAT_memories[RAT_front_index][23] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][24], RAT_memories[RAT_front_index][24] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][25], RAT_memories[RAT_front_index][25] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][26], RAT_memories[RAT_front_index][26] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][27], RAT_memories[RAT_front_index][27] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][28], RAT_memories[RAT_front_index][28] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][29], RAT_memories[RAT_front_index][29] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][30], RAT_memories[RAT_front_index][30] @[src/main/scala/Frontend/rename.scala 167:53]
      connect RAT_memories[active_RAT_front_index][31], RAT_memories[RAT_front_index][31] @[src/main/scala/Frontend/rename.scala 167:53]
    wire wr_din : UInt<7>[32] @[src/main/scala/Frontend/rename.scala 172:23]
    wire wr_en : UInt<1>[32] @[src/main/scala/Frontend/rename.scala 173:23]
    connect wr_din[0], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[0], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[1], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[1], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[2], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[2], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[3], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[3], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[4], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[4], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[5], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[5], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[6], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[6], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[7], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[7], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[8], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[8], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[9], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[9], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[10], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[10], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[11], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[11], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[12], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[12], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[13], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[13], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[14], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[14], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[15], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[15], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[16], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[16], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[17], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[17], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[18], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[18], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[19], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[19], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[20], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[20], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[21], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[21], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[22], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[22], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[23], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[23], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[24], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[24], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[25], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[25], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[26], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[26], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[27], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[27], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[28], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[28], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[29], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[29], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[30], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[30], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    connect wr_din[31], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 176:19]
    connect wr_en[31], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 177:19]
    when io.free_list_wr_en[0] : @[src/main/scala/Frontend/rename.scala 181:36]
      connect wr_din[io.instruction_RD[0]], io.free_list_RD[0] @[src/main/scala/Frontend/rename.scala 182:44]
      connect wr_en[io.instruction_RD[0]], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 183:44]
    when io.free_list_wr_en[1] : @[src/main/scala/Frontend/rename.scala 181:36]
      connect wr_din[io.instruction_RD[1]], io.free_list_RD[1] @[src/main/scala/Frontend/rename.scala 182:44]
      connect wr_en[io.instruction_RD[1]], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 183:44]
    when io.free_list_wr_en[2] : @[src/main/scala/Frontend/rename.scala 181:36]
      connect wr_din[io.instruction_RD[2]], io.free_list_RD[2] @[src/main/scala/Frontend/rename.scala 182:44]
      connect wr_en[io.instruction_RD[2]], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 183:44]
    when io.free_list_wr_en[3] : @[src/main/scala/Frontend/rename.scala 181:36]
      connect wr_din[io.instruction_RD[3]], io.free_list_RD[3] @[src/main/scala/Frontend/rename.scala 182:44]
      connect wr_en[io.instruction_RD[3]], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 183:44]
    node _T_8 = eq(wr_en[0], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_8 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][0], wr_din[0] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_9 = eq(wr_en[1], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_9 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][1], wr_din[1] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_10 = eq(wr_en[2], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_10 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][2], wr_din[2] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_11 = eq(wr_en[3], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_11 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][3], wr_din[3] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_12 = eq(wr_en[4], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_12 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][4], wr_din[4] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_13 = eq(wr_en[5], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_13 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][5], wr_din[5] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_14 = eq(wr_en[6], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_14 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][6], wr_din[6] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_15 = eq(wr_en[7], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_15 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][7], wr_din[7] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_16 = eq(wr_en[8], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_16 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][8], wr_din[8] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_17 = eq(wr_en[9], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_17 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][9], wr_din[9] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_18 = eq(wr_en[10], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_18 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][10], wr_din[10] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_19 = eq(wr_en[11], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_19 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][11], wr_din[11] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_20 = eq(wr_en[12], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_20 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][12], wr_din[12] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_21 = eq(wr_en[13], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_21 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][13], wr_din[13] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_22 = eq(wr_en[14], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_22 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][14], wr_din[14] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_23 = eq(wr_en[15], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_23 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][15], wr_din[15] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_24 = eq(wr_en[16], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_24 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][16], wr_din[16] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_25 = eq(wr_en[17], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_25 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][17], wr_din[17] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_26 = eq(wr_en[18], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_26 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][18], wr_din[18] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_27 = eq(wr_en[19], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_27 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][19], wr_din[19] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_28 = eq(wr_en[20], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_28 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][20], wr_din[20] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_29 = eq(wr_en[21], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_29 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][21], wr_din[21] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_30 = eq(wr_en[22], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_30 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][22], wr_din[22] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_31 = eq(wr_en[23], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_31 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][23], wr_din[23] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_32 = eq(wr_en[24], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_32 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][24], wr_din[24] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_33 = eq(wr_en[25], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_33 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][25], wr_din[25] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_34 = eq(wr_en[26], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_34 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][26], wr_din[26] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_35 = eq(wr_en[27], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_35 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][27], wr_din[27] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_36 = eq(wr_en[28], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_36 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][28], wr_din[28] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_37 = eq(wr_en[29], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_37 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][29], wr_din[29] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_38 = eq(wr_en[30], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_38 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][30], wr_din[30] @[src/main/scala/Frontend/rename.scala 190:53]
    node _T_39 = eq(wr_en[31], UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 189:23]
    when _T_39 : @[src/main/scala/Frontend/rename.scala 189:31]
      connect RAT_memories[active_RAT_front_index][31], wr_din[31] @[src/main/scala/Frontend/rename.scala 190:53]
    connect io.active_checkpoint_value, RAT_front_index @[src/main/scala/Frontend/rename.scala 194:33]
    node _io_checkpoints_full_T = add(RAT_front_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 195:56]
    node _io_checkpoints_full_T_1 = tail(_io_checkpoints_full_T, 1) @[src/main/scala/Frontend/rename.scala 195:56]
    node _io_checkpoints_full_T_2 = bits(_io_checkpoints_full_T_1, 4, 4) @[src/main/scala/Frontend/rename.scala 195:62]
    node _io_checkpoints_full_T_3 = bits(RAT_back_pointer, 4, 4) @[src/main/scala/Frontend/rename.scala 195:96]
    node _io_checkpoints_full_T_4 = neq(_io_checkpoints_full_T_2, _io_checkpoints_full_T_3) @[src/main/scala/Frontend/rename.scala 195:76]
    node _io_checkpoints_full_T_5 = add(RAT_front_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 196:57]
    node _io_checkpoints_full_T_6 = tail(_io_checkpoints_full_T_5, 1) @[src/main/scala/Frontend/rename.scala 196:57]
    node _io_checkpoints_full_T_7 = bits(_io_checkpoints_full_T_6, 3, 0) @[src/main/scala/Frontend/rename.scala 196:63]
    node _io_checkpoints_full_T_8 = bits(RAT_back_pointer, 3, 0) @[src/main/scala/Frontend/rename.scala 196:100]
    node _io_checkpoints_full_T_9 = eq(_io_checkpoints_full_T_7, _io_checkpoints_full_T_8) @[src/main/scala/Frontend/rename.scala 196:80]
    node _io_checkpoints_full_T_10 = and(_io_checkpoints_full_T_4, _io_checkpoints_full_T_9) @[src/main/scala/Frontend/rename.scala 195:111]
    connect io.checkpoints_full, _io_checkpoints_full_T_10 @[src/main/scala/Frontend/rename.scala 195:33]
    node _io_checkpoints_empty_T = eq(RAT_front_pointer, RAT_back_pointer) @[src/main/scala/Frontend/rename.scala 198:55]
    node _io_checkpoints_empty_T_1 = eq(io.checkpoints_full, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 198:80]
    node _io_checkpoints_empty_T_2 = and(_io_checkpoints_empty_T, _io_checkpoints_empty_T_1) @[src/main/scala/Frontend/rename.scala 198:77]
    connect io.checkpoints_empty, _io_checkpoints_empty_T_2 @[src/main/scala/Frontend/rename.scala 198:33]
    node queue_empty = eq(RAT_back_pointer, RAT_front_pointer) @[src/main/scala/Frontend/rename.scala 209:40]
    node _T_40 = sub(RAT_front_pointer, RAT_back_pointer) @[src/main/scala/Frontend/rename.scala 211:69]
    node _T_41 = tail(_T_40, 1) @[src/main/scala/Frontend/rename.scala 211:69]
    node _T_42 = lt(_T_41, UInt<5>(0h10)) @[src/main/scala/Frontend/rename.scala 211:89]
    node _queue_full_T = bits(RAT_back_pointer, 4, 4) @[src/main/scala/Frontend/rename.scala 213:42]
    node _queue_full_T_1 = add(RAT_front_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 213:78]
    node _queue_full_T_2 = tail(_queue_full_T_1, 1) @[src/main/scala/Frontend/rename.scala 213:78]
    node _queue_full_T_3 = bits(_queue_full_T_2, 4, 4) @[src/main/scala/Frontend/rename.scala 213:83]
    node _queue_full_T_4 = neq(_queue_full_T, _queue_full_T_3) @[src/main/scala/Frontend/rename.scala 213:56]
    node _queue_full_T_5 = bits(RAT_back_pointer, 3, 0) @[src/main/scala/Frontend/rename.scala 214:42]
    node _queue_full_T_6 = add(RAT_front_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/rename.scala 214:80]
    node _queue_full_T_7 = tail(_queue_full_T_6, 1) @[src/main/scala/Frontend/rename.scala 214:80]
    node _queue_full_T_8 = bits(_queue_full_T_7, 3, 0) @[src/main/scala/Frontend/rename.scala 214:85]
    node _queue_full_T_9 = eq(_queue_full_T_5, _queue_full_T_8) @[src/main/scala/Frontend/rename.scala 214:58]
    node queue_full = and(_queue_full_T_4, _queue_full_T_9) @[src/main/scala/Frontend/rename.scala 213:98]
    node _T_43 = eq(queue_full, io.checkpoints_full) @[src/main/scala/Frontend/rename.scala 216:61]
    node _T_44 = eq(queue_empty, io.checkpoints_empty) @[src/main/scala/Frontend/rename.scala 217:62]
    node has_been_reset = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable = eq(has_been_reset, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_1 = intrinsic(circt_ltl_disable : UInt<1>, _T_42, disable) @[src/main/scala/Frontend/rename.scala 219:19]
    node clock_1 = intrinsic(circt_ltl_clock : UInt<1>, disable_1, clock) @[src/main/scala/Frontend/rename.scala 219:19]
    intrinsic(circt_verif_assert, clock_1) @[src/main/scala/Frontend/rename.scala 219:19]
    node has_been_reset_1 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_2 = eq(has_been_reset_1, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_3 = intrinsic(circt_ltl_disable : UInt<1>, _T_43, disable_2) @[src/main/scala/Frontend/rename.scala 220:19]
    node clock_2 = intrinsic(circt_ltl_clock : UInt<1>, disable_3, clock) @[src/main/scala/Frontend/rename.scala 220:19]
    intrinsic(circt_verif_assert, clock_2) @[src/main/scala/Frontend/rename.scala 220:19]
    node _T_45 = and(queue_empty, io.free_checkpoint) @[src/main/scala/Frontend/rename.scala 224:68]
    node _T_46 = eq(_T_45, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 224:54]
    node has_been_reset_2 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_4 = eq(has_been_reset_2, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_5 = intrinsic(circt_ltl_disable : UInt<1>, queue_full, disable_4) @[src/main/scala/Frontend/rename.scala 230:18]
    node clock_3 = intrinsic(circt_ltl_clock : UInt<1>, disable_5, clock) @[src/main/scala/Frontend/rename.scala 230:18]
    intrinsic(circt_verif_cover, clock_3) @[src/main/scala/Frontend/rename.scala 230:18]

  module Queue1_decoded_fetch_packet_1 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, count : UInt<1>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when io.flush : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue1_FTQ_entry_2 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module rename : @[src/main/scala/Frontend/rename.scala 234:7]
    input clock : Clock @[src/main/scala/Frontend/rename.scala 234:7]
    input reset : Reset @[src/main/scala/Frontend/rename.scala 234:7]
    output io : { flip flush : UInt<1>, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, flip predictions_in : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, predictions_out : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, flip decoded_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, flip FU_outputs : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}[4], renamed_decoded_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}} @[src/main/scala/Frontend/rename.scala 247:16]

    wire fire : UInt<1> @[src/main/scala/Frontend/rename.scala 273:20]
    node _fire_T = and(io.decoded_fetch_packet.ready, io.decoded_fetch_packet.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _fire_T_1 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 274:45]
    node _fire_T_2 = and(_fire_T, _fire_T_1) @[src/main/scala/Frontend/rename.scala 274:42]
    connect fire, _fire_T_2 @[src/main/scala/Frontend/rename.scala 274:10]
    wire renamed_decoded_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}} @[src/main/scala/Frontend/rename.scala 279:44]
    reg renamed_decoded_fetch_packet_bits_REG : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}, clock @[src/main/scala/Frontend/rename.scala 281:55]
    connect renamed_decoded_fetch_packet_bits_REG, io.decoded_fetch_packet.bits @[src/main/scala/Frontend/rename.scala 281:55]
    connect renamed_decoded_fetch_packet.bits, renamed_decoded_fetch_packet_bits_REG @[src/main/scala/Frontend/rename.scala 281:45]
    reg renamed_decoded_fetch_packet_valid_REG : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 282:55]
    connect renamed_decoded_fetch_packet_valid_REG, fire @[src/main/scala/Frontend/rename.scala 282:55]
    connect renamed_decoded_fetch_packet.valid, renamed_decoded_fetch_packet_valid_REG @[src/main/scala/Frontend/rename.scala 282:45]
    inst free_list of free_list @[src/main/scala/Frontend/rename.scala 288:33]
    connect free_list.clock, clock
    connect free_list.reset, reset
    inst WAW_handler of WAW_handler @[src/main/scala/Frontend/rename.scala 289:33]
    connect WAW_handler.clock, clock
    connect WAW_handler.reset, reset
    inst RAT of RAT @[src/main/scala/Frontend/rename.scala 290:33]
    connect RAT.clock, clock
    connect RAT.reset, reset
    node _free_list_io_rename_valid_0_T = neq(io.decoded_fetch_packet.bits.decoded_instruction[0].RD, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 299:117]
    node _free_list_io_rename_valid_0_T_1 = and(io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid, _free_list_io_rename_valid_0_T) @[src/main/scala/Frontend/rename.scala 298:122]
    node _free_list_io_rename_valid_0_T_2 = and(_free_list_io_rename_valid_0_T_1, fire) @[src/main/scala/Frontend/rename.scala 299:126]
    connect free_list.io.rename_valid[0], _free_list_io_rename_valid_0_T_2 @[src/main/scala/Frontend/rename.scala 298:56]
    node _free_list_io_rename_valid_1_T = neq(io.decoded_fetch_packet.bits.decoded_instruction[1].RD, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 299:117]
    node _free_list_io_rename_valid_1_T_1 = and(io.decoded_fetch_packet.bits.decoded_instruction[1].RD_valid, _free_list_io_rename_valid_1_T) @[src/main/scala/Frontend/rename.scala 298:122]
    node _free_list_io_rename_valid_1_T_2 = and(_free_list_io_rename_valid_1_T_1, fire) @[src/main/scala/Frontend/rename.scala 299:126]
    connect free_list.io.rename_valid[1], _free_list_io_rename_valid_1_T_2 @[src/main/scala/Frontend/rename.scala 298:56]
    node _free_list_io_rename_valid_2_T = neq(io.decoded_fetch_packet.bits.decoded_instruction[2].RD, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 299:117]
    node _free_list_io_rename_valid_2_T_1 = and(io.decoded_fetch_packet.bits.decoded_instruction[2].RD_valid, _free_list_io_rename_valid_2_T) @[src/main/scala/Frontend/rename.scala 298:122]
    node _free_list_io_rename_valid_2_T_2 = and(_free_list_io_rename_valid_2_T_1, fire) @[src/main/scala/Frontend/rename.scala 299:126]
    connect free_list.io.rename_valid[2], _free_list_io_rename_valid_2_T_2 @[src/main/scala/Frontend/rename.scala 298:56]
    node _free_list_io_rename_valid_3_T = neq(io.decoded_fetch_packet.bits.decoded_instruction[3].RD, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 299:117]
    node _free_list_io_rename_valid_3_T_1 = and(io.decoded_fetch_packet.bits.decoded_instruction[3].RD_valid, _free_list_io_rename_valid_3_T) @[src/main/scala/Frontend/rename.scala 298:122]
    node _free_list_io_rename_valid_3_T_2 = and(_free_list_io_rename_valid_3_T_1, fire) @[src/main/scala/Frontend/rename.scala 299:126]
    connect free_list.io.rename_valid[3], _free_list_io_rename_valid_3_T_2 @[src/main/scala/Frontend/rename.scala 298:56]
    connect free_list.io.commit.bits.RD_valid[0], io.commit.bits.RD_valid[0] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RD_valid[1], io.commit.bits.RD_valid[1] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RD_valid[2], io.commit.bits.RD_valid[2] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RD_valid[3], io.commit.bits.RD_valid[3] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RD[0], io.commit.bits.RD[0] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RD[1], io.commit.bits.RD[1] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RD[2], io.commit.bits.RD[2] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RD[3], io.commit.bits.RD[3] @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.free_list_front_pointer, io.commit.bits.free_list_front_pointer @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.RAT_index, io.commit.bits.RAT_index @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.NEXT, io.commit.bits.NEXT @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.TOS, io.commit.bits.TOS @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.GHR, io.commit.bits.GHR @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.expected_PC, io.commit.bits.expected_PC @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.is_misprediction, io.commit.bits.is_misprediction @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.fetch_packet_index, io.commit.bits.fetch_packet_index @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.br_type, io.commit.bits.br_type @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.ROB_index, io.commit.bits.ROB_index @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.T_NT, io.commit.bits.T_NT @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.bits.fetch_PC, io.commit.bits.fetch_PC @[src/main/scala/Frontend/rename.scala 303:25]
    connect free_list.io.commit.valid, io.commit.valid @[src/main/scala/Frontend/rename.scala 303:25]
    reg renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG, free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[0].RD, renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG @[src/main/scala/Frontend/rename.scala 305:82]
    reg renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG, free_list.io.renamed_values[1] @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[1].RD, renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG @[src/main/scala/Frontend/rename.scala 305:82]
    reg renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG, free_list.io.renamed_values[2] @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[2].RD, renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG @[src/main/scala/Frontend/rename.scala 305:82]
    reg renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG, free_list.io.renamed_values[3] @[src/main/scala/Frontend/rename.scala 305:92]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[3].RD, renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG @[src/main/scala/Frontend/rename.scala 305:82]
    reg renamed_decoded_fetch_packet_bits_free_list_front_pointer_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 307:92]
    connect renamed_decoded_fetch_packet_bits_free_list_front_pointer_REG, free_list.io.free_list_front_pointer @[src/main/scala/Frontend/rename.scala 307:92]
    connect renamed_decoded_fetch_packet.bits.free_list_front_pointer, renamed_decoded_fetch_packet_bits_free_list_front_pointer_REG @[src/main/scala/Frontend/rename.scala 307:82]
    node _WAW_handler_io_decoder_RD_valid_bits_0_T = and(io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid, fire) @[src/main/scala/Frontend/rename.scala 314:117]
    connect WAW_handler.io.decoder_RD_valid_bits[0], _WAW_handler_io_decoder_RD_valid_bits_0_T @[src/main/scala/Frontend/rename.scala 314:52]
    connect WAW_handler.io.decoder_RD_values[0], io.decoded_fetch_packet.bits.decoded_instruction[0].RD @[src/main/scala/Frontend/rename.scala 315:52]
    connect WAW_handler.io.free_list_RD_values[0], free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 316:52]
    node _WAW_handler_io_decoder_RD_valid_bits_1_T = and(io.decoded_fetch_packet.bits.decoded_instruction[1].RD_valid, fire) @[src/main/scala/Frontend/rename.scala 314:117]
    connect WAW_handler.io.decoder_RD_valid_bits[1], _WAW_handler_io_decoder_RD_valid_bits_1_T @[src/main/scala/Frontend/rename.scala 314:52]
    connect WAW_handler.io.decoder_RD_values[1], io.decoded_fetch_packet.bits.decoded_instruction[1].RD @[src/main/scala/Frontend/rename.scala 315:52]
    connect WAW_handler.io.free_list_RD_values[1], free_list.io.renamed_values[1] @[src/main/scala/Frontend/rename.scala 316:52]
    node _WAW_handler_io_decoder_RD_valid_bits_2_T = and(io.decoded_fetch_packet.bits.decoded_instruction[2].RD_valid, fire) @[src/main/scala/Frontend/rename.scala 314:117]
    connect WAW_handler.io.decoder_RD_valid_bits[2], _WAW_handler_io_decoder_RD_valid_bits_2_T @[src/main/scala/Frontend/rename.scala 314:52]
    connect WAW_handler.io.decoder_RD_values[2], io.decoded_fetch_packet.bits.decoded_instruction[2].RD @[src/main/scala/Frontend/rename.scala 315:52]
    connect WAW_handler.io.free_list_RD_values[2], free_list.io.renamed_values[2] @[src/main/scala/Frontend/rename.scala 316:52]
    node _WAW_handler_io_decoder_RD_valid_bits_3_T = and(io.decoded_fetch_packet.bits.decoded_instruction[3].RD_valid, fire) @[src/main/scala/Frontend/rename.scala 314:117]
    connect WAW_handler.io.decoder_RD_valid_bits[3], _WAW_handler_io_decoder_RD_valid_bits_3_T @[src/main/scala/Frontend/rename.scala 314:52]
    connect WAW_handler.io.decoder_RD_values[3], io.decoded_fetch_packet.bits.decoded_instruction[3].RD @[src/main/scala/Frontend/rename.scala 315:52]
    connect WAW_handler.io.free_list_RD_values[3], free_list.io.renamed_values[3] @[src/main/scala/Frontend/rename.scala 316:52]
    connect RAT.io.free_list_wr_en[0], WAW_handler.io.RAT_wr_en[0] @[src/main/scala/Frontend/rename.scala 324:52]
    connect RAT.io.free_list_wr_en[1], WAW_handler.io.RAT_wr_en[1] @[src/main/scala/Frontend/rename.scala 324:52]
    connect RAT.io.free_list_wr_en[2], WAW_handler.io.RAT_wr_en[2] @[src/main/scala/Frontend/rename.scala 324:52]
    connect RAT.io.free_list_wr_en[3], WAW_handler.io.RAT_wr_en[3] @[src/main/scala/Frontend/rename.scala 324:52]
    connect RAT.io.free_list_RD[0], WAW_handler.io.FL_RD_values[0] @[src/main/scala/Frontend/rename.scala 325:52]
    connect RAT.io.free_list_RD[1], WAW_handler.io.FL_RD_values[1] @[src/main/scala/Frontend/rename.scala 325:52]
    connect RAT.io.free_list_RD[2], WAW_handler.io.FL_RD_values[2] @[src/main/scala/Frontend/rename.scala 325:52]
    connect RAT.io.free_list_RD[3], WAW_handler.io.FL_RD_values[3] @[src/main/scala/Frontend/rename.scala 325:52]
    connect RAT.io.instruction_RD[0], WAW_handler.io.RAT_RD_values[0] @[src/main/scala/Frontend/rename.scala 329:52]
    connect RAT.io.instruction_RS1[0], io.decoded_fetch_packet.bits.decoded_instruction[0].RS1 @[src/main/scala/Frontend/rename.scala 330:52]
    connect RAT.io.instruction_RS2[0], io.decoded_fetch_packet.bits.decoded_instruction[0].RS2 @[src/main/scala/Frontend/rename.scala 331:52]
    connect RAT.io.instruction_RD[1], WAW_handler.io.RAT_RD_values[1] @[src/main/scala/Frontend/rename.scala 329:52]
    connect RAT.io.instruction_RS1[1], io.decoded_fetch_packet.bits.decoded_instruction[1].RS1 @[src/main/scala/Frontend/rename.scala 330:52]
    connect RAT.io.instruction_RS2[1], io.decoded_fetch_packet.bits.decoded_instruction[1].RS2 @[src/main/scala/Frontend/rename.scala 331:52]
    connect RAT.io.instruction_RD[2], WAW_handler.io.RAT_RD_values[2] @[src/main/scala/Frontend/rename.scala 329:52]
    connect RAT.io.instruction_RS1[2], io.decoded_fetch_packet.bits.decoded_instruction[2].RS1 @[src/main/scala/Frontend/rename.scala 330:52]
    connect RAT.io.instruction_RS2[2], io.decoded_fetch_packet.bits.decoded_instruction[2].RS2 @[src/main/scala/Frontend/rename.scala 331:52]
    connect RAT.io.instruction_RD[3], WAW_handler.io.RAT_RD_values[3] @[src/main/scala/Frontend/rename.scala 329:52]
    connect RAT.io.instruction_RS1[3], io.decoded_fetch_packet.bits.decoded_instruction[3].RS1 @[src/main/scala/Frontend/rename.scala 330:52]
    connect RAT.io.instruction_RS2[3], io.decoded_fetch_packet.bits.decoded_instruction[3].RS2 @[src/main/scala/Frontend/rename.scala 331:52]
    wire renamed_RS1 : UInt<7>[4] @[src/main/scala/Frontend/rename.scala 334:27]
    wire renamed_RS2 : UInt<7>[4] @[src/main/scala/Frontend/rename.scala 335:27]
    connect renamed_RS1[0], RAT.io.RAT_RS1[0] @[src/main/scala/Frontend/rename.scala 342:23]
    connect renamed_RS2[0], RAT.io.RAT_RS2[0] @[src/main/scala/Frontend/rename.scala 343:23]
    connect renamed_RS1[1], RAT.io.RAT_RS1[1] @[src/main/scala/Frontend/rename.scala 342:23]
    connect renamed_RS2[1], RAT.io.RAT_RS2[1] @[src/main/scala/Frontend/rename.scala 343:23]
    reg REG : UInt, clock @[src/main/scala/Frontend/rename.scala 346:25]
    connect REG, io.decoded_fetch_packet.bits.decoded_instruction[1].RS1 @[src/main/scala/Frontend/rename.scala 346:25]
    reg REG_1 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:94]
    connect REG_1, io.decoded_fetch_packet.bits.decoded_instruction[0].RD @[src/main/scala/Frontend/rename.scala 346:94]
    node _T = eq(REG, REG_1) @[src/main/scala/Frontend/rename.scala 346:83]
    reg REG_2 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:24]
    connect REG_2, io.decoded_fetch_packet.bits.decoded_instruction[1].RS1_valid @[src/main/scala/Frontend/rename.scala 347:24]
    node _T_1 = and(_T, REG_2) @[src/main/scala/Frontend/rename.scala 346:151]
    reg REG_3 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:98]
    connect REG_3, io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Frontend/rename.scala 347:98]
    node _T_2 = and(_T_1, REG_3) @[src/main/scala/Frontend/rename.scala 347:88]
    when _T_2 : @[src/main/scala/Frontend/rename.scala 348:26]
      reg renamed_RS1_1_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1_1_REG, free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1[1], renamed_RS1_1_REG @[src/main/scala/Frontend/rename.scala 349:32]
    reg REG_4 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:25]
    connect REG_4, io.decoded_fetch_packet.bits.decoded_instruction[1].RS2 @[src/main/scala/Frontend/rename.scala 352:25]
    reg REG_5 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:94]
    connect REG_5, io.decoded_fetch_packet.bits.decoded_instruction[0].RD @[src/main/scala/Frontend/rename.scala 352:94]
    node _T_3 = eq(REG_4, REG_5) @[src/main/scala/Frontend/rename.scala 352:83]
    reg REG_6 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:36]
    connect REG_6, io.decoded_fetch_packet.bits.decoded_instruction[1].RS2_valid @[src/main/scala/Frontend/rename.scala 353:36]
    node _T_4 = and(_T_3, REG_6) @[src/main/scala/Frontend/rename.scala 352:151]
    reg REG_7 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:110]
    connect REG_7, io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Frontend/rename.scala 353:110]
    node _T_5 = and(_T_4, REG_7) @[src/main/scala/Frontend/rename.scala 353:100]
    when _T_5 : @[src/main/scala/Frontend/rename.scala 354:14]
      reg renamed_RS2_1_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2_1_REG, free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2[1], renamed_RS2_1_REG @[src/main/scala/Frontend/rename.scala 355:32]
    connect renamed_RS1[2], RAT.io.RAT_RS1[2] @[src/main/scala/Frontend/rename.scala 342:23]
    connect renamed_RS2[2], RAT.io.RAT_RS2[2] @[src/main/scala/Frontend/rename.scala 343:23]
    reg REG_8 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:25]
    connect REG_8, io.decoded_fetch_packet.bits.decoded_instruction[2].RS1 @[src/main/scala/Frontend/rename.scala 346:25]
    reg REG_9 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:94]
    connect REG_9, io.decoded_fetch_packet.bits.decoded_instruction[0].RD @[src/main/scala/Frontend/rename.scala 346:94]
    node _T_6 = eq(REG_8, REG_9) @[src/main/scala/Frontend/rename.scala 346:83]
    reg REG_10 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:24]
    connect REG_10, io.decoded_fetch_packet.bits.decoded_instruction[2].RS1_valid @[src/main/scala/Frontend/rename.scala 347:24]
    node _T_7 = and(_T_6, REG_10) @[src/main/scala/Frontend/rename.scala 346:151]
    reg REG_11 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:98]
    connect REG_11, io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Frontend/rename.scala 347:98]
    node _T_8 = and(_T_7, REG_11) @[src/main/scala/Frontend/rename.scala 347:88]
    when _T_8 : @[src/main/scala/Frontend/rename.scala 348:26]
      reg renamed_RS1_2_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1_2_REG, free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1[2], renamed_RS1_2_REG @[src/main/scala/Frontend/rename.scala 349:32]
    reg REG_12 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:25]
    connect REG_12, io.decoded_fetch_packet.bits.decoded_instruction[2].RS2 @[src/main/scala/Frontend/rename.scala 352:25]
    reg REG_13 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:94]
    connect REG_13, io.decoded_fetch_packet.bits.decoded_instruction[0].RD @[src/main/scala/Frontend/rename.scala 352:94]
    node _T_9 = eq(REG_12, REG_13) @[src/main/scala/Frontend/rename.scala 352:83]
    reg REG_14 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:36]
    connect REG_14, io.decoded_fetch_packet.bits.decoded_instruction[2].RS2_valid @[src/main/scala/Frontend/rename.scala 353:36]
    node _T_10 = and(_T_9, REG_14) @[src/main/scala/Frontend/rename.scala 352:151]
    reg REG_15 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:110]
    connect REG_15, io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Frontend/rename.scala 353:110]
    node _T_11 = and(_T_10, REG_15) @[src/main/scala/Frontend/rename.scala 353:100]
    when _T_11 : @[src/main/scala/Frontend/rename.scala 354:14]
      reg renamed_RS2_2_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2_2_REG, free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2[2], renamed_RS2_2_REG @[src/main/scala/Frontend/rename.scala 355:32]
    reg REG_16 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:25]
    connect REG_16, io.decoded_fetch_packet.bits.decoded_instruction[2].RS1 @[src/main/scala/Frontend/rename.scala 346:25]
    reg REG_17 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:94]
    connect REG_17, io.decoded_fetch_packet.bits.decoded_instruction[1].RD @[src/main/scala/Frontend/rename.scala 346:94]
    node _T_12 = eq(REG_16, REG_17) @[src/main/scala/Frontend/rename.scala 346:83]
    reg REG_18 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:24]
    connect REG_18, io.decoded_fetch_packet.bits.decoded_instruction[2].RS1_valid @[src/main/scala/Frontend/rename.scala 347:24]
    node _T_13 = and(_T_12, REG_18) @[src/main/scala/Frontend/rename.scala 346:151]
    reg REG_19 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:98]
    connect REG_19, io.decoded_fetch_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Frontend/rename.scala 347:98]
    node _T_14 = and(_T_13, REG_19) @[src/main/scala/Frontend/rename.scala 347:88]
    when _T_14 : @[src/main/scala/Frontend/rename.scala 348:26]
      reg renamed_RS1_2_REG_1 : UInt, clock @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1_2_REG_1, free_list.io.renamed_values[1] @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1[2], renamed_RS1_2_REG_1 @[src/main/scala/Frontend/rename.scala 349:32]
    reg REG_20 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:25]
    connect REG_20, io.decoded_fetch_packet.bits.decoded_instruction[2].RS2 @[src/main/scala/Frontend/rename.scala 352:25]
    reg REG_21 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:94]
    connect REG_21, io.decoded_fetch_packet.bits.decoded_instruction[1].RD @[src/main/scala/Frontend/rename.scala 352:94]
    node _T_15 = eq(REG_20, REG_21) @[src/main/scala/Frontend/rename.scala 352:83]
    reg REG_22 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:36]
    connect REG_22, io.decoded_fetch_packet.bits.decoded_instruction[2].RS2_valid @[src/main/scala/Frontend/rename.scala 353:36]
    node _T_16 = and(_T_15, REG_22) @[src/main/scala/Frontend/rename.scala 352:151]
    reg REG_23 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:110]
    connect REG_23, io.decoded_fetch_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Frontend/rename.scala 353:110]
    node _T_17 = and(_T_16, REG_23) @[src/main/scala/Frontend/rename.scala 353:100]
    when _T_17 : @[src/main/scala/Frontend/rename.scala 354:14]
      reg renamed_RS2_2_REG_1 : UInt, clock @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2_2_REG_1, free_list.io.renamed_values[1] @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2[2], renamed_RS2_2_REG_1 @[src/main/scala/Frontend/rename.scala 355:32]
    connect renamed_RS1[3], RAT.io.RAT_RS1[3] @[src/main/scala/Frontend/rename.scala 342:23]
    connect renamed_RS2[3], RAT.io.RAT_RS2[3] @[src/main/scala/Frontend/rename.scala 343:23]
    reg REG_24 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:25]
    connect REG_24, io.decoded_fetch_packet.bits.decoded_instruction[3].RS1 @[src/main/scala/Frontend/rename.scala 346:25]
    reg REG_25 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:94]
    connect REG_25, io.decoded_fetch_packet.bits.decoded_instruction[0].RD @[src/main/scala/Frontend/rename.scala 346:94]
    node _T_18 = eq(REG_24, REG_25) @[src/main/scala/Frontend/rename.scala 346:83]
    reg REG_26 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:24]
    connect REG_26, io.decoded_fetch_packet.bits.decoded_instruction[3].RS1_valid @[src/main/scala/Frontend/rename.scala 347:24]
    node _T_19 = and(_T_18, REG_26) @[src/main/scala/Frontend/rename.scala 346:151]
    reg REG_27 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:98]
    connect REG_27, io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Frontend/rename.scala 347:98]
    node _T_20 = and(_T_19, REG_27) @[src/main/scala/Frontend/rename.scala 347:88]
    when _T_20 : @[src/main/scala/Frontend/rename.scala 348:26]
      reg renamed_RS1_3_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1_3_REG, free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1[3], renamed_RS1_3_REG @[src/main/scala/Frontend/rename.scala 349:32]
    reg REG_28 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:25]
    connect REG_28, io.decoded_fetch_packet.bits.decoded_instruction[3].RS2 @[src/main/scala/Frontend/rename.scala 352:25]
    reg REG_29 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:94]
    connect REG_29, io.decoded_fetch_packet.bits.decoded_instruction[0].RD @[src/main/scala/Frontend/rename.scala 352:94]
    node _T_21 = eq(REG_28, REG_29) @[src/main/scala/Frontend/rename.scala 352:83]
    reg REG_30 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:36]
    connect REG_30, io.decoded_fetch_packet.bits.decoded_instruction[3].RS2_valid @[src/main/scala/Frontend/rename.scala 353:36]
    node _T_22 = and(_T_21, REG_30) @[src/main/scala/Frontend/rename.scala 352:151]
    reg REG_31 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:110]
    connect REG_31, io.decoded_fetch_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Frontend/rename.scala 353:110]
    node _T_23 = and(_T_22, REG_31) @[src/main/scala/Frontend/rename.scala 353:100]
    when _T_23 : @[src/main/scala/Frontend/rename.scala 354:14]
      reg renamed_RS2_3_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2_3_REG, free_list.io.renamed_values[0] @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2[3], renamed_RS2_3_REG @[src/main/scala/Frontend/rename.scala 355:32]
    reg REG_32 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:25]
    connect REG_32, io.decoded_fetch_packet.bits.decoded_instruction[3].RS1 @[src/main/scala/Frontend/rename.scala 346:25]
    reg REG_33 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:94]
    connect REG_33, io.decoded_fetch_packet.bits.decoded_instruction[1].RD @[src/main/scala/Frontend/rename.scala 346:94]
    node _T_24 = eq(REG_32, REG_33) @[src/main/scala/Frontend/rename.scala 346:83]
    reg REG_34 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:24]
    connect REG_34, io.decoded_fetch_packet.bits.decoded_instruction[3].RS1_valid @[src/main/scala/Frontend/rename.scala 347:24]
    node _T_25 = and(_T_24, REG_34) @[src/main/scala/Frontend/rename.scala 346:151]
    reg REG_35 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:98]
    connect REG_35, io.decoded_fetch_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Frontend/rename.scala 347:98]
    node _T_26 = and(_T_25, REG_35) @[src/main/scala/Frontend/rename.scala 347:88]
    when _T_26 : @[src/main/scala/Frontend/rename.scala 348:26]
      reg renamed_RS1_3_REG_1 : UInt, clock @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1_3_REG_1, free_list.io.renamed_values[1] @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1[3], renamed_RS1_3_REG_1 @[src/main/scala/Frontend/rename.scala 349:32]
    reg REG_36 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:25]
    connect REG_36, io.decoded_fetch_packet.bits.decoded_instruction[3].RS2 @[src/main/scala/Frontend/rename.scala 352:25]
    reg REG_37 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:94]
    connect REG_37, io.decoded_fetch_packet.bits.decoded_instruction[1].RD @[src/main/scala/Frontend/rename.scala 352:94]
    node _T_27 = eq(REG_36, REG_37) @[src/main/scala/Frontend/rename.scala 352:83]
    reg REG_38 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:36]
    connect REG_38, io.decoded_fetch_packet.bits.decoded_instruction[3].RS2_valid @[src/main/scala/Frontend/rename.scala 353:36]
    node _T_28 = and(_T_27, REG_38) @[src/main/scala/Frontend/rename.scala 352:151]
    reg REG_39 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:110]
    connect REG_39, io.decoded_fetch_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Frontend/rename.scala 353:110]
    node _T_29 = and(_T_28, REG_39) @[src/main/scala/Frontend/rename.scala 353:100]
    when _T_29 : @[src/main/scala/Frontend/rename.scala 354:14]
      reg renamed_RS2_3_REG_1 : UInt, clock @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2_3_REG_1, free_list.io.renamed_values[1] @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2[3], renamed_RS2_3_REG_1 @[src/main/scala/Frontend/rename.scala 355:32]
    reg REG_40 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:25]
    connect REG_40, io.decoded_fetch_packet.bits.decoded_instruction[3].RS1 @[src/main/scala/Frontend/rename.scala 346:25]
    reg REG_41 : UInt, clock @[src/main/scala/Frontend/rename.scala 346:94]
    connect REG_41, io.decoded_fetch_packet.bits.decoded_instruction[2].RD @[src/main/scala/Frontend/rename.scala 346:94]
    node _T_30 = eq(REG_40, REG_41) @[src/main/scala/Frontend/rename.scala 346:83]
    reg REG_42 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:24]
    connect REG_42, io.decoded_fetch_packet.bits.decoded_instruction[3].RS1_valid @[src/main/scala/Frontend/rename.scala 347:24]
    node _T_31 = and(_T_30, REG_42) @[src/main/scala/Frontend/rename.scala 346:151]
    reg REG_43 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 347:98]
    connect REG_43, io.decoded_fetch_packet.bits.decoded_instruction[2].RD_valid @[src/main/scala/Frontend/rename.scala 347:98]
    node _T_32 = and(_T_31, REG_43) @[src/main/scala/Frontend/rename.scala 347:88]
    when _T_32 : @[src/main/scala/Frontend/rename.scala 348:26]
      reg renamed_RS1_3_REG_2 : UInt, clock @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1_3_REG_2, free_list.io.renamed_values[2] @[src/main/scala/Frontend/rename.scala 349:42]
      connect renamed_RS1[3], renamed_RS1_3_REG_2 @[src/main/scala/Frontend/rename.scala 349:32]
    reg REG_44 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:25]
    connect REG_44, io.decoded_fetch_packet.bits.decoded_instruction[3].RS2 @[src/main/scala/Frontend/rename.scala 352:25]
    reg REG_45 : UInt, clock @[src/main/scala/Frontend/rename.scala 352:94]
    connect REG_45, io.decoded_fetch_packet.bits.decoded_instruction[2].RD @[src/main/scala/Frontend/rename.scala 352:94]
    node _T_33 = eq(REG_44, REG_45) @[src/main/scala/Frontend/rename.scala 352:83]
    reg REG_46 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:36]
    connect REG_46, io.decoded_fetch_packet.bits.decoded_instruction[3].RS2_valid @[src/main/scala/Frontend/rename.scala 353:36]
    node _T_34 = and(_T_33, REG_46) @[src/main/scala/Frontend/rename.scala 352:151]
    reg REG_47 : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 353:110]
    connect REG_47, io.decoded_fetch_packet.bits.decoded_instruction[2].RD_valid @[src/main/scala/Frontend/rename.scala 353:110]
    node _T_35 = and(_T_34, REG_47) @[src/main/scala/Frontend/rename.scala 353:100]
    when _T_35 : @[src/main/scala/Frontend/rename.scala 354:14]
      reg renamed_RS2_3_REG_2 : UInt, clock @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2_3_REG_2, free_list.io.renamed_values[2] @[src/main/scala/Frontend/rename.scala 355:42]
      connect renamed_RS2[3], renamed_RS2_3_REG_2 @[src/main/scala/Frontend/rename.scala 355:32]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS1, renamed_RS1[0] @[src/main/scala/Frontend/rename.scala 361:82]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS2, renamed_RS2[0] @[src/main/scala/Frontend/rename.scala 362:82]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS1, renamed_RS1[1] @[src/main/scala/Frontend/rename.scala 361:82]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS2, renamed_RS2[1] @[src/main/scala/Frontend/rename.scala 362:82]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS1, renamed_RS1[2] @[src/main/scala/Frontend/rename.scala 361:82]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS2, renamed_RS2[2] @[src/main/scala/Frontend/rename.scala 362:82]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS1, renamed_RS1[3] @[src/main/scala/Frontend/rename.scala 361:82]
    connect renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS2, renamed_RS2[3] @[src/main/scala/Frontend/rename.scala 362:82]
    reg renamed_decoded_fetch_packet_bits_RAT_index_REG : UInt, clock @[src/main/scala/Frontend/rename.scala 367:76]
    connect renamed_decoded_fetch_packet_bits_RAT_index_REG, RAT.io.active_checkpoint_value @[src/main/scala/Frontend/rename.scala 367:76]
    connect renamed_decoded_fetch_packet.bits.RAT_index, renamed_decoded_fetch_packet_bits_RAT_index_REG @[src/main/scala/Frontend/rename.scala 367:66]
    node restore_checkpoint = and(io.commit.valid, io.commit.bits.is_misprediction) @[src/main/scala/Frontend/rename.scala 374:55]
    node _free_checkpoint_T = eq(io.commit.bits.is_misprediction, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 376:58]
    node _free_checkpoint_T_1 = and(io.commit.valid, _free_checkpoint_T) @[src/main/scala/Frontend/rename.scala 376:55]
    node _free_checkpoint_T_2 = neq(io.commit.bits.br_type, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 376:118]
    node free_checkpoint = and(_free_checkpoint_T_1, _free_checkpoint_T_2) @[src/main/scala/Frontend/rename.scala 376:91]
    wire create_checkpoint : UInt<1> @[src/main/scala/Frontend/rename.scala 377:43]
    wire create_checkpoint_vec : UInt<1>[4] @[src/main/scala/Frontend/rename.scala 379:39]
    node _create_checkpoint_vec_0_T = and(io.decoded_fetch_packet.bits.decoded_instruction[0].needs_branch_unit, io.decoded_fetch_packet.bits.valid_bits[0]) @[src/main/scala/Frontend/rename.scala 381:107]
    node _create_checkpoint_vec_0_T_1 = and(_create_checkpoint_vec_0_T, fire) @[src/main/scala/Frontend/rename.scala 382:80]
    connect create_checkpoint_vec[0], _create_checkpoint_vec_0_T_1 @[src/main/scala/Frontend/rename.scala 381:34]
    node _create_checkpoint_vec_1_T = and(io.decoded_fetch_packet.bits.decoded_instruction[1].needs_branch_unit, io.decoded_fetch_packet.bits.valid_bits[1]) @[src/main/scala/Frontend/rename.scala 381:107]
    node _create_checkpoint_vec_1_T_1 = and(_create_checkpoint_vec_1_T, fire) @[src/main/scala/Frontend/rename.scala 382:80]
    connect create_checkpoint_vec[1], _create_checkpoint_vec_1_T_1 @[src/main/scala/Frontend/rename.scala 381:34]
    node _create_checkpoint_vec_2_T = and(io.decoded_fetch_packet.bits.decoded_instruction[2].needs_branch_unit, io.decoded_fetch_packet.bits.valid_bits[2]) @[src/main/scala/Frontend/rename.scala 381:107]
    node _create_checkpoint_vec_2_T_1 = and(_create_checkpoint_vec_2_T, fire) @[src/main/scala/Frontend/rename.scala 382:80]
    connect create_checkpoint_vec[2], _create_checkpoint_vec_2_T_1 @[src/main/scala/Frontend/rename.scala 381:34]
    node _create_checkpoint_vec_3_T = and(io.decoded_fetch_packet.bits.decoded_instruction[3].needs_branch_unit, io.decoded_fetch_packet.bits.valid_bits[3]) @[src/main/scala/Frontend/rename.scala 381:107]
    node _create_checkpoint_vec_3_T_1 = and(_create_checkpoint_vec_3_T, fire) @[src/main/scala/Frontend/rename.scala 382:80]
    connect create_checkpoint_vec[3], _create_checkpoint_vec_3_T_1 @[src/main/scala/Frontend/rename.scala 381:34]
    node _create_checkpoint_T = or(create_checkpoint_vec[0], create_checkpoint_vec[1]) @[src/main/scala/Frontend/rename.scala 386:57]
    node _create_checkpoint_T_1 = or(_create_checkpoint_T, create_checkpoint_vec[2]) @[src/main/scala/Frontend/rename.scala 386:57]
    node _create_checkpoint_T_2 = or(_create_checkpoint_T_1, create_checkpoint_vec[3]) @[src/main/scala/Frontend/rename.scala 386:57]
    connect create_checkpoint, _create_checkpoint_T_2 @[src/main/scala/Frontend/rename.scala 386:23]
    connect RAT.io.create_checkpoint, create_checkpoint @[src/main/scala/Frontend/rename.scala 389:40]
    connect RAT.io.restore_checkpoint, restore_checkpoint @[src/main/scala/Frontend/rename.scala 390:40]
    connect RAT.io.restore_checkpoint_value, io.commit.bits.RAT_index @[src/main/scala/Frontend/rename.scala 391:40]
    connect RAT.io.free_checkpoint, free_checkpoint @[src/main/scala/Frontend/rename.scala 392:40]
    inst renamed_decoded_fetch_packet_skid_buffer of Queue1_decoded_fetch_packet_1 @[src/main/scala/Frontend/rename.scala 397:58]
    connect renamed_decoded_fetch_packet_skid_buffer.clock, clock
    connect renamed_decoded_fetch_packet_skid_buffer.reset, reset
    connect renamed_decoded_fetch_packet_skid_buffer.io.enq, renamed_decoded_fetch_packet @[src/main/scala/Frontend/rename.scala 399:61]
    connect io.renamed_decoded_fetch_packet.bits, renamed_decoded_fetch_packet_skid_buffer.io.deq.bits @[src/main/scala/Frontend/rename.scala 400:61]
    connect io.renamed_decoded_fetch_packet.valid, renamed_decoded_fetch_packet_skid_buffer.io.deq.valid @[src/main/scala/Frontend/rename.scala 400:61]
    connect renamed_decoded_fetch_packet_skid_buffer.io.deq.ready, io.renamed_decoded_fetch_packet.ready @[src/main/scala/Frontend/rename.scala 400:61]
    connect renamed_decoded_fetch_packet_skid_buffer.io.flush, io.flush @[src/main/scala/Frontend/rename.scala 401:61]
    wire _ready_memory_WIRE : UInt<1>[66] @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[0], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[1], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[2], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[3], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[4], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[5], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[6], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[7], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[8], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[9], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[10], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[11], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[12], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[13], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[14], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[15], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[16], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[17], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[18], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[19], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[20], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[21], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[22], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[23], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[24], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[25], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[26], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[27], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[28], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[29], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[30], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[31], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[32], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[33], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[34], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[35], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[36], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[37], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[38], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[39], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[40], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[41], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[42], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[43], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[44], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[45], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[46], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[47], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[48], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[49], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[50], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[51], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[52], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[53], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[54], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[55], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[56], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[57], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[58], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[59], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[60], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[61], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[62], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[63], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[64], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    connect _ready_memory_WIRE[65], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 407:40]
    regreset ready_memory : UInt<1>[66], clock, reset, _ready_memory_WIRE @[src/main/scala/Frontend/rename.scala 407:32]
    wire comb_ready_bits : UInt<1>[66] @[src/main/scala/Frontend/rename.scala 415:31]
    connect comb_ready_bits[0], ready_memory[0] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[1], ready_memory[1] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[2], ready_memory[2] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[3], ready_memory[3] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[4], ready_memory[4] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[5], ready_memory[5] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[6], ready_memory[6] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[7], ready_memory[7] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[8], ready_memory[8] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[9], ready_memory[9] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[10], ready_memory[10] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[11], ready_memory[11] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[12], ready_memory[12] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[13], ready_memory[13] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[14], ready_memory[14] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[15], ready_memory[15] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[16], ready_memory[16] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[17], ready_memory[17] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[18], ready_memory[18] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[19], ready_memory[19] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[20], ready_memory[20] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[21], ready_memory[21] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[22], ready_memory[22] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[23], ready_memory[23] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[24], ready_memory[24] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[25], ready_memory[25] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[26], ready_memory[26] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[27], ready_memory[27] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[28], ready_memory[28] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[29], ready_memory[29] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[30], ready_memory[30] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[31], ready_memory[31] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[32], ready_memory[32] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[33], ready_memory[33] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[34], ready_memory[34] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[35], ready_memory[35] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[36], ready_memory[36] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[37], ready_memory[37] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[38], ready_memory[38] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[39], ready_memory[39] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[40], ready_memory[40] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[41], ready_memory[41] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[42], ready_memory[42] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[43], ready_memory[43] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[44], ready_memory[44] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[45], ready_memory[45] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[46], ready_memory[46] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[47], ready_memory[47] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[48], ready_memory[48] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[49], ready_memory[49] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[50], ready_memory[50] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[51], ready_memory[51] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[52], ready_memory[52] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[53], ready_memory[53] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[54], ready_memory[54] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[55], ready_memory[55] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[56], ready_memory[56] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[57], ready_memory[57] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[58], ready_memory[58] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[59], ready_memory[59] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[60], ready_memory[60] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[61], ready_memory[61] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[62], ready_memory[62] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[63], ready_memory[63] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[64], ready_memory[64] @[src/main/scala/Frontend/rename.scala 419:28]
    connect comb_ready_bits[65], ready_memory[65] @[src/main/scala/Frontend/rename.scala 419:28]
    node RD_valid = and(io.FU_outputs[0].valid, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Frontend/rename.scala 425:50]
    when RD_valid : @[src/main/scala/Frontend/rename.scala 427:23]
      connect comb_ready_bits[io.FU_outputs[0].bits.RD], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 428:37]
    node RD_valid_1 = and(io.FU_outputs[1].valid, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Frontend/rename.scala 425:50]
    when RD_valid_1 : @[src/main/scala/Frontend/rename.scala 427:23]
      connect comb_ready_bits[io.FU_outputs[1].bits.RD], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 428:37]
    node RD_valid_2 = and(io.FU_outputs[2].valid, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Frontend/rename.scala 425:50]
    when RD_valid_2 : @[src/main/scala/Frontend/rename.scala 427:23]
      connect comb_ready_bits[io.FU_outputs[2].bits.RD], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 428:37]
    node RD_valid_3 = and(io.FU_outputs[3].valid, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Frontend/rename.scala 425:50]
    when RD_valid_3 : @[src/main/scala/Frontend/rename.scala 427:23]
      connect comb_ready_bits[io.FU_outputs[3].bits.RD], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 428:37]
    node _T_36 = and(io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RD_valid, io.renamed_decoded_fetch_packet.valid) @[src/main/scala/Frontend/rename.scala 437:23]
    when _T_36 : @[src/main/scala/Frontend/rename.scala 437:64]
      connect comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RD], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 438:37]
    node _T_37 = and(io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RD_valid, io.renamed_decoded_fetch_packet.valid) @[src/main/scala/Frontend/rename.scala 437:23]
    when _T_37 : @[src/main/scala/Frontend/rename.scala 437:64]
      connect comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RD], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 438:37]
    node _T_38 = and(io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RD_valid, io.renamed_decoded_fetch_packet.valid) @[src/main/scala/Frontend/rename.scala 437:23]
    when _T_38 : @[src/main/scala/Frontend/rename.scala 437:64]
      connect comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RD], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 438:37]
    node _T_39 = and(io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RD_valid, io.renamed_decoded_fetch_packet.valid) @[src/main/scala/Frontend/rename.scala 437:23]
    when _T_39 : @[src/main/scala/Frontend/rename.scala 437:64]
      connect comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RD], UInt<1>(0h0) @[src/main/scala/Frontend/rename.scala 438:37]
    connect comb_ready_bits[0], UInt<1>(0h1) @[src/main/scala/Frontend/rename.scala 445:24]
    connect ready_memory[1], comb_ready_bits[1] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[2], comb_ready_bits[2] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[3], comb_ready_bits[3] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[4], comb_ready_bits[4] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[5], comb_ready_bits[5] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[6], comb_ready_bits[6] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[7], comb_ready_bits[7] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[8], comb_ready_bits[8] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[9], comb_ready_bits[9] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[10], comb_ready_bits[10] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[11], comb_ready_bits[11] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[12], comb_ready_bits[12] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[13], comb_ready_bits[13] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[14], comb_ready_bits[14] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[15], comb_ready_bits[15] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[16], comb_ready_bits[16] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[17], comb_ready_bits[17] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[18], comb_ready_bits[18] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[19], comb_ready_bits[19] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[20], comb_ready_bits[20] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[21], comb_ready_bits[21] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[22], comb_ready_bits[22] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[23], comb_ready_bits[23] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[24], comb_ready_bits[24] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[25], comb_ready_bits[25] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[26], comb_ready_bits[26] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[27], comb_ready_bits[27] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[28], comb_ready_bits[28] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[29], comb_ready_bits[29] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[30], comb_ready_bits[30] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[31], comb_ready_bits[31] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[32], comb_ready_bits[32] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[33], comb_ready_bits[33] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[34], comb_ready_bits[34] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[35], comb_ready_bits[35] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[36], comb_ready_bits[36] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[37], comb_ready_bits[37] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[38], comb_ready_bits[38] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[39], comb_ready_bits[39] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[40], comb_ready_bits[40] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[41], comb_ready_bits[41] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[42], comb_ready_bits[42] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[43], comb_ready_bits[43] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[44], comb_ready_bits[44] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[45], comb_ready_bits[45] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[46], comb_ready_bits[46] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[47], comb_ready_bits[47] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[48], comb_ready_bits[48] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[49], comb_ready_bits[49] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[50], comb_ready_bits[50] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[51], comb_ready_bits[51] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[52], comb_ready_bits[52] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[53], comb_ready_bits[53] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[54], comb_ready_bits[54] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[55], comb_ready_bits[55] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[56], comb_ready_bits[56] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[57], comb_ready_bits[57] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[58], comb_ready_bits[58] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[59], comb_ready_bits[59] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[60], comb_ready_bits[60] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[61], comb_ready_bits[61] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[62], comb_ready_bits[62] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[63], comb_ready_bits[63] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[64], comb_ready_bits[64] @[src/main/scala/Frontend/rename.scala 449:25]
    connect ready_memory[65], comb_ready_bits[65] @[src/main/scala/Frontend/rename.scala 449:25]
    wire initialReady : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/rename.scala 456:32]
    connect initialReady.RS1_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS1] @[src/main/scala/Frontend/rename.scala 457:32]
    connect initialReady.RS2_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS2] @[src/main/scala/Frontend/rename.scala 458:32]
    connect io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].ready_bits, initialReady @[src/main/scala/Frontend/rename.scala 459:80]
    wire initialReady_1 : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/rename.scala 456:32]
    connect initialReady_1.RS1_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS1] @[src/main/scala/Frontend/rename.scala 457:32]
    connect initialReady_1.RS2_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS2] @[src/main/scala/Frontend/rename.scala 458:32]
    connect io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].ready_bits, initialReady_1 @[src/main/scala/Frontend/rename.scala 459:80]
    wire initialReady_2 : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/rename.scala 456:32]
    connect initialReady_2.RS1_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS1] @[src/main/scala/Frontend/rename.scala 457:32]
    connect initialReady_2.RS2_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS2] @[src/main/scala/Frontend/rename.scala 458:32]
    connect io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].ready_bits, initialReady_2 @[src/main/scala/Frontend/rename.scala 459:80]
    wire initialReady_3 : { RS1_ready : UInt<1>, RS2_ready : UInt<1>} @[src/main/scala/Frontend/rename.scala 456:32]
    connect initialReady_3.RS1_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS1] @[src/main/scala/Frontend/rename.scala 457:32]
    connect initialReady_3.RS2_ready, comb_ready_bits[io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS2] @[src/main/scala/Frontend/rename.scala 458:32]
    connect io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].ready_bits, initialReady_3 @[src/main/scala/Frontend/rename.scala 459:80]
    inst predictions_out_skid_buffer of Queue1_FTQ_entry_2 @[src/main/scala/Frontend/rename.scala 465:45]
    connect predictions_out_skid_buffer.clock, clock
    connect predictions_out_skid_buffer.reset, reset
    wire predictions_out : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}} @[src/main/scala/Frontend/rename.scala 466:39]
    reg predictions_out_bits_REG : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}, clock @[src/main/scala/Frontend/rename.scala 468:39]
    connect predictions_out_bits_REG, io.predictions_in.bits @[src/main/scala/Frontend/rename.scala 468:39]
    connect predictions_out.bits, predictions_out_bits_REG @[src/main/scala/Frontend/rename.scala 468:29]
    reg predictions_out_valid_REG : UInt<1>, clock @[src/main/scala/Frontend/rename.scala 469:39]
    connect predictions_out_valid_REG, fire @[src/main/scala/Frontend/rename.scala 469:39]
    connect predictions_out.valid, predictions_out_valid_REG @[src/main/scala/Frontend/rename.scala 469:29]
    connect predictions_out_skid_buffer.io.enq, predictions_out @[src/main/scala/Frontend/rename.scala 471:57]
    connect io.predictions_out.bits, predictions_out_skid_buffer.io.deq.bits @[src/main/scala/Frontend/rename.scala 472:57]
    connect io.predictions_out.valid, predictions_out_skid_buffer.io.deq.valid @[src/main/scala/Frontend/rename.scala 472:57]
    connect predictions_out_skid_buffer.io.deq.ready, io.predictions_out.ready @[src/main/scala/Frontend/rename.scala 472:57]
    node _inputs_ready_T = eq(RAT.io.checkpoints_full, UInt<1>(0h0)) @[src/main/scala/Frontend/rename.scala 478:53]
    node _inputs_ready_T_1 = and(free_list.io.can_allocate, _inputs_ready_T) @[src/main/scala/Frontend/rename.scala 478:50]
    node _inputs_ready_T_2 = and(_inputs_ready_T_1, io.renamed_decoded_fetch_packet.ready) @[src/main/scala/Frontend/rename.scala 478:78]
    node inputs_ready = and(_inputs_ready_T_2, io.predictions_out.ready) @[src/main/scala/Frontend/rename.scala 478:119]
    connect io.decoded_fetch_packet.ready, inputs_ready @[src/main/scala/Frontend/rename.scala 480:57]
    connect io.predictions_in.ready, inputs_ready @[src/main/scala/Frontend/rename.scala 481:57]

  module frontend : @[src/main/scala/Frontend/frontend.scala 36:7]
    input clock : Clock @[src/main/scala/Frontend/frontend.scala 36:7]
    input reset : Reset @[src/main/scala/Frontend/frontend.scala 36:7]
    output io : { flip flush : UInt<1>, memory_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, flip memory_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, predictions : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, renamed_decoded_fetch_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, flip FU_outputs : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}[4], revert : { valid : UInt<1>, bits : { PC : UInt<32>}}} @[src/main/scala/Frontend/frontend.scala 45:16]

    inst instruction_fetch of instruction_fetch @[src/main/scala/Frontend/frontend.scala 76:37]
    connect instruction_fetch.clock, clock
    connect instruction_fetch.reset, reset
    inst decoders of fetch_packet_decoder @[src/main/scala/Frontend/frontend.scala 77:37]
    connect decoders.clock, clock
    connect decoders.reset, reset
    inst instruction_queue of Q_3 @[src/main/scala/Frontend/frontend.scala 79:37]
    connect instruction_queue.clock, clock
    connect instruction_queue.reset, reset
    inst FTQ_queue of Q_4 @[src/main/scala/Frontend/frontend.scala 80:37]
    connect FTQ_queue.clock, clock
    connect FTQ_queue.reset, reset
    inst rename of rename @[src/main/scala/Frontend/frontend.scala 82:37]
    connect rename.clock, clock
    connect rename.reset, reset
    node flush = and(io.commit.bits.is_misprediction, io.commit.valid) @[src/main/scala/Frontend/frontend.scala 84:49]
    connect io.revert, instruction_fetch.io.revert @[src/main/scala/Frontend/frontend.scala 87:15]
    connect instruction_fetch.io.commit, io.commit @[src/main/scala/Frontend/frontend.scala 94:47]
    connect instruction_fetch.io.memory_response, io.memory_response @[src/main/scala/Frontend/frontend.scala 95:47]
    connect io.memory_request.bits, instruction_fetch.io.memory_request.bits @[src/main/scala/Frontend/frontend.scala 96:47]
    connect io.memory_request.valid, instruction_fetch.io.memory_request.valid @[src/main/scala/Frontend/frontend.scala 96:47]
    connect instruction_fetch.io.memory_request.ready, io.memory_request.ready @[src/main/scala/Frontend/frontend.scala 96:47]
    connect instruction_fetch.io.flush, io.flush @[src/main/scala/Frontend/frontend.scala 98:47]
    connect decoders.io.fetch_packet, instruction_fetch.io.fetch_packet @[src/main/scala/Frontend/frontend.scala 104:30]
    node _decoders_io_decoded_fetch_packet_ready_T = and(FTQ_queue.io.in.ready, instruction_queue.io.in.ready) @[src/main/scala/Frontend/frontend.scala 105:69]
    connect decoders.io.decoded_fetch_packet.ready, _decoders_io_decoded_fetch_packet_ready_T @[src/main/scala/Frontend/frontend.scala 105:44]
    connect decoders.io.flush, io.flush @[src/main/scala/Frontend/frontend.scala 110:23]
    connect decoders.io.predictions_in, instruction_fetch.io.predictions @[src/main/scala/Frontend/frontend.scala 111:32]
    connect FTQ_queue.io.in, decoders.io.predictions_out @[src/main/scala/Frontend/frontend.scala 116:21]
    node _FTQ_queue_io_in_valid_T = and(decoders.io.predictions_out.valid, instruction_queue.io.in.ready) @[src/main/scala/Frontend/frontend.scala 117:64]
    connect FTQ_queue.io.in.valid, _FTQ_queue_io_in_valid_T @[src/main/scala/Frontend/frontend.scala 117:27]
    connect FTQ_queue.io.flush, io.flush @[src/main/scala/Frontend/frontend.scala 119:24]
    connect instruction_queue.io.flush, flush @[src/main/scala/Frontend/frontend.scala 124:32]
    connect rename.io.FU_outputs[0], io.FU_outputs[0] @[src/main/scala/Frontend/frontend.scala 126:36]
    connect rename.io.FU_outputs[1], io.FU_outputs[1] @[src/main/scala/Frontend/frontend.scala 126:36]
    connect rename.io.FU_outputs[2], io.FU_outputs[2] @[src/main/scala/Frontend/frontend.scala 126:36]
    connect rename.io.FU_outputs[3], io.FU_outputs[3] @[src/main/scala/Frontend/frontend.scala 126:36]
    connect rename.io.flush, io.flush @[src/main/scala/Frontend/frontend.scala 127:36]
    connect rename.io.commit, io.commit @[src/main/scala/Frontend/frontend.scala 128:36]
    connect rename.io.predictions_in, FTQ_queue.io.out @[src/main/scala/Frontend/frontend.scala 129:36]
    connect io.predictions.bits, rename.io.predictions_out.bits @[src/main/scala/Frontend/frontend.scala 130:36]
    connect io.predictions.valid, rename.io.predictions_out.valid @[src/main/scala/Frontend/frontend.scala 130:36]
    connect rename.io.predictions_out.ready, io.predictions.ready @[src/main/scala/Frontend/frontend.scala 130:36]
    connect io.renamed_decoded_fetch_packet.bits, rename.io.renamed_decoded_fetch_packet.bits @[src/main/scala/Frontend/frontend.scala 135:37]
    connect io.renamed_decoded_fetch_packet.valid, rename.io.renamed_decoded_fetch_packet.valid @[src/main/scala/Frontend/frontend.scala 135:37]
    connect rename.io.renamed_decoded_fetch_packet.ready, io.renamed_decoded_fetch_packet.ready @[src/main/scala/Frontend/frontend.scala 135:37]
    connect instruction_queue.io.in, decoders.io.decoded_fetch_packet @[src/main/scala/Frontend/frontend.scala 141:37]
    node _instruction_queue_io_in_valid_T = and(decoders.io.decoded_fetch_packet.valid, FTQ_queue.io.in.ready) @[src/main/scala/Frontend/frontend.scala 142:79]
    connect instruction_queue.io.in.valid, _instruction_queue_io_in_valid_T @[src/main/scala/Frontend/frontend.scala 142:37]
    connect instruction_queue.io.flush, io.flush @[src/main/scala/Frontend/frontend.scala 143:37]
    connect rename.io.decoded_fetch_packet, instruction_queue.io.out @[src/main/scala/Frontend/frontend.scala 146:36]

  module RS : @[src/main/scala/Backend/RS.scala 43:7]
    input clock : Clock @[src/main/scala/Backend/RS.scala 43:7]
    input reset : Reset @[src/main/scala/Backend/RS.scala 43:7]
    output io : { flip flush : UInt<1>, flip backend_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}[4], flip FU_outputs : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}[4], flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, RF_inputs : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}[3]} @[src/main/scala/Backend/RS.scala 49:16]

    wire _reservation_station_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_1 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_1.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_2 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_2.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_3 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_3.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_4 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_4.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_5 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_5.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_6 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_6.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_7 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_7.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_8 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_8.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_9 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_9.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_10 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_10.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_11 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_11.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_12 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_12.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_13 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_13.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_14 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_14.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_15 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    connect _reservation_station_WIRE_15.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 77:79]
    wire _reservation_station_WIRE_16 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>}[16] @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[0], _reservation_station_WIRE @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[1], _reservation_station_WIRE_1 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[2], _reservation_station_WIRE_2 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[3], _reservation_station_WIRE_3 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[4], _reservation_station_WIRE_4 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[5], _reservation_station_WIRE_5 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[6], _reservation_station_WIRE_6 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[7], _reservation_station_WIRE_7 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[8], _reservation_station_WIRE_8 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[9], _reservation_station_WIRE_9 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[10], _reservation_station_WIRE_10 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[11], _reservation_station_WIRE_11 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[12], _reservation_station_WIRE_12 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[13], _reservation_station_WIRE_13 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[14], _reservation_station_WIRE_14 @[src/main/scala/Backend/RS.scala 77:46]
    connect _reservation_station_WIRE_16[15], _reservation_station_WIRE_15 @[src/main/scala/Backend/RS.scala 77:46]
    regreset reservation_station : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>}[16], clock, reset, _reservation_station_WIRE_16 @[src/main/scala/Backend/RS.scala 77:38]
    node validUInt_lo_lo_lo = cat(reservation_station[1].valid, reservation_station[0].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_lo_lo_hi = cat(reservation_station[3].valid, reservation_station[2].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_lo_lo = cat(validUInt_lo_lo_hi, validUInt_lo_lo_lo) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_lo_hi_lo = cat(reservation_station[5].valid, reservation_station[4].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_lo_hi_hi = cat(reservation_station[7].valid, reservation_station[6].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_lo_hi = cat(validUInt_lo_hi_hi, validUInt_lo_hi_lo) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_lo = cat(validUInt_lo_hi, validUInt_lo_lo) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_hi_lo_lo = cat(reservation_station[9].valid, reservation_station[8].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_hi_lo_hi = cat(reservation_station[11].valid, reservation_station[10].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_hi_lo = cat(validUInt_hi_lo_hi, validUInt_hi_lo_lo) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_hi_hi_lo = cat(reservation_station[13].valid, reservation_station[12].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_hi_hi_hi = cat(reservation_station[15].valid, reservation_station[14].valid) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_hi_hi = cat(validUInt_hi_hi_hi, validUInt_hi_hi_lo) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt_hi = cat(validUInt_hi_hi, validUInt_hi_lo) @[src/main/scala/Backend/RS.scala 83:24]
    node validUInt = cat(validUInt_hi, validUInt_lo) @[src/main/scala/Backend/RS.scala 83:24]
    node _allocate_index_T = not(validUInt) @[src/main/scala/Backend/RS.scala 84:39]
    wire allocate_index : UInt<16>[4] @[src/main/scala/utils.scala 42:20]
    node _allocate_index_sels_0_T = bits(_allocate_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_1 = bits(_allocate_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_2 = bits(_allocate_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_3 = bits(_allocate_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_4 = bits(_allocate_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_5 = bits(_allocate_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_6 = bits(_allocate_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_7 = bits(_allocate_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_8 = bits(_allocate_index_T, 8, 8) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_9 = bits(_allocate_index_T, 9, 9) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_10 = bits(_allocate_index_T, 10, 10) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_11 = bits(_allocate_index_T, 11, 11) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_12 = bits(_allocate_index_T, 12, 12) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_13 = bits(_allocate_index_T, 13, 13) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_14 = bits(_allocate_index_T, 14, 14) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_15 = bits(_allocate_index_T, 15, 15) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_0_T_16 = mux(_allocate_index_sels_0_T_15, UInt<16>(0h8000), UInt<16>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_17 = mux(_allocate_index_sels_0_T_14, UInt<16>(0h4000), _allocate_index_sels_0_T_16) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_18 = mux(_allocate_index_sels_0_T_13, UInt<16>(0h2000), _allocate_index_sels_0_T_17) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_19 = mux(_allocate_index_sels_0_T_12, UInt<16>(0h1000), _allocate_index_sels_0_T_18) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_20 = mux(_allocate_index_sels_0_T_11, UInt<16>(0h800), _allocate_index_sels_0_T_19) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_21 = mux(_allocate_index_sels_0_T_10, UInt<16>(0h400), _allocate_index_sels_0_T_20) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_22 = mux(_allocate_index_sels_0_T_9, UInt<16>(0h200), _allocate_index_sels_0_T_21) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_23 = mux(_allocate_index_sels_0_T_8, UInt<16>(0h100), _allocate_index_sels_0_T_22) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_24 = mux(_allocate_index_sels_0_T_7, UInt<16>(0h80), _allocate_index_sels_0_T_23) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_25 = mux(_allocate_index_sels_0_T_6, UInt<16>(0h40), _allocate_index_sels_0_T_24) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_26 = mux(_allocate_index_sels_0_T_5, UInt<16>(0h20), _allocate_index_sels_0_T_25) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_27 = mux(_allocate_index_sels_0_T_4, UInt<16>(0h10), _allocate_index_sels_0_T_26) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_28 = mux(_allocate_index_sels_0_T_3, UInt<16>(0h8), _allocate_index_sels_0_T_27) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_29 = mux(_allocate_index_sels_0_T_2, UInt<16>(0h4), _allocate_index_sels_0_T_28) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_30 = mux(_allocate_index_sels_0_T_1, UInt<16>(0h2), _allocate_index_sels_0_T_29) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_0_T_31 = mux(_allocate_index_sels_0_T, UInt<16>(0h1), _allocate_index_sels_0_T_30) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect allocate_index[0], _allocate_index_sels_0_T_31 @[src/main/scala/utils.scala 48:15]
    node _allocate_index_T_1 = not(allocate_index[0]) @[src/main/scala/utils.scala 49:21]
    node _allocate_index_T_2 = and(_allocate_index_T, _allocate_index_T_1) @[src/main/scala/utils.scala 49:19]
    node _allocate_index_sels_1_T = bits(_allocate_index_T_2, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_1 = bits(_allocate_index_T_2, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_2 = bits(_allocate_index_T_2, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_3 = bits(_allocate_index_T_2, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_4 = bits(_allocate_index_T_2, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_5 = bits(_allocate_index_T_2, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_6 = bits(_allocate_index_T_2, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_7 = bits(_allocate_index_T_2, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_8 = bits(_allocate_index_T_2, 8, 8) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_9 = bits(_allocate_index_T_2, 9, 9) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_10 = bits(_allocate_index_T_2, 10, 10) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_11 = bits(_allocate_index_T_2, 11, 11) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_12 = bits(_allocate_index_T_2, 12, 12) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_13 = bits(_allocate_index_T_2, 13, 13) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_14 = bits(_allocate_index_T_2, 14, 14) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_15 = bits(_allocate_index_T_2, 15, 15) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_1_T_16 = mux(_allocate_index_sels_1_T_15, UInt<16>(0h8000), UInt<16>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_17 = mux(_allocate_index_sels_1_T_14, UInt<16>(0h4000), _allocate_index_sels_1_T_16) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_18 = mux(_allocate_index_sels_1_T_13, UInt<16>(0h2000), _allocate_index_sels_1_T_17) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_19 = mux(_allocate_index_sels_1_T_12, UInt<16>(0h1000), _allocate_index_sels_1_T_18) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_20 = mux(_allocate_index_sels_1_T_11, UInt<16>(0h800), _allocate_index_sels_1_T_19) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_21 = mux(_allocate_index_sels_1_T_10, UInt<16>(0h400), _allocate_index_sels_1_T_20) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_22 = mux(_allocate_index_sels_1_T_9, UInt<16>(0h200), _allocate_index_sels_1_T_21) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_23 = mux(_allocate_index_sels_1_T_8, UInt<16>(0h100), _allocate_index_sels_1_T_22) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_24 = mux(_allocate_index_sels_1_T_7, UInt<16>(0h80), _allocate_index_sels_1_T_23) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_25 = mux(_allocate_index_sels_1_T_6, UInt<16>(0h40), _allocate_index_sels_1_T_24) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_26 = mux(_allocate_index_sels_1_T_5, UInt<16>(0h20), _allocate_index_sels_1_T_25) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_27 = mux(_allocate_index_sels_1_T_4, UInt<16>(0h10), _allocate_index_sels_1_T_26) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_28 = mux(_allocate_index_sels_1_T_3, UInt<16>(0h8), _allocate_index_sels_1_T_27) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_29 = mux(_allocate_index_sels_1_T_2, UInt<16>(0h4), _allocate_index_sels_1_T_28) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_30 = mux(_allocate_index_sels_1_T_1, UInt<16>(0h2), _allocate_index_sels_1_T_29) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_1_T_31 = mux(_allocate_index_sels_1_T, UInt<16>(0h1), _allocate_index_sels_1_T_30) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect allocate_index[1], _allocate_index_sels_1_T_31 @[src/main/scala/utils.scala 48:15]
    node _allocate_index_T_3 = not(allocate_index[1]) @[src/main/scala/utils.scala 49:21]
    node _allocate_index_T_4 = and(_allocate_index_T_2, _allocate_index_T_3) @[src/main/scala/utils.scala 49:19]
    node _allocate_index_sels_2_T = bits(_allocate_index_T_4, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_1 = bits(_allocate_index_T_4, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_2 = bits(_allocate_index_T_4, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_3 = bits(_allocate_index_T_4, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_4 = bits(_allocate_index_T_4, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_5 = bits(_allocate_index_T_4, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_6 = bits(_allocate_index_T_4, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_7 = bits(_allocate_index_T_4, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_8 = bits(_allocate_index_T_4, 8, 8) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_9 = bits(_allocate_index_T_4, 9, 9) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_10 = bits(_allocate_index_T_4, 10, 10) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_11 = bits(_allocate_index_T_4, 11, 11) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_12 = bits(_allocate_index_T_4, 12, 12) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_13 = bits(_allocate_index_T_4, 13, 13) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_14 = bits(_allocate_index_T_4, 14, 14) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_15 = bits(_allocate_index_T_4, 15, 15) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_2_T_16 = mux(_allocate_index_sels_2_T_15, UInt<16>(0h8000), UInt<16>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_17 = mux(_allocate_index_sels_2_T_14, UInt<16>(0h4000), _allocate_index_sels_2_T_16) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_18 = mux(_allocate_index_sels_2_T_13, UInt<16>(0h2000), _allocate_index_sels_2_T_17) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_19 = mux(_allocate_index_sels_2_T_12, UInt<16>(0h1000), _allocate_index_sels_2_T_18) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_20 = mux(_allocate_index_sels_2_T_11, UInt<16>(0h800), _allocate_index_sels_2_T_19) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_21 = mux(_allocate_index_sels_2_T_10, UInt<16>(0h400), _allocate_index_sels_2_T_20) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_22 = mux(_allocate_index_sels_2_T_9, UInt<16>(0h200), _allocate_index_sels_2_T_21) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_23 = mux(_allocate_index_sels_2_T_8, UInt<16>(0h100), _allocate_index_sels_2_T_22) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_24 = mux(_allocate_index_sels_2_T_7, UInt<16>(0h80), _allocate_index_sels_2_T_23) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_25 = mux(_allocate_index_sels_2_T_6, UInt<16>(0h40), _allocate_index_sels_2_T_24) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_26 = mux(_allocate_index_sels_2_T_5, UInt<16>(0h20), _allocate_index_sels_2_T_25) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_27 = mux(_allocate_index_sels_2_T_4, UInt<16>(0h10), _allocate_index_sels_2_T_26) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_28 = mux(_allocate_index_sels_2_T_3, UInt<16>(0h8), _allocate_index_sels_2_T_27) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_29 = mux(_allocate_index_sels_2_T_2, UInt<16>(0h4), _allocate_index_sels_2_T_28) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_30 = mux(_allocate_index_sels_2_T_1, UInt<16>(0h2), _allocate_index_sels_2_T_29) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_2_T_31 = mux(_allocate_index_sels_2_T, UInt<16>(0h1), _allocate_index_sels_2_T_30) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect allocate_index[2], _allocate_index_sels_2_T_31 @[src/main/scala/utils.scala 48:15]
    node _allocate_index_T_5 = not(allocate_index[2]) @[src/main/scala/utils.scala 49:21]
    node _allocate_index_T_6 = and(_allocate_index_T_4, _allocate_index_T_5) @[src/main/scala/utils.scala 49:19]
    node _allocate_index_sels_3_T = bits(_allocate_index_T_6, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_1 = bits(_allocate_index_T_6, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_2 = bits(_allocate_index_T_6, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_3 = bits(_allocate_index_T_6, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_4 = bits(_allocate_index_T_6, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_5 = bits(_allocate_index_T_6, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_6 = bits(_allocate_index_T_6, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_7 = bits(_allocate_index_T_6, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_8 = bits(_allocate_index_T_6, 8, 8) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_9 = bits(_allocate_index_T_6, 9, 9) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_10 = bits(_allocate_index_T_6, 10, 10) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_11 = bits(_allocate_index_T_6, 11, 11) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_12 = bits(_allocate_index_T_6, 12, 12) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_13 = bits(_allocate_index_T_6, 13, 13) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_14 = bits(_allocate_index_T_6, 14, 14) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_15 = bits(_allocate_index_T_6, 15, 15) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _allocate_index_sels_3_T_16 = mux(_allocate_index_sels_3_T_15, UInt<16>(0h8000), UInt<16>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_17 = mux(_allocate_index_sels_3_T_14, UInt<16>(0h4000), _allocate_index_sels_3_T_16) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_18 = mux(_allocate_index_sels_3_T_13, UInt<16>(0h2000), _allocate_index_sels_3_T_17) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_19 = mux(_allocate_index_sels_3_T_12, UInt<16>(0h1000), _allocate_index_sels_3_T_18) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_20 = mux(_allocate_index_sels_3_T_11, UInt<16>(0h800), _allocate_index_sels_3_T_19) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_21 = mux(_allocate_index_sels_3_T_10, UInt<16>(0h400), _allocate_index_sels_3_T_20) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_22 = mux(_allocate_index_sels_3_T_9, UInt<16>(0h200), _allocate_index_sels_3_T_21) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_23 = mux(_allocate_index_sels_3_T_8, UInt<16>(0h100), _allocate_index_sels_3_T_22) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_24 = mux(_allocate_index_sels_3_T_7, UInt<16>(0h80), _allocate_index_sels_3_T_23) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_25 = mux(_allocate_index_sels_3_T_6, UInt<16>(0h40), _allocate_index_sels_3_T_24) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_26 = mux(_allocate_index_sels_3_T_5, UInt<16>(0h20), _allocate_index_sels_3_T_25) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_27 = mux(_allocate_index_sels_3_T_4, UInt<16>(0h10), _allocate_index_sels_3_T_26) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_28 = mux(_allocate_index_sels_3_T_3, UInt<16>(0h8), _allocate_index_sels_3_T_27) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_29 = mux(_allocate_index_sels_3_T_2, UInt<16>(0h4), _allocate_index_sels_3_T_28) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_30 = mux(_allocate_index_sels_3_T_1, UInt<16>(0h2), _allocate_index_sels_3_T_29) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _allocate_index_sels_3_T_31 = mux(_allocate_index_sels_3_T, UInt<16>(0h1), _allocate_index_sels_3_T_30) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect allocate_index[3], _allocate_index_sels_3_T_31 @[src/main/scala/utils.scala 48:15]
    node _allocate_index_T_7 = not(allocate_index[3]) @[src/main/scala/utils.scala 49:21]
    node _allocate_index_T_8 = and(_allocate_index_T_6, _allocate_index_T_7) @[src/main/scala/utils.scala 49:19]
    when io.backend_packet[0].valid : @[src/main/scala/Backend/RS.scala 89:41]
      node allocateIndexBinary_hi = bits(allocate_index[0], 15, 8) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo = bits(allocate_index[0], 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T = orr(allocateIndexBinary_hi) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_1 = or(allocateIndexBinary_hi, allocateIndexBinary_lo) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_1 = bits(_allocateIndexBinary_T_1, 7, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_1 = bits(_allocateIndexBinary_T_1, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_2 = orr(allocateIndexBinary_hi_1) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_3 = or(allocateIndexBinary_hi_1, allocateIndexBinary_lo_1) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_2 = bits(_allocateIndexBinary_T_3, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_2 = bits(_allocateIndexBinary_T_3, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_4 = orr(allocateIndexBinary_hi_2) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_5 = or(allocateIndexBinary_hi_2, allocateIndexBinary_lo_2) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node _allocateIndexBinary_T_6 = bits(_allocateIndexBinary_T_5, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
      node _allocateIndexBinary_T_7 = cat(_allocateIndexBinary_T_4, _allocateIndexBinary_T_6) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node _allocateIndexBinary_T_8 = cat(_allocateIndexBinary_T_2, _allocateIndexBinary_T_7) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node allocateIndexBinary = cat(_allocateIndexBinary_T, _allocateIndexBinary_T_8) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      connect reservation_station[allocateIndexBinary].decoded_instruction, io.backend_packet[0].bits @[src/main/scala/Backend/RS.scala 91:74]
      connect reservation_station[allocateIndexBinary].valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 92:62]
    when io.backend_packet[1].valid : @[src/main/scala/Backend/RS.scala 89:41]
      node allocateIndexBinary_hi_3 = bits(allocate_index[1], 15, 8) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_3 = bits(allocate_index[1], 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_9 = orr(allocateIndexBinary_hi_3) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_10 = or(allocateIndexBinary_hi_3, allocateIndexBinary_lo_3) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_4 = bits(_allocateIndexBinary_T_10, 7, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_4 = bits(_allocateIndexBinary_T_10, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_11 = orr(allocateIndexBinary_hi_4) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_12 = or(allocateIndexBinary_hi_4, allocateIndexBinary_lo_4) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_5 = bits(_allocateIndexBinary_T_12, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_5 = bits(_allocateIndexBinary_T_12, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_13 = orr(allocateIndexBinary_hi_5) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_14 = or(allocateIndexBinary_hi_5, allocateIndexBinary_lo_5) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node _allocateIndexBinary_T_15 = bits(_allocateIndexBinary_T_14, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
      node _allocateIndexBinary_T_16 = cat(_allocateIndexBinary_T_13, _allocateIndexBinary_T_15) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node _allocateIndexBinary_T_17 = cat(_allocateIndexBinary_T_11, _allocateIndexBinary_T_16) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node allocateIndexBinary_1 = cat(_allocateIndexBinary_T_9, _allocateIndexBinary_T_17) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      connect reservation_station[allocateIndexBinary_1].decoded_instruction, io.backend_packet[1].bits @[src/main/scala/Backend/RS.scala 91:74]
      connect reservation_station[allocateIndexBinary_1].valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 92:62]
    when io.backend_packet[2].valid : @[src/main/scala/Backend/RS.scala 89:41]
      node allocateIndexBinary_hi_6 = bits(allocate_index[2], 15, 8) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_6 = bits(allocate_index[2], 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_18 = orr(allocateIndexBinary_hi_6) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_19 = or(allocateIndexBinary_hi_6, allocateIndexBinary_lo_6) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_7 = bits(_allocateIndexBinary_T_19, 7, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_7 = bits(_allocateIndexBinary_T_19, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_20 = orr(allocateIndexBinary_hi_7) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_21 = or(allocateIndexBinary_hi_7, allocateIndexBinary_lo_7) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_8 = bits(_allocateIndexBinary_T_21, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_8 = bits(_allocateIndexBinary_T_21, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_22 = orr(allocateIndexBinary_hi_8) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_23 = or(allocateIndexBinary_hi_8, allocateIndexBinary_lo_8) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node _allocateIndexBinary_T_24 = bits(_allocateIndexBinary_T_23, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
      node _allocateIndexBinary_T_25 = cat(_allocateIndexBinary_T_22, _allocateIndexBinary_T_24) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node _allocateIndexBinary_T_26 = cat(_allocateIndexBinary_T_20, _allocateIndexBinary_T_25) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node allocateIndexBinary_2 = cat(_allocateIndexBinary_T_18, _allocateIndexBinary_T_26) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      connect reservation_station[allocateIndexBinary_2].decoded_instruction, io.backend_packet[2].bits @[src/main/scala/Backend/RS.scala 91:74]
      connect reservation_station[allocateIndexBinary_2].valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 92:62]
    when io.backend_packet[3].valid : @[src/main/scala/Backend/RS.scala 89:41]
      node allocateIndexBinary_hi_9 = bits(allocate_index[3], 15, 8) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_9 = bits(allocate_index[3], 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_27 = orr(allocateIndexBinary_hi_9) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_28 = or(allocateIndexBinary_hi_9, allocateIndexBinary_lo_9) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_10 = bits(_allocateIndexBinary_T_28, 7, 4) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_10 = bits(_allocateIndexBinary_T_28, 3, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_29 = orr(allocateIndexBinary_hi_10) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_30 = or(allocateIndexBinary_hi_10, allocateIndexBinary_lo_10) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node allocateIndexBinary_hi_11 = bits(_allocateIndexBinary_T_30, 3, 2) @[src/main/scala/chisel3/util/OneHot.scala 30:18]
      node allocateIndexBinary_lo_11 = bits(_allocateIndexBinary_T_30, 1, 0) @[src/main/scala/chisel3/util/OneHot.scala 31:18]
      node _allocateIndexBinary_T_31 = orr(allocateIndexBinary_hi_11) @[src/main/scala/chisel3/util/OneHot.scala 32:14]
      node _allocateIndexBinary_T_32 = or(allocateIndexBinary_hi_11, allocateIndexBinary_lo_11) @[src/main/scala/chisel3/util/OneHot.scala 32:28]
      node _allocateIndexBinary_T_33 = bits(_allocateIndexBinary_T_32, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
      node _allocateIndexBinary_T_34 = cat(_allocateIndexBinary_T_31, _allocateIndexBinary_T_33) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node _allocateIndexBinary_T_35 = cat(_allocateIndexBinary_T_29, _allocateIndexBinary_T_34) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      node allocateIndexBinary_3 = cat(_allocateIndexBinary_T_27, _allocateIndexBinary_T_35) @[src/main/scala/chisel3/util/OneHot.scala 32:10]
      connect reservation_station[allocateIndexBinary_3].decoded_instruction, io.backend_packet[3].bits @[src/main/scala/Backend/RS.scala 91:74]
      connect reservation_station[allocateIndexBinary_3].valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 92:62]
    wire RS1_match : UInt<1>[16] @[src/main/scala/Backend/RS.scala 104:25]
    wire RS2_match : UInt<1>[16] @[src/main/scala/Backend/RS.scala 105:25]
    node _T = eq(io.FU_outputs[0].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_1 = and(_T, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_2 = and(_T_1, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_3 = or(UInt<1>(0h0), _T_2) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_4 = eq(io.FU_outputs[1].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_5 = and(_T_4, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_6 = and(_T_5, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_7 = or(_T_3, _T_6) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_8 = eq(io.FU_outputs[2].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_9 = and(_T_8, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_10 = and(_T_9, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_11 = or(_T_7, _T_10) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_12 = eq(io.FU_outputs[3].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_13 = and(_T_12, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_14 = and(_T_13, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_15 = or(_T_11, _T_14) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_16 = eq(io.FU_outputs[0].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_17 = and(_T_16, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_18 = and(_T_17, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_19 = or(UInt<1>(0h0), _T_18) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_20 = eq(io.FU_outputs[1].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_21 = and(_T_20, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_22 = and(_T_21, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_23 = or(_T_19, _T_22) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_24 = eq(io.FU_outputs[2].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_25 = and(_T_24, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_26 = and(_T_25, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_27 = or(_T_23, _T_26) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_28 = eq(io.FU_outputs[3].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_29 = and(_T_28, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_30 = and(_T_29, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_31 = or(_T_27, _T_30) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[0], _T_15 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[0], _T_31 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_32 = eq(io.FU_outputs[0].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_33 = and(_T_32, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_34 = and(_T_33, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_35 = or(UInt<1>(0h0), _T_34) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_36 = eq(io.FU_outputs[1].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_37 = and(_T_36, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_38 = and(_T_37, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_39 = or(_T_35, _T_38) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_40 = eq(io.FU_outputs[2].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_41 = and(_T_40, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_42 = and(_T_41, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_43 = or(_T_39, _T_42) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_44 = eq(io.FU_outputs[3].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_45 = and(_T_44, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_46 = and(_T_45, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_47 = or(_T_43, _T_46) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_48 = eq(io.FU_outputs[0].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_49 = and(_T_48, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_50 = and(_T_49, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_51 = or(UInt<1>(0h0), _T_50) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_52 = eq(io.FU_outputs[1].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_53 = and(_T_52, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_54 = and(_T_53, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_55 = or(_T_51, _T_54) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_56 = eq(io.FU_outputs[2].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_57 = and(_T_56, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_58 = and(_T_57, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_59 = or(_T_55, _T_58) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_60 = eq(io.FU_outputs[3].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_61 = and(_T_60, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_62 = and(_T_61, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_63 = or(_T_59, _T_62) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[1], _T_47 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[1], _T_63 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_64 = eq(io.FU_outputs[0].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_65 = and(_T_64, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_66 = and(_T_65, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_67 = or(UInt<1>(0h0), _T_66) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_68 = eq(io.FU_outputs[1].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_69 = and(_T_68, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_70 = and(_T_69, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_71 = or(_T_67, _T_70) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_72 = eq(io.FU_outputs[2].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_73 = and(_T_72, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_74 = and(_T_73, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_75 = or(_T_71, _T_74) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_76 = eq(io.FU_outputs[3].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_77 = and(_T_76, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_78 = and(_T_77, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_79 = or(_T_75, _T_78) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_80 = eq(io.FU_outputs[0].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_81 = and(_T_80, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_82 = and(_T_81, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_83 = or(UInt<1>(0h0), _T_82) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_84 = eq(io.FU_outputs[1].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_85 = and(_T_84, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_86 = and(_T_85, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_87 = or(_T_83, _T_86) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_88 = eq(io.FU_outputs[2].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_89 = and(_T_88, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_90 = and(_T_89, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_91 = or(_T_87, _T_90) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_92 = eq(io.FU_outputs[3].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_93 = and(_T_92, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_94 = and(_T_93, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_95 = or(_T_91, _T_94) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[2], _T_79 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[2], _T_95 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_96 = eq(io.FU_outputs[0].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_97 = and(_T_96, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_98 = and(_T_97, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_99 = or(UInt<1>(0h0), _T_98) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_100 = eq(io.FU_outputs[1].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_101 = and(_T_100, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_102 = and(_T_101, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_103 = or(_T_99, _T_102) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_104 = eq(io.FU_outputs[2].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_105 = and(_T_104, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_106 = and(_T_105, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_107 = or(_T_103, _T_106) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_108 = eq(io.FU_outputs[3].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_109 = and(_T_108, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_110 = and(_T_109, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_111 = or(_T_107, _T_110) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_112 = eq(io.FU_outputs[0].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_113 = and(_T_112, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_114 = and(_T_113, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_115 = or(UInt<1>(0h0), _T_114) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_116 = eq(io.FU_outputs[1].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_117 = and(_T_116, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_118 = and(_T_117, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_119 = or(_T_115, _T_118) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_120 = eq(io.FU_outputs[2].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_121 = and(_T_120, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_122 = and(_T_121, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_123 = or(_T_119, _T_122) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_124 = eq(io.FU_outputs[3].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_125 = and(_T_124, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_126 = and(_T_125, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_127 = or(_T_123, _T_126) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[3], _T_111 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[3], _T_127 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_128 = eq(io.FU_outputs[0].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_129 = and(_T_128, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_130 = and(_T_129, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_131 = or(UInt<1>(0h0), _T_130) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_132 = eq(io.FU_outputs[1].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_133 = and(_T_132, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_134 = and(_T_133, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_135 = or(_T_131, _T_134) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_136 = eq(io.FU_outputs[2].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_137 = and(_T_136, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_138 = and(_T_137, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_139 = or(_T_135, _T_138) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_140 = eq(io.FU_outputs[3].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_141 = and(_T_140, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_142 = and(_T_141, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_143 = or(_T_139, _T_142) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_144 = eq(io.FU_outputs[0].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_145 = and(_T_144, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_146 = and(_T_145, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_147 = or(UInt<1>(0h0), _T_146) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_148 = eq(io.FU_outputs[1].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_149 = and(_T_148, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_150 = and(_T_149, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_151 = or(_T_147, _T_150) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_152 = eq(io.FU_outputs[2].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_153 = and(_T_152, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_154 = and(_T_153, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_155 = or(_T_151, _T_154) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_156 = eq(io.FU_outputs[3].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_157 = and(_T_156, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_158 = and(_T_157, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_159 = or(_T_155, _T_158) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[4], _T_143 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[4], _T_159 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_160 = eq(io.FU_outputs[0].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_161 = and(_T_160, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_162 = and(_T_161, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_163 = or(UInt<1>(0h0), _T_162) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_164 = eq(io.FU_outputs[1].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_165 = and(_T_164, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_166 = and(_T_165, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_167 = or(_T_163, _T_166) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_168 = eq(io.FU_outputs[2].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_169 = and(_T_168, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_170 = and(_T_169, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_171 = or(_T_167, _T_170) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_172 = eq(io.FU_outputs[3].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_173 = and(_T_172, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_174 = and(_T_173, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_175 = or(_T_171, _T_174) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_176 = eq(io.FU_outputs[0].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_177 = and(_T_176, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_178 = and(_T_177, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_179 = or(UInt<1>(0h0), _T_178) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_180 = eq(io.FU_outputs[1].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_181 = and(_T_180, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_182 = and(_T_181, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_183 = or(_T_179, _T_182) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_184 = eq(io.FU_outputs[2].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_185 = and(_T_184, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_186 = and(_T_185, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_187 = or(_T_183, _T_186) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_188 = eq(io.FU_outputs[3].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_189 = and(_T_188, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_190 = and(_T_189, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_191 = or(_T_187, _T_190) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[5], _T_175 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[5], _T_191 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_192 = eq(io.FU_outputs[0].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_193 = and(_T_192, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_194 = and(_T_193, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_195 = or(UInt<1>(0h0), _T_194) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_196 = eq(io.FU_outputs[1].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_197 = and(_T_196, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_198 = and(_T_197, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_199 = or(_T_195, _T_198) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_200 = eq(io.FU_outputs[2].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_201 = and(_T_200, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_202 = and(_T_201, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_203 = or(_T_199, _T_202) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_204 = eq(io.FU_outputs[3].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_205 = and(_T_204, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_206 = and(_T_205, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_207 = or(_T_203, _T_206) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_208 = eq(io.FU_outputs[0].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_209 = and(_T_208, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_210 = and(_T_209, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_211 = or(UInt<1>(0h0), _T_210) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_212 = eq(io.FU_outputs[1].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_213 = and(_T_212, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_214 = and(_T_213, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_215 = or(_T_211, _T_214) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_216 = eq(io.FU_outputs[2].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_217 = and(_T_216, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_218 = and(_T_217, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_219 = or(_T_215, _T_218) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_220 = eq(io.FU_outputs[3].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_221 = and(_T_220, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_222 = and(_T_221, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_223 = or(_T_219, _T_222) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[6], _T_207 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[6], _T_223 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_224 = eq(io.FU_outputs[0].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_225 = and(_T_224, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_226 = and(_T_225, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_227 = or(UInt<1>(0h0), _T_226) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_228 = eq(io.FU_outputs[1].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_229 = and(_T_228, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_230 = and(_T_229, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_231 = or(_T_227, _T_230) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_232 = eq(io.FU_outputs[2].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_233 = and(_T_232, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_234 = and(_T_233, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_235 = or(_T_231, _T_234) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_236 = eq(io.FU_outputs[3].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_237 = and(_T_236, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_238 = and(_T_237, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_239 = or(_T_235, _T_238) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_240 = eq(io.FU_outputs[0].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_241 = and(_T_240, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_242 = and(_T_241, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_243 = or(UInt<1>(0h0), _T_242) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_244 = eq(io.FU_outputs[1].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_245 = and(_T_244, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_246 = and(_T_245, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_247 = or(_T_243, _T_246) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_248 = eq(io.FU_outputs[2].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_249 = and(_T_248, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_250 = and(_T_249, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_251 = or(_T_247, _T_250) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_252 = eq(io.FU_outputs[3].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_253 = and(_T_252, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_254 = and(_T_253, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_255 = or(_T_251, _T_254) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[7], _T_239 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[7], _T_255 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_256 = eq(io.FU_outputs[0].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_257 = and(_T_256, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_258 = and(_T_257, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_259 = or(UInt<1>(0h0), _T_258) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_260 = eq(io.FU_outputs[1].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_261 = and(_T_260, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_262 = and(_T_261, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_263 = or(_T_259, _T_262) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_264 = eq(io.FU_outputs[2].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_265 = and(_T_264, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_266 = and(_T_265, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_267 = or(_T_263, _T_266) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_268 = eq(io.FU_outputs[3].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_269 = and(_T_268, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_270 = and(_T_269, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_271 = or(_T_267, _T_270) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_272 = eq(io.FU_outputs[0].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_273 = and(_T_272, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_274 = and(_T_273, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_275 = or(UInt<1>(0h0), _T_274) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_276 = eq(io.FU_outputs[1].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_277 = and(_T_276, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_278 = and(_T_277, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_279 = or(_T_275, _T_278) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_280 = eq(io.FU_outputs[2].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_281 = and(_T_280, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_282 = and(_T_281, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_283 = or(_T_279, _T_282) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_284 = eq(io.FU_outputs[3].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_285 = and(_T_284, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_286 = and(_T_285, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_287 = or(_T_283, _T_286) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[8], _T_271 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[8], _T_287 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_288 = eq(io.FU_outputs[0].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_289 = and(_T_288, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_290 = and(_T_289, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_291 = or(UInt<1>(0h0), _T_290) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_292 = eq(io.FU_outputs[1].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_293 = and(_T_292, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_294 = and(_T_293, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_295 = or(_T_291, _T_294) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_296 = eq(io.FU_outputs[2].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_297 = and(_T_296, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_298 = and(_T_297, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_299 = or(_T_295, _T_298) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_300 = eq(io.FU_outputs[3].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_301 = and(_T_300, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_302 = and(_T_301, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_303 = or(_T_299, _T_302) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_304 = eq(io.FU_outputs[0].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_305 = and(_T_304, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_306 = and(_T_305, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_307 = or(UInt<1>(0h0), _T_306) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_308 = eq(io.FU_outputs[1].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_309 = and(_T_308, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_310 = and(_T_309, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_311 = or(_T_307, _T_310) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_312 = eq(io.FU_outputs[2].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_313 = and(_T_312, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_314 = and(_T_313, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_315 = or(_T_311, _T_314) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_316 = eq(io.FU_outputs[3].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_317 = and(_T_316, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_318 = and(_T_317, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_319 = or(_T_315, _T_318) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[9], _T_303 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[9], _T_319 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_320 = eq(io.FU_outputs[0].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_321 = and(_T_320, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_322 = and(_T_321, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_323 = or(UInt<1>(0h0), _T_322) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_324 = eq(io.FU_outputs[1].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_325 = and(_T_324, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_326 = and(_T_325, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_327 = or(_T_323, _T_326) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_328 = eq(io.FU_outputs[2].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_329 = and(_T_328, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_330 = and(_T_329, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_331 = or(_T_327, _T_330) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_332 = eq(io.FU_outputs[3].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_333 = and(_T_332, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_334 = and(_T_333, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_335 = or(_T_331, _T_334) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_336 = eq(io.FU_outputs[0].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_337 = and(_T_336, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_338 = and(_T_337, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_339 = or(UInt<1>(0h0), _T_338) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_340 = eq(io.FU_outputs[1].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_341 = and(_T_340, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_342 = and(_T_341, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_343 = or(_T_339, _T_342) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_344 = eq(io.FU_outputs[2].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_345 = and(_T_344, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_346 = and(_T_345, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_347 = or(_T_343, _T_346) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_348 = eq(io.FU_outputs[3].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_349 = and(_T_348, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_350 = and(_T_349, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_351 = or(_T_347, _T_350) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[10], _T_335 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[10], _T_351 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_352 = eq(io.FU_outputs[0].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_353 = and(_T_352, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_354 = and(_T_353, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_355 = or(UInt<1>(0h0), _T_354) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_356 = eq(io.FU_outputs[1].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_357 = and(_T_356, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_358 = and(_T_357, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_359 = or(_T_355, _T_358) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_360 = eq(io.FU_outputs[2].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_361 = and(_T_360, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_362 = and(_T_361, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_363 = or(_T_359, _T_362) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_364 = eq(io.FU_outputs[3].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_365 = and(_T_364, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_366 = and(_T_365, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_367 = or(_T_363, _T_366) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_368 = eq(io.FU_outputs[0].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_369 = and(_T_368, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_370 = and(_T_369, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_371 = or(UInt<1>(0h0), _T_370) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_372 = eq(io.FU_outputs[1].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_373 = and(_T_372, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_374 = and(_T_373, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_375 = or(_T_371, _T_374) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_376 = eq(io.FU_outputs[2].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_377 = and(_T_376, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_378 = and(_T_377, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_379 = or(_T_375, _T_378) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_380 = eq(io.FU_outputs[3].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_381 = and(_T_380, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_382 = and(_T_381, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_383 = or(_T_379, _T_382) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[11], _T_367 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[11], _T_383 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_384 = eq(io.FU_outputs[0].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_385 = and(_T_384, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_386 = and(_T_385, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_387 = or(UInt<1>(0h0), _T_386) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_388 = eq(io.FU_outputs[1].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_389 = and(_T_388, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_390 = and(_T_389, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_391 = or(_T_387, _T_390) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_392 = eq(io.FU_outputs[2].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_393 = and(_T_392, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_394 = and(_T_393, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_395 = or(_T_391, _T_394) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_396 = eq(io.FU_outputs[3].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_397 = and(_T_396, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_398 = and(_T_397, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_399 = or(_T_395, _T_398) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_400 = eq(io.FU_outputs[0].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_401 = and(_T_400, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_402 = and(_T_401, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_403 = or(UInt<1>(0h0), _T_402) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_404 = eq(io.FU_outputs[1].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_405 = and(_T_404, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_406 = and(_T_405, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_407 = or(_T_403, _T_406) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_408 = eq(io.FU_outputs[2].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_409 = and(_T_408, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_410 = and(_T_409, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_411 = or(_T_407, _T_410) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_412 = eq(io.FU_outputs[3].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_413 = and(_T_412, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_414 = and(_T_413, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_415 = or(_T_411, _T_414) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[12], _T_399 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[12], _T_415 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_416 = eq(io.FU_outputs[0].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_417 = and(_T_416, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_418 = and(_T_417, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_419 = or(UInt<1>(0h0), _T_418) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_420 = eq(io.FU_outputs[1].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_421 = and(_T_420, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_422 = and(_T_421, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_423 = or(_T_419, _T_422) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_424 = eq(io.FU_outputs[2].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_425 = and(_T_424, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_426 = and(_T_425, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_427 = or(_T_423, _T_426) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_428 = eq(io.FU_outputs[3].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_429 = and(_T_428, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_430 = and(_T_429, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_431 = or(_T_427, _T_430) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_432 = eq(io.FU_outputs[0].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_433 = and(_T_432, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_434 = and(_T_433, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_435 = or(UInt<1>(0h0), _T_434) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_436 = eq(io.FU_outputs[1].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_437 = and(_T_436, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_438 = and(_T_437, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_439 = or(_T_435, _T_438) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_440 = eq(io.FU_outputs[2].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_441 = and(_T_440, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_442 = and(_T_441, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_443 = or(_T_439, _T_442) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_444 = eq(io.FU_outputs[3].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_445 = and(_T_444, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_446 = and(_T_445, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_447 = or(_T_443, _T_446) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[13], _T_431 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[13], _T_447 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_448 = eq(io.FU_outputs[0].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_449 = and(_T_448, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_450 = and(_T_449, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_451 = or(UInt<1>(0h0), _T_450) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_452 = eq(io.FU_outputs[1].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_453 = and(_T_452, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_454 = and(_T_453, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_455 = or(_T_451, _T_454) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_456 = eq(io.FU_outputs[2].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_457 = and(_T_456, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_458 = and(_T_457, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_459 = or(_T_455, _T_458) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_460 = eq(io.FU_outputs[3].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_461 = and(_T_460, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_462 = and(_T_461, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_463 = or(_T_459, _T_462) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_464 = eq(io.FU_outputs[0].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_465 = and(_T_464, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_466 = and(_T_465, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_467 = or(UInt<1>(0h0), _T_466) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_468 = eq(io.FU_outputs[1].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_469 = and(_T_468, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_470 = and(_T_469, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_471 = or(_T_467, _T_470) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_472 = eq(io.FU_outputs[2].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_473 = and(_T_472, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_474 = and(_T_473, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_475 = or(_T_471, _T_474) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_476 = eq(io.FU_outputs[3].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_477 = and(_T_476, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_478 = and(_T_477, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_479 = or(_T_475, _T_478) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[14], _T_463 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[14], _T_479 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_480 = eq(io.FU_outputs[0].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_481 = and(_T_480, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_482 = and(_T_481, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_483 = or(UInt<1>(0h0), _T_482) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_484 = eq(io.FU_outputs[1].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_485 = and(_T_484, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_486 = and(_T_485, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_487 = or(_T_483, _T_486) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_488 = eq(io.FU_outputs[2].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_489 = and(_T_488, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_490 = and(_T_489, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_491 = or(_T_487, _T_490) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_492 = eq(io.FU_outputs[3].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Backend/RS.scala 112:68]
    node _T_493 = and(_T_492, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 112:120]
    node _T_494 = and(_T_493, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 112:155]
    node _T_495 = or(_T_491, _T_494) @[src/main/scala/Backend/RS.scala 112:37]
    node _T_496 = eq(io.FU_outputs[0].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_497 = and(_T_496, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_498 = and(_T_497, io.FU_outputs[0].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_499 = or(UInt<1>(0h0), _T_498) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_500 = eq(io.FU_outputs[1].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_501 = and(_T_500, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_502 = and(_T_501, io.FU_outputs[1].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_503 = or(_T_499, _T_502) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_504 = eq(io.FU_outputs[2].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_505 = and(_T_504, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_506 = and(_T_505, io.FU_outputs[2].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_507 = or(_T_503, _T_506) @[src/main/scala/Backend/RS.scala 115:37]
    node _T_508 = eq(io.FU_outputs[3].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Backend/RS.scala 115:68]
    node _T_509 = and(_T_508, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Backend/RS.scala 115:120]
    node _T_510 = and(_T_509, io.FU_outputs[3].valid) @[src/main/scala/Backend/RS.scala 115:155]
    node _T_511 = or(_T_507, _T_510) @[src/main/scala/Backend/RS.scala 115:37]
    connect RS1_match[15], _T_495 @[src/main/scala/Backend/RS.scala 118:22]
    connect RS2_match[15], _T_511 @[src/main/scala/Backend/RS.scala 119:22]
    node _T_512 = eq(reservation_station[0].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_513 = and(_T_512, reservation_station[0].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_513 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[0].decoded_instruction.ready_bits.RS2_ready, RS2_match[0] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_514 = eq(reservation_station[1].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_515 = and(_T_514, reservation_station[1].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_515 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[1].decoded_instruction.ready_bits.RS2_ready, RS2_match[1] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_516 = eq(reservation_station[2].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_517 = and(_T_516, reservation_station[2].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_517 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[2].decoded_instruction.ready_bits.RS2_ready, RS2_match[2] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_518 = eq(reservation_station[3].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_519 = and(_T_518, reservation_station[3].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_519 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[3].decoded_instruction.ready_bits.RS2_ready, RS2_match[3] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_520 = eq(reservation_station[4].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_521 = and(_T_520, reservation_station[4].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_521 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[4].decoded_instruction.ready_bits.RS2_ready, RS2_match[4] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_522 = eq(reservation_station[5].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_523 = and(_T_522, reservation_station[5].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_523 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[5].decoded_instruction.ready_bits.RS2_ready, RS2_match[5] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_524 = eq(reservation_station[6].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_525 = and(_T_524, reservation_station[6].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_525 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[6].decoded_instruction.ready_bits.RS2_ready, RS2_match[6] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_526 = eq(reservation_station[7].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_527 = and(_T_526, reservation_station[7].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_527 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[7].decoded_instruction.ready_bits.RS2_ready, RS2_match[7] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_528 = eq(reservation_station[8].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_529 = and(_T_528, reservation_station[8].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_529 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[8].decoded_instruction.ready_bits.RS2_ready, RS2_match[8] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_530 = eq(reservation_station[9].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_531 = and(_T_530, reservation_station[9].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_531 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[9].decoded_instruction.ready_bits.RS2_ready, RS2_match[9] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_532 = eq(reservation_station[10].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_533 = and(_T_532, reservation_station[10].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_533 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[10].decoded_instruction.ready_bits.RS2_ready, RS2_match[10] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_534 = eq(reservation_station[11].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_535 = and(_T_534, reservation_station[11].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_535 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[11].decoded_instruction.ready_bits.RS2_ready, RS2_match[11] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_536 = eq(reservation_station[12].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_537 = and(_T_536, reservation_station[12].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_537 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[12].decoded_instruction.ready_bits.RS2_ready, RS2_match[12] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_538 = eq(reservation_station[13].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_539 = and(_T_538, reservation_station[13].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_539 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[13].decoded_instruction.ready_bits.RS2_ready, RS2_match[13] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_540 = eq(reservation_station[14].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_541 = and(_T_540, reservation_station[14].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_541 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[14].decoded_instruction.ready_bits.RS2_ready, RS2_match[14] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_542 = eq(reservation_station[15].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 126:14]
    node _T_543 = and(_T_542, reservation_station[15].valid) @[src/main/scala/Backend/RS.scala 126:79]
    when _T_543 : @[src/main/scala/Backend/RS.scala 126:111]
      connect reservation_station[15].decoded_instruction.ready_bits.RS2_ready, RS2_match[15] @[src/main/scala/Backend/RS.scala 127:77]
    node _T_544 = eq(reservation_station[0].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_545 = and(_T_544, reservation_station[0].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_545 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[0].decoded_instruction.ready_bits.RS1_ready, RS1_match[0] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_546 = eq(reservation_station[1].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_547 = and(_T_546, reservation_station[1].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_547 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[1].decoded_instruction.ready_bits.RS1_ready, RS1_match[1] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_548 = eq(reservation_station[2].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_549 = and(_T_548, reservation_station[2].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_549 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[2].decoded_instruction.ready_bits.RS1_ready, RS1_match[2] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_550 = eq(reservation_station[3].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_551 = and(_T_550, reservation_station[3].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_551 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[3].decoded_instruction.ready_bits.RS1_ready, RS1_match[3] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_552 = eq(reservation_station[4].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_553 = and(_T_552, reservation_station[4].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_553 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[4].decoded_instruction.ready_bits.RS1_ready, RS1_match[4] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_554 = eq(reservation_station[5].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_555 = and(_T_554, reservation_station[5].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_555 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[5].decoded_instruction.ready_bits.RS1_ready, RS1_match[5] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_556 = eq(reservation_station[6].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_557 = and(_T_556, reservation_station[6].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_557 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[6].decoded_instruction.ready_bits.RS1_ready, RS1_match[6] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_558 = eq(reservation_station[7].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_559 = and(_T_558, reservation_station[7].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_559 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[7].decoded_instruction.ready_bits.RS1_ready, RS1_match[7] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_560 = eq(reservation_station[8].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_561 = and(_T_560, reservation_station[8].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_561 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[8].decoded_instruction.ready_bits.RS1_ready, RS1_match[8] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_562 = eq(reservation_station[9].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_563 = and(_T_562, reservation_station[9].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_563 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[9].decoded_instruction.ready_bits.RS1_ready, RS1_match[9] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_564 = eq(reservation_station[10].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_565 = and(_T_564, reservation_station[10].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_565 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[10].decoded_instruction.ready_bits.RS1_ready, RS1_match[10] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_566 = eq(reservation_station[11].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_567 = and(_T_566, reservation_station[11].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_567 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[11].decoded_instruction.ready_bits.RS1_ready, RS1_match[11] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_568 = eq(reservation_station[12].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_569 = and(_T_568, reservation_station[12].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_569 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[12].decoded_instruction.ready_bits.RS1_ready, RS1_match[12] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_570 = eq(reservation_station[13].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_571 = and(_T_570, reservation_station[13].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_571 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[13].decoded_instruction.ready_bits.RS1_ready, RS1_match[13] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_572 = eq(reservation_station[14].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_573 = and(_T_572, reservation_station[14].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_573 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[14].decoded_instruction.ready_bits.RS1_ready, RS1_match[14] @[src/main/scala/Backend/RS.scala 133:77]
    node _T_574 = eq(reservation_station[15].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 132:14]
    node _T_575 = and(_T_574, reservation_station[15].valid) @[src/main/scala/Backend/RS.scala 132:79]
    when _T_575 : @[src/main/scala/Backend/RS.scala 132:111]
      connect reservation_station[15].decoded_instruction.ready_bits.RS1_ready, RS1_match[15] @[src/main/scala/Backend/RS.scala 133:77]
    wire schedulable_instructions : UInt<1>[16] @[src/main/scala/Backend/RS.scala 153:40]
    node _schedulable_instructions_0_T = or(reservation_station[0].decoded_instruction.ready_bits.RS1_ready, RS1_match[0]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_0_T_1 = eq(reservation_station[0].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_0_T_2 = or(_schedulable_instructions_0_T, _schedulable_instructions_0_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_0_T_3 = or(reservation_station[0].decoded_instruction.ready_bits.RS2_ready, RS2_match[0]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_0_T_4 = eq(reservation_station[0].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_0_T_5 = or(_schedulable_instructions_0_T_3, _schedulable_instructions_0_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_0_T_6 = and(_schedulable_instructions_0_T_2, _schedulable_instructions_0_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_0_T_7 = and(_schedulable_instructions_0_T_6, reservation_station[0].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[0], _schedulable_instructions_0_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_1_T = or(reservation_station[1].decoded_instruction.ready_bits.RS1_ready, RS1_match[1]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_1_T_1 = eq(reservation_station[1].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_1_T_2 = or(_schedulable_instructions_1_T, _schedulable_instructions_1_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_1_T_3 = or(reservation_station[1].decoded_instruction.ready_bits.RS2_ready, RS2_match[1]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_1_T_4 = eq(reservation_station[1].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_1_T_5 = or(_schedulable_instructions_1_T_3, _schedulable_instructions_1_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_1_T_6 = and(_schedulable_instructions_1_T_2, _schedulable_instructions_1_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_1_T_7 = and(_schedulable_instructions_1_T_6, reservation_station[1].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[1], _schedulable_instructions_1_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_2_T = or(reservation_station[2].decoded_instruction.ready_bits.RS1_ready, RS1_match[2]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_2_T_1 = eq(reservation_station[2].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_2_T_2 = or(_schedulable_instructions_2_T, _schedulable_instructions_2_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_2_T_3 = or(reservation_station[2].decoded_instruction.ready_bits.RS2_ready, RS2_match[2]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_2_T_4 = eq(reservation_station[2].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_2_T_5 = or(_schedulable_instructions_2_T_3, _schedulable_instructions_2_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_2_T_6 = and(_schedulable_instructions_2_T_2, _schedulable_instructions_2_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_2_T_7 = and(_schedulable_instructions_2_T_6, reservation_station[2].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[2], _schedulable_instructions_2_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_3_T = or(reservation_station[3].decoded_instruction.ready_bits.RS1_ready, RS1_match[3]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_3_T_1 = eq(reservation_station[3].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_3_T_2 = or(_schedulable_instructions_3_T, _schedulable_instructions_3_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_3_T_3 = or(reservation_station[3].decoded_instruction.ready_bits.RS2_ready, RS2_match[3]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_3_T_4 = eq(reservation_station[3].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_3_T_5 = or(_schedulable_instructions_3_T_3, _schedulable_instructions_3_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_3_T_6 = and(_schedulable_instructions_3_T_2, _schedulable_instructions_3_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_3_T_7 = and(_schedulable_instructions_3_T_6, reservation_station[3].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[3], _schedulable_instructions_3_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_4_T = or(reservation_station[4].decoded_instruction.ready_bits.RS1_ready, RS1_match[4]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_4_T_1 = eq(reservation_station[4].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_4_T_2 = or(_schedulable_instructions_4_T, _schedulable_instructions_4_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_4_T_3 = or(reservation_station[4].decoded_instruction.ready_bits.RS2_ready, RS2_match[4]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_4_T_4 = eq(reservation_station[4].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_4_T_5 = or(_schedulable_instructions_4_T_3, _schedulable_instructions_4_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_4_T_6 = and(_schedulable_instructions_4_T_2, _schedulable_instructions_4_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_4_T_7 = and(_schedulable_instructions_4_T_6, reservation_station[4].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[4], _schedulable_instructions_4_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_5_T = or(reservation_station[5].decoded_instruction.ready_bits.RS1_ready, RS1_match[5]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_5_T_1 = eq(reservation_station[5].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_5_T_2 = or(_schedulable_instructions_5_T, _schedulable_instructions_5_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_5_T_3 = or(reservation_station[5].decoded_instruction.ready_bits.RS2_ready, RS2_match[5]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_5_T_4 = eq(reservation_station[5].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_5_T_5 = or(_schedulable_instructions_5_T_3, _schedulable_instructions_5_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_5_T_6 = and(_schedulable_instructions_5_T_2, _schedulable_instructions_5_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_5_T_7 = and(_schedulable_instructions_5_T_6, reservation_station[5].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[5], _schedulable_instructions_5_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_6_T = or(reservation_station[6].decoded_instruction.ready_bits.RS1_ready, RS1_match[6]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_6_T_1 = eq(reservation_station[6].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_6_T_2 = or(_schedulable_instructions_6_T, _schedulable_instructions_6_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_6_T_3 = or(reservation_station[6].decoded_instruction.ready_bits.RS2_ready, RS2_match[6]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_6_T_4 = eq(reservation_station[6].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_6_T_5 = or(_schedulable_instructions_6_T_3, _schedulable_instructions_6_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_6_T_6 = and(_schedulable_instructions_6_T_2, _schedulable_instructions_6_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_6_T_7 = and(_schedulable_instructions_6_T_6, reservation_station[6].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[6], _schedulable_instructions_6_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_7_T = or(reservation_station[7].decoded_instruction.ready_bits.RS1_ready, RS1_match[7]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_7_T_1 = eq(reservation_station[7].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_7_T_2 = or(_schedulable_instructions_7_T, _schedulable_instructions_7_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_7_T_3 = or(reservation_station[7].decoded_instruction.ready_bits.RS2_ready, RS2_match[7]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_7_T_4 = eq(reservation_station[7].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_7_T_5 = or(_schedulable_instructions_7_T_3, _schedulable_instructions_7_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_7_T_6 = and(_schedulable_instructions_7_T_2, _schedulable_instructions_7_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_7_T_7 = and(_schedulable_instructions_7_T_6, reservation_station[7].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[7], _schedulable_instructions_7_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_8_T = or(reservation_station[8].decoded_instruction.ready_bits.RS1_ready, RS1_match[8]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_8_T_1 = eq(reservation_station[8].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_8_T_2 = or(_schedulable_instructions_8_T, _schedulable_instructions_8_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_8_T_3 = or(reservation_station[8].decoded_instruction.ready_bits.RS2_ready, RS2_match[8]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_8_T_4 = eq(reservation_station[8].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_8_T_5 = or(_schedulable_instructions_8_T_3, _schedulable_instructions_8_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_8_T_6 = and(_schedulable_instructions_8_T_2, _schedulable_instructions_8_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_8_T_7 = and(_schedulable_instructions_8_T_6, reservation_station[8].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[8], _schedulable_instructions_8_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_9_T = or(reservation_station[9].decoded_instruction.ready_bits.RS1_ready, RS1_match[9]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_9_T_1 = eq(reservation_station[9].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_9_T_2 = or(_schedulable_instructions_9_T, _schedulable_instructions_9_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_9_T_3 = or(reservation_station[9].decoded_instruction.ready_bits.RS2_ready, RS2_match[9]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_9_T_4 = eq(reservation_station[9].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_9_T_5 = or(_schedulable_instructions_9_T_3, _schedulable_instructions_9_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_9_T_6 = and(_schedulable_instructions_9_T_2, _schedulable_instructions_9_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_9_T_7 = and(_schedulable_instructions_9_T_6, reservation_station[9].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[9], _schedulable_instructions_9_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_10_T = or(reservation_station[10].decoded_instruction.ready_bits.RS1_ready, RS1_match[10]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_10_T_1 = eq(reservation_station[10].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_10_T_2 = or(_schedulable_instructions_10_T, _schedulable_instructions_10_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_10_T_3 = or(reservation_station[10].decoded_instruction.ready_bits.RS2_ready, RS2_match[10]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_10_T_4 = eq(reservation_station[10].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_10_T_5 = or(_schedulable_instructions_10_T_3, _schedulable_instructions_10_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_10_T_6 = and(_schedulable_instructions_10_T_2, _schedulable_instructions_10_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_10_T_7 = and(_schedulable_instructions_10_T_6, reservation_station[10].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[10], _schedulable_instructions_10_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_11_T = or(reservation_station[11].decoded_instruction.ready_bits.RS1_ready, RS1_match[11]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_11_T_1 = eq(reservation_station[11].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_11_T_2 = or(_schedulable_instructions_11_T, _schedulable_instructions_11_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_11_T_3 = or(reservation_station[11].decoded_instruction.ready_bits.RS2_ready, RS2_match[11]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_11_T_4 = eq(reservation_station[11].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_11_T_5 = or(_schedulable_instructions_11_T_3, _schedulable_instructions_11_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_11_T_6 = and(_schedulable_instructions_11_T_2, _schedulable_instructions_11_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_11_T_7 = and(_schedulable_instructions_11_T_6, reservation_station[11].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[11], _schedulable_instructions_11_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_12_T = or(reservation_station[12].decoded_instruction.ready_bits.RS1_ready, RS1_match[12]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_12_T_1 = eq(reservation_station[12].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_12_T_2 = or(_schedulable_instructions_12_T, _schedulable_instructions_12_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_12_T_3 = or(reservation_station[12].decoded_instruction.ready_bits.RS2_ready, RS2_match[12]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_12_T_4 = eq(reservation_station[12].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_12_T_5 = or(_schedulable_instructions_12_T_3, _schedulable_instructions_12_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_12_T_6 = and(_schedulable_instructions_12_T_2, _schedulable_instructions_12_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_12_T_7 = and(_schedulable_instructions_12_T_6, reservation_station[12].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[12], _schedulable_instructions_12_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_13_T = or(reservation_station[13].decoded_instruction.ready_bits.RS1_ready, RS1_match[13]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_13_T_1 = eq(reservation_station[13].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_13_T_2 = or(_schedulable_instructions_13_T, _schedulable_instructions_13_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_13_T_3 = or(reservation_station[13].decoded_instruction.ready_bits.RS2_ready, RS2_match[13]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_13_T_4 = eq(reservation_station[13].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_13_T_5 = or(_schedulable_instructions_13_T_3, _schedulable_instructions_13_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_13_T_6 = and(_schedulable_instructions_13_T_2, _schedulable_instructions_13_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_13_T_7 = and(_schedulable_instructions_13_T_6, reservation_station[13].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[13], _schedulable_instructions_13_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_14_T = or(reservation_station[14].decoded_instruction.ready_bits.RS1_ready, RS1_match[14]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_14_T_1 = eq(reservation_station[14].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_14_T_2 = or(_schedulable_instructions_14_T, _schedulable_instructions_14_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_14_T_3 = or(reservation_station[14].decoded_instruction.ready_bits.RS2_ready, RS2_match[14]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_14_T_4 = eq(reservation_station[14].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_14_T_5 = or(_schedulable_instructions_14_T_3, _schedulable_instructions_14_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_14_T_6 = and(_schedulable_instructions_14_T_2, _schedulable_instructions_14_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_14_T_7 = and(_schedulable_instructions_14_T_6, reservation_station[14].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[14], _schedulable_instructions_14_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    node _schedulable_instructions_15_T = or(reservation_station[15].decoded_instruction.ready_bits.RS1_ready, RS1_match[15]) @[src/main/scala/Backend/RS.scala 156:106]
    node _schedulable_instructions_15_T_1 = eq(reservation_station[15].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 156:125]
    node _schedulable_instructions_15_T_2 = or(_schedulable_instructions_15_T, _schedulable_instructions_15_T_1) @[src/main/scala/Backend/RS.scala 156:122]
    node _schedulable_instructions_15_T_3 = or(reservation_station[15].decoded_instruction.ready_bits.RS2_ready, RS2_match[15]) @[src/main/scala/Backend/RS.scala 157:106]
    node _schedulable_instructions_15_T_4 = eq(reservation_station[15].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 157:125]
    node _schedulable_instructions_15_T_5 = or(_schedulable_instructions_15_T_3, _schedulable_instructions_15_T_4) @[src/main/scala/Backend/RS.scala 157:122]
    node _schedulable_instructions_15_T_6 = and(_schedulable_instructions_15_T_2, _schedulable_instructions_15_T_5) @[src/main/scala/Backend/RS.scala 156:180]
    node _schedulable_instructions_15_T_7 = and(_schedulable_instructions_15_T_6, reservation_station[15].valid) @[src/main/scala/Backend/RS.scala 157:180]
    connect schedulable_instructions[15], _schedulable_instructions_15_T_7 @[src/main/scala/Backend/RS.scala 156:37]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_0_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_0_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[0], _reservation_station_0_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_1_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_1_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[1], _reservation_station_1_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_2_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_2_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[2], _reservation_station_2_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_3_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_3_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[3], _reservation_station_3_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_4_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_4_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[4], _reservation_station_4_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_5_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_5_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[5], _reservation_station_5_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_6_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_6_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[6], _reservation_station_6_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_7_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_7_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[7], _reservation_station_7_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_8_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_8_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[8], _reservation_station_8_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_9_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_9_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[9], _reservation_station_9_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_10_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_10_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[10], _reservation_station_10_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_11_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_11_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[11], _reservation_station_11_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_12_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_12_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[12], _reservation_station_12_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_13_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_13_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[13], _reservation_station_13_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_14_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_14_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[14], _reservation_station_14_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    when io.flush : @[src/main/scala/Backend/RS.scala 166:23]
      wire _reservation_station_15_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect _reservation_station_15_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 167:51]
      connect reservation_station[15], _reservation_station_15_WIRE @[src/main/scala/Backend/RS.scala 167:36]
    connect io.RF_inputs[0].valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 181:31]
    wire _io_RF_inputs_0_bits_WIRE : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>} @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_0_bits_WIRE.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect io.RF_inputs[0].bits, _io_RF_inputs_0_bits_WIRE @[src/main/scala/Backend/RS.scala 182:30]
    connect io.RF_inputs[1].valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 181:31]
    wire _io_RF_inputs_1_bits_WIRE : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>} @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_1_bits_WIRE.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect io.RF_inputs[1].bits, _io_RF_inputs_1_bits_WIRE @[src/main/scala/Backend/RS.scala 182:30]
    connect io.RF_inputs[2].valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 181:31]
    wire _io_RF_inputs_2_bits_WIRE : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>} @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect _io_RF_inputs_2_bits_WIRE.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 182:45]
    connect io.RF_inputs[2].bits, _io_RF_inputs_2_bits_WIRE @[src/main/scala/Backend/RS.scala 182:30]
    wire port0_RS_index : UInt<4> @[src/main/scala/Backend/RS.scala 187:30]
    wire port1_RS_index : UInt<4> @[src/main/scala/Backend/RS.scala 188:30]
    wire port2_RS_index : UInt<4> @[src/main/scala/Backend/RS.scala 189:30]
    wire port3_RS_index : UInt<4> @[src/main/scala/Backend/RS.scala 190:30]
    connect port0_RS_index, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 193:20]
    connect port1_RS_index, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 194:20]
    connect port2_RS_index, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 195:20]
    connect port3_RS_index, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 196:20]
    wire port0_valid : UInt<1> @[src/main/scala/Backend/RS.scala 199:27]
    wire port1_valid : UInt<1> @[src/main/scala/Backend/RS.scala 200:27]
    wire port2_valid : UInt<1> @[src/main/scala/Backend/RS.scala 201:27]
    wire port3_valid : UInt<1> @[src/main/scala/Backend/RS.scala 202:27]
    connect port0_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 204:17]
    connect port1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 205:17]
    connect port2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 206:17]
    connect port3_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 207:17]
    node _T_576 = eq(reservation_station[0].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_577 = and(_T_576, schedulable_instructions[0]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_577 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_578 = eq(reservation_station[1].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_579 = and(_T_578, schedulable_instructions[1]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_579 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_580 = eq(reservation_station[2].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_581 = and(_T_580, schedulable_instructions[2]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_581 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<2>(0h2) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_582 = eq(reservation_station[3].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_583 = and(_T_582, schedulable_instructions[3]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_583 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<2>(0h3) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_584 = eq(reservation_station[4].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_585 = and(_T_584, schedulable_instructions[4]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_585 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<3>(0h4) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_586 = eq(reservation_station[5].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_587 = and(_T_586, schedulable_instructions[5]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_587 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<3>(0h5) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_588 = eq(reservation_station[6].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_589 = and(_T_588, schedulable_instructions[6]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_589 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<3>(0h6) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_590 = eq(reservation_station[7].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_591 = and(_T_590, schedulable_instructions[7]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_591 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<3>(0h7) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_592 = eq(reservation_station[8].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_593 = and(_T_592, schedulable_instructions[8]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_593 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0h8) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_594 = eq(reservation_station[9].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_595 = and(_T_594, schedulable_instructions[9]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_595 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0h9) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_596 = eq(reservation_station[10].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_597 = and(_T_596, schedulable_instructions[10]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_597 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0ha) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_598 = eq(reservation_station[11].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_599 = and(_T_598, schedulable_instructions[11]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_599 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0hb) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_600 = eq(reservation_station[12].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_601 = and(_T_600, schedulable_instructions[12]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_601 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0hc) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_602 = eq(reservation_station[13].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_603 = and(_T_602, schedulable_instructions[13]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_603 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0hd) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_604 = eq(reservation_station[14].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_605 = and(_T_604, schedulable_instructions[14]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_605 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0he) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_606 = eq(reservation_station[15].decoded_instruction.portID, UInt<1>(0h0)) @[src/main/scala/Backend/RS.scala 211:62]
    node _T_607 = and(_T_606, schedulable_instructions[15]) @[src/main/scala/Backend/RS.scala 211:71]
    when _T_607 : @[src/main/scala/Backend/RS.scala 211:102]
      connect port0_RS_index, UInt<4>(0hf) @[src/main/scala/Backend/RS.scala 212:28]
      connect port0_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 213:25]
    node _T_608 = eq(reservation_station[0].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_609 = and(_T_608, schedulable_instructions[0]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_609 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_610 = eq(reservation_station[1].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_611 = and(_T_610, schedulable_instructions[1]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_611 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_612 = eq(reservation_station[2].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_613 = and(_T_612, schedulable_instructions[2]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_613 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<2>(0h2) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_614 = eq(reservation_station[3].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_615 = and(_T_614, schedulable_instructions[3]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_615 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<2>(0h3) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_616 = eq(reservation_station[4].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_617 = and(_T_616, schedulable_instructions[4]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_617 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<3>(0h4) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_618 = eq(reservation_station[5].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_619 = and(_T_618, schedulable_instructions[5]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_619 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<3>(0h5) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_620 = eq(reservation_station[6].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_621 = and(_T_620, schedulable_instructions[6]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_621 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<3>(0h6) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_622 = eq(reservation_station[7].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_623 = and(_T_622, schedulable_instructions[7]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_623 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<3>(0h7) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_624 = eq(reservation_station[8].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_625 = and(_T_624, schedulable_instructions[8]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_625 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0h8) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_626 = eq(reservation_station[9].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_627 = and(_T_626, schedulable_instructions[9]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_627 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0h9) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_628 = eq(reservation_station[10].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_629 = and(_T_628, schedulable_instructions[10]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_629 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0ha) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_630 = eq(reservation_station[11].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_631 = and(_T_630, schedulable_instructions[11]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_631 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0hb) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_632 = eq(reservation_station[12].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_633 = and(_T_632, schedulable_instructions[12]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_633 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0hc) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_634 = eq(reservation_station[13].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_635 = and(_T_634, schedulable_instructions[13]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_635 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0hd) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_636 = eq(reservation_station[14].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_637 = and(_T_636, schedulable_instructions[14]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_637 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0he) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_638 = eq(reservation_station[15].decoded_instruction.portID, UInt<1>(0h1)) @[src/main/scala/Backend/RS.scala 219:62]
    node _T_639 = and(_T_638, schedulable_instructions[15]) @[src/main/scala/Backend/RS.scala 219:71]
    when _T_639 : @[src/main/scala/Backend/RS.scala 219:102]
      connect port1_RS_index, UInt<4>(0hf) @[src/main/scala/Backend/RS.scala 220:28]
      connect port1_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 221:25]
    node _T_640 = eq(reservation_station[0].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_641 = and(_T_640, schedulable_instructions[0]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_641 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_642 = eq(reservation_station[1].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_643 = and(_T_642, schedulable_instructions[1]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_643 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_644 = eq(reservation_station[2].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_645 = and(_T_644, schedulable_instructions[2]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_645 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<2>(0h2) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_646 = eq(reservation_station[3].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_647 = and(_T_646, schedulable_instructions[3]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_647 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<2>(0h3) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_648 = eq(reservation_station[4].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_649 = and(_T_648, schedulable_instructions[4]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_649 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<3>(0h4) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_650 = eq(reservation_station[5].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_651 = and(_T_650, schedulable_instructions[5]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_651 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<3>(0h5) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_652 = eq(reservation_station[6].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_653 = and(_T_652, schedulable_instructions[6]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_653 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<3>(0h6) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_654 = eq(reservation_station[7].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_655 = and(_T_654, schedulable_instructions[7]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_655 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<3>(0h7) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_656 = eq(reservation_station[8].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_657 = and(_T_656, schedulable_instructions[8]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_657 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0h8) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_658 = eq(reservation_station[9].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_659 = and(_T_658, schedulable_instructions[9]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_659 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0h9) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_660 = eq(reservation_station[10].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_661 = and(_T_660, schedulable_instructions[10]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_661 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0ha) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_662 = eq(reservation_station[11].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_663 = and(_T_662, schedulable_instructions[11]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_663 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0hb) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_664 = eq(reservation_station[12].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_665 = and(_T_664, schedulable_instructions[12]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_665 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0hc) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_666 = eq(reservation_station[13].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_667 = and(_T_666, schedulable_instructions[13]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_667 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0hd) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_668 = eq(reservation_station[14].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_669 = and(_T_668, schedulable_instructions[14]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_669 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0he) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_670 = eq(reservation_station[15].decoded_instruction.portID, UInt<2>(0h2)) @[src/main/scala/Backend/RS.scala 227:62]
    node _T_671 = and(_T_670, schedulable_instructions[15]) @[src/main/scala/Backend/RS.scala 227:71]
    when _T_671 : @[src/main/scala/Backend/RS.scala 227:102]
      connect port2_RS_index, UInt<4>(0hf) @[src/main/scala/Backend/RS.scala 228:28]
      connect port2_valid, UInt<1>(0h1) @[src/main/scala/Backend/RS.scala 229:25]
    node _T_672 = and(schedulable_instructions[port0_RS_index], port0_valid) @[src/main/scala/Backend/RS.scala 246:51]
    when _T_672 : @[src/main/scala/Backend/RS.scala 246:66]
      connect reservation_station[port0_RS_index].valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 247:51]
      wire _reservation_station_WIRE_17 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect _reservation_station_WIRE_17.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 248:60]
      connect reservation_station[port0_RS_index], _reservation_station_WIRE_17 @[src/main/scala/Backend/RS.scala 248:45]
    node _T_673 = and(schedulable_instructions[port1_RS_index], port1_valid) @[src/main/scala/Backend/RS.scala 251:51]
    when _T_673 : @[src/main/scala/Backend/RS.scala 251:66]
      connect reservation_station[port1_RS_index].valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 252:51]
      wire _reservation_station_WIRE_18 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect _reservation_station_WIRE_18.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 253:60]
      connect reservation_station[port1_RS_index], _reservation_station_WIRE_18 @[src/main/scala/Backend/RS.scala 253:45]
    node _T_674 = and(schedulable_instructions[port2_RS_index], port2_valid) @[src/main/scala/Backend/RS.scala 256:51]
    when _T_674 : @[src/main/scala/Backend/RS.scala 256:66]
      connect reservation_station[port2_RS_index].valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 257:51]
      wire _reservation_station_WIRE_19 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, valid : UInt<1>} @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect _reservation_station_WIRE_19.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Backend/RS.scala 258:60]
      connect reservation_station[port2_RS_index], _reservation_station_WIRE_19 @[src/main/scala/Backend/RS.scala 258:45]
    when port0_valid : @[src/main/scala/Backend/RS.scala 271:22]
      connect io.RF_inputs[0].bits, reservation_station[port0_RS_index].decoded_instruction @[src/main/scala/Backend/RS.scala 272:30]
      connect io.RF_inputs[0].valid, schedulable_instructions[port0_RS_index] @[src/main/scala/Backend/RS.scala 273:31]
    when port1_valid : @[src/main/scala/Backend/RS.scala 276:22]
      connect io.RF_inputs[1].bits, reservation_station[port1_RS_index].decoded_instruction @[src/main/scala/Backend/RS.scala 277:30]
      connect io.RF_inputs[1].valid, schedulable_instructions[port1_RS_index] @[src/main/scala/Backend/RS.scala 278:31]
    when port2_valid : @[src/main/scala/Backend/RS.scala 281:22]
      connect io.RF_inputs[2].bits, reservation_station[port2_RS_index].decoded_instruction @[src/main/scala/Backend/RS.scala 282:30]
      connect io.RF_inputs[2].valid, schedulable_instructions[port2_RS_index] @[src/main/scala/Backend/RS.scala 283:31]
    node availalbe_RS_entries_lo_lo_lo = cat(reservation_station[14].valid, reservation_station[15].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_lo_lo_hi = cat(reservation_station[12].valid, reservation_station[13].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_lo_lo = cat(availalbe_RS_entries_lo_lo_hi, availalbe_RS_entries_lo_lo_lo) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_lo_hi_lo = cat(reservation_station[10].valid, reservation_station[11].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_lo_hi_hi = cat(reservation_station[8].valid, reservation_station[9].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_lo_hi = cat(availalbe_RS_entries_lo_hi_hi, availalbe_RS_entries_lo_hi_lo) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_lo = cat(availalbe_RS_entries_lo_hi, availalbe_RS_entries_lo_lo) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_hi_lo_lo = cat(reservation_station[6].valid, reservation_station[7].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_hi_lo_hi = cat(reservation_station[4].valid, reservation_station[5].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_hi_lo = cat(availalbe_RS_entries_hi_lo_hi, availalbe_RS_entries_hi_lo_lo) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_hi_hi_lo = cat(reservation_station[2].valid, reservation_station[3].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_hi_hi_hi = cat(reservation_station[0].valid, reservation_station[1].valid) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_hi_hi = cat(availalbe_RS_entries_hi_hi_hi, availalbe_RS_entries_hi_hi_lo) @[src/main/scala/Backend/RS.scala 306:45]
    node availalbe_RS_entries_hi = cat(availalbe_RS_entries_hi_hi, availalbe_RS_entries_hi_lo) @[src/main/scala/Backend/RS.scala 306:45]
    node _availalbe_RS_entries_T = cat(availalbe_RS_entries_hi, availalbe_RS_entries_lo) @[src/main/scala/Backend/RS.scala 306:45]
    node _availalbe_RS_entries_T_1 = not(_availalbe_RS_entries_T) @[src/main/scala/Backend/RS.scala 306:41]
    node _availalbe_RS_entries_T_2 = bits(_availalbe_RS_entries_T_1, 0, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_3 = bits(_availalbe_RS_entries_T_1, 1, 1) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_4 = bits(_availalbe_RS_entries_T_1, 2, 2) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_5 = bits(_availalbe_RS_entries_T_1, 3, 3) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_6 = bits(_availalbe_RS_entries_T_1, 4, 4) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_7 = bits(_availalbe_RS_entries_T_1, 5, 5) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_8 = bits(_availalbe_RS_entries_T_1, 6, 6) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_9 = bits(_availalbe_RS_entries_T_1, 7, 7) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_10 = bits(_availalbe_RS_entries_T_1, 8, 8) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_11 = bits(_availalbe_RS_entries_T_1, 9, 9) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_12 = bits(_availalbe_RS_entries_T_1, 10, 10) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_13 = bits(_availalbe_RS_entries_T_1, 11, 11) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_14 = bits(_availalbe_RS_entries_T_1, 12, 12) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_15 = bits(_availalbe_RS_entries_T_1, 13, 13) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_16 = bits(_availalbe_RS_entries_T_1, 14, 14) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_17 = bits(_availalbe_RS_entries_T_1, 15, 15) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_18 = add(_availalbe_RS_entries_T_2, _availalbe_RS_entries_T_3) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_19 = bits(_availalbe_RS_entries_T_18, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_20 = add(_availalbe_RS_entries_T_4, _availalbe_RS_entries_T_5) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_21 = bits(_availalbe_RS_entries_T_20, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_22 = add(_availalbe_RS_entries_T_19, _availalbe_RS_entries_T_21) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_23 = bits(_availalbe_RS_entries_T_22, 2, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_24 = add(_availalbe_RS_entries_T_6, _availalbe_RS_entries_T_7) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_25 = bits(_availalbe_RS_entries_T_24, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_26 = add(_availalbe_RS_entries_T_8, _availalbe_RS_entries_T_9) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_27 = bits(_availalbe_RS_entries_T_26, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_28 = add(_availalbe_RS_entries_T_25, _availalbe_RS_entries_T_27) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_29 = bits(_availalbe_RS_entries_T_28, 2, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_30 = add(_availalbe_RS_entries_T_23, _availalbe_RS_entries_T_29) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_31 = bits(_availalbe_RS_entries_T_30, 3, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_32 = add(_availalbe_RS_entries_T_10, _availalbe_RS_entries_T_11) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_33 = bits(_availalbe_RS_entries_T_32, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_34 = add(_availalbe_RS_entries_T_12, _availalbe_RS_entries_T_13) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_35 = bits(_availalbe_RS_entries_T_34, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_36 = add(_availalbe_RS_entries_T_33, _availalbe_RS_entries_T_35) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_37 = bits(_availalbe_RS_entries_T_36, 2, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_38 = add(_availalbe_RS_entries_T_14, _availalbe_RS_entries_T_15) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_39 = bits(_availalbe_RS_entries_T_38, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_40 = add(_availalbe_RS_entries_T_16, _availalbe_RS_entries_T_17) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_41 = bits(_availalbe_RS_entries_T_40, 1, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_42 = add(_availalbe_RS_entries_T_39, _availalbe_RS_entries_T_41) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_43 = bits(_availalbe_RS_entries_T_42, 2, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_44 = add(_availalbe_RS_entries_T_37, _availalbe_RS_entries_T_43) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_45 = bits(_availalbe_RS_entries_T_44, 3, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _availalbe_RS_entries_T_46 = add(_availalbe_RS_entries_T_31, _availalbe_RS_entries_T_45) @[src/main/scala/Backend/RS.scala 306:40]
    node availalbe_RS_entries = bits(_availalbe_RS_entries_T_46, 4, 0) @[src/main/scala/Backend/RS.scala 306:40]
    node _io_backend_packet_0_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Backend/RS.scala 309:60]
    connect io.backend_packet[0].ready, _io_backend_packet_0_ready_T @[src/main/scala/Backend/RS.scala 309:36]
    node _io_backend_packet_1_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Backend/RS.scala 309:60]
    connect io.backend_packet[1].ready, _io_backend_packet_1_ready_T @[src/main/scala/Backend/RS.scala 309:36]
    node _io_backend_packet_2_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Backend/RS.scala 309:60]
    connect io.backend_packet[2].ready, _io_backend_packet_2_ready_T @[src/main/scala/Backend/RS.scala 309:36]
    node _io_backend_packet_3_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Backend/RS.scala 309:60]
    connect io.backend_packet[3].ready, _io_backend_packet_3_ready_T @[src/main/scala/Backend/RS.scala 309:36]

  module MEMRS : @[src/main/scala/Memory/MEMRS.scala 40:7]
    input clock : Clock @[src/main/scala/Memory/MEMRS.scala 40:7]
    input reset : Reset @[src/main/scala/Memory/MEMRS.scala 40:7]
    output io : { flip flush : UInt<1>, flip backend_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}[4], flip fetch_PC : UInt<32>, flip FU_outputs : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}[4], flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, RF_inputs : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}[4]} @[src/main/scala/Memory/MEMRS.scala 47:16]

    wire _reservation_station_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_1 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_1.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_2 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_2.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_3 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_3.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_4 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_4.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_5 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_5.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_6 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_6.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_7 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_7.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_8 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_8.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_9 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_9.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_10 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_10.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_11 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_11.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_12 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_12.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_13 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_13.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_14 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_14.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_15 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    connect _reservation_station_WIRE_15.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 68:79]
    wire _reservation_station_WIRE_16 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>}[16] @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[0], _reservation_station_WIRE @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[1], _reservation_station_WIRE_1 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[2], _reservation_station_WIRE_2 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[3], _reservation_station_WIRE_3 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[4], _reservation_station_WIRE_4 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[5], _reservation_station_WIRE_5 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[6], _reservation_station_WIRE_6 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[7], _reservation_station_WIRE_7 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[8], _reservation_station_WIRE_8 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[9], _reservation_station_WIRE_9 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[10], _reservation_station_WIRE_10 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[11], _reservation_station_WIRE_11 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[12], _reservation_station_WIRE_12 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[13], _reservation_station_WIRE_13 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[14], _reservation_station_WIRE_14 @[src/main/scala/Memory/MEMRS.scala 68:46]
    connect _reservation_station_WIRE_16[15], _reservation_station_WIRE_15 @[src/main/scala/Memory/MEMRS.scala 68:46]
    regreset reservation_station : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>}[16], clock, reset, _reservation_station_WIRE_16 @[src/main/scala/Memory/MEMRS.scala 68:38]
    regreset front_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 72:34]
    regreset back_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 73:34]
    node front_index = bits(front_pointer, 3, 0) @[src/main/scala/Memory/MEMRS.scala 75:40]
    node back_index = bits(back_pointer, 3, 0) @[src/main/scala/Memory/MEMRS.scala 76:39]
    wire written_vec : UInt<1>[4] @[src/main/scala/Memory/MEMRS.scala 85:27]
    connect written_vec[0], UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 88:24]
    node _T = and(io.backend_packet[0].valid, io.backend_packet[0].ready) @[src/main/scala/Memory/MEMRS.scala 89:41]
    when _T : @[src/main/scala/Memory/MEMRS.scala 89:71]
      connect written_vec[0], UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 90:28]
    connect written_vec[1], UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 88:24]
    node _T_1 = and(io.backend_packet[1].valid, io.backend_packet[1].ready) @[src/main/scala/Memory/MEMRS.scala 89:41]
    when _T_1 : @[src/main/scala/Memory/MEMRS.scala 89:71]
      connect written_vec[1], UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 90:28]
    connect written_vec[2], UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 88:24]
    node _T_2 = and(io.backend_packet[2].valid, io.backend_packet[2].ready) @[src/main/scala/Memory/MEMRS.scala 89:41]
    when _T_2 : @[src/main/scala/Memory/MEMRS.scala 89:71]
      connect written_vec[2], UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 90:28]
    connect written_vec[3], UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 88:24]
    node _T_3 = and(io.backend_packet[3].valid, io.backend_packet[3].ready) @[src/main/scala/Memory/MEMRS.scala 89:41]
    when _T_3 : @[src/main/scala/Memory/MEMRS.scala 89:71]
      connect written_vec[3], UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 90:28]
    when written_vec[0] : @[src/main/scala/Memory/MEMRS.scala 95:29]
      node _index_offset_T = sub(written_vec[0], UInt<1>(0h1)) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node index_offset = tail(_index_offset_T, 1) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node _T_4 = add(back_index, index_offset) @[src/main/scala/Memory/MEMRS.scala 97:44]
      node _T_5 = tail(_T_4, 1) @[src/main/scala/Memory/MEMRS.scala 97:44]
      connect reservation_station[_T_5].decoded_instruction, io.backend_packet[0].bits @[src/main/scala/Memory/MEMRS.scala 97:80]
      node _T_6 = add(back_index, index_offset) @[src/main/scala/Memory/MEMRS.scala 98:44]
      node _T_7 = tail(_T_6, 1) @[src/main/scala/Memory/MEMRS.scala 98:44]
      connect reservation_station[_T_7].valid, UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 98:79]
      node _T_8 = add(back_index, index_offset) @[src/main/scala/Memory/MEMRS.scala 99:44]
      node _T_9 = tail(_T_8, 1) @[src/main/scala/Memory/MEMRS.scala 99:44]
      connect reservation_station[_T_9].fetch_PC, io.fetch_PC @[src/main/scala/Memory/MEMRS.scala 99:79]
    when written_vec[1] : @[src/main/scala/Memory/MEMRS.scala 95:29]
      node _index_offset_T_1 = add(written_vec[0], written_vec[1]) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_2 = bits(_index_offset_T_1, 1, 0) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_3 = sub(_index_offset_T_2, UInt<1>(0h1)) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node index_offset_1 = tail(_index_offset_T_3, 1) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node _T_10 = add(back_index, index_offset_1) @[src/main/scala/Memory/MEMRS.scala 97:44]
      node _T_11 = tail(_T_10, 1) @[src/main/scala/Memory/MEMRS.scala 97:44]
      connect reservation_station[_T_11].decoded_instruction, io.backend_packet[1].bits @[src/main/scala/Memory/MEMRS.scala 97:80]
      node _T_12 = add(back_index, index_offset_1) @[src/main/scala/Memory/MEMRS.scala 98:44]
      node _T_13 = tail(_T_12, 1) @[src/main/scala/Memory/MEMRS.scala 98:44]
      connect reservation_station[_T_13].valid, UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 98:79]
      node _T_14 = add(back_index, index_offset_1) @[src/main/scala/Memory/MEMRS.scala 99:44]
      node _T_15 = tail(_T_14, 1) @[src/main/scala/Memory/MEMRS.scala 99:44]
      connect reservation_station[_T_15].fetch_PC, io.fetch_PC @[src/main/scala/Memory/MEMRS.scala 99:79]
    when written_vec[2] : @[src/main/scala/Memory/MEMRS.scala 95:29]
      node _index_offset_T_4 = add(written_vec[1], written_vec[2]) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_5 = bits(_index_offset_T_4, 1, 0) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_6 = add(written_vec[0], _index_offset_T_5) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_7 = bits(_index_offset_T_6, 1, 0) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_8 = sub(_index_offset_T_7, UInt<1>(0h1)) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node index_offset_2 = tail(_index_offset_T_8, 1) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node _T_16 = add(back_index, index_offset_2) @[src/main/scala/Memory/MEMRS.scala 97:44]
      node _T_17 = tail(_T_16, 1) @[src/main/scala/Memory/MEMRS.scala 97:44]
      connect reservation_station[_T_17].decoded_instruction, io.backend_packet[2].bits @[src/main/scala/Memory/MEMRS.scala 97:80]
      node _T_18 = add(back_index, index_offset_2) @[src/main/scala/Memory/MEMRS.scala 98:44]
      node _T_19 = tail(_T_18, 1) @[src/main/scala/Memory/MEMRS.scala 98:44]
      connect reservation_station[_T_19].valid, UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 98:79]
      node _T_20 = add(back_index, index_offset_2) @[src/main/scala/Memory/MEMRS.scala 99:44]
      node _T_21 = tail(_T_20, 1) @[src/main/scala/Memory/MEMRS.scala 99:44]
      connect reservation_station[_T_21].fetch_PC, io.fetch_PC @[src/main/scala/Memory/MEMRS.scala 99:79]
    when written_vec[3] : @[src/main/scala/Memory/MEMRS.scala 95:29]
      node _index_offset_T_9 = add(written_vec[0], written_vec[1]) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_10 = bits(_index_offset_T_9, 1, 0) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_11 = add(written_vec[2], written_vec[3]) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_12 = bits(_index_offset_T_11, 1, 0) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_13 = add(_index_offset_T_10, _index_offset_T_12) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_14 = bits(_index_offset_T_13, 2, 0) @[src/main/scala/Memory/MEMRS.scala 96:40]
      node _index_offset_T_15 = sub(_index_offset_T_14, UInt<1>(0h1)) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node index_offset_3 = tail(_index_offset_T_15, 1) @[src/main/scala/Memory/MEMRS.scala 96:63]
      node _T_22 = add(back_index, index_offset_3) @[src/main/scala/Memory/MEMRS.scala 97:44]
      node _T_23 = tail(_T_22, 1) @[src/main/scala/Memory/MEMRS.scala 97:44]
      connect reservation_station[_T_23].decoded_instruction, io.backend_packet[3].bits @[src/main/scala/Memory/MEMRS.scala 97:80]
      node _T_24 = add(back_index, index_offset_3) @[src/main/scala/Memory/MEMRS.scala 98:44]
      node _T_25 = tail(_T_24, 1) @[src/main/scala/Memory/MEMRS.scala 98:44]
      connect reservation_station[_T_25].valid, UInt<1>(0h1) @[src/main/scala/Memory/MEMRS.scala 98:79]
      node _T_26 = add(back_index, index_offset_3) @[src/main/scala/Memory/MEMRS.scala 99:44]
      node _T_27 = tail(_T_26, 1) @[src/main/scala/Memory/MEMRS.scala 99:44]
      connect reservation_station[_T_27].fetch_PC, io.fetch_PC @[src/main/scala/Memory/MEMRS.scala 99:79]
    node _back_pointer_T = add(written_vec[0], written_vec[1]) @[src/main/scala/Memory/MEMRS.scala 104:44]
    node _back_pointer_T_1 = bits(_back_pointer_T, 1, 0) @[src/main/scala/Memory/MEMRS.scala 104:44]
    node _back_pointer_T_2 = add(written_vec[2], written_vec[3]) @[src/main/scala/Memory/MEMRS.scala 104:44]
    node _back_pointer_T_3 = bits(_back_pointer_T_2, 1, 0) @[src/main/scala/Memory/MEMRS.scala 104:44]
    node _back_pointer_T_4 = add(_back_pointer_T_1, _back_pointer_T_3) @[src/main/scala/Memory/MEMRS.scala 104:44]
    node _back_pointer_T_5 = bits(_back_pointer_T_4, 2, 0) @[src/main/scala/Memory/MEMRS.scala 104:44]
    node _back_pointer_T_6 = add(back_pointer, _back_pointer_T_5) @[src/main/scala/Memory/MEMRS.scala 104:34]
    node _back_pointer_T_7 = tail(_back_pointer_T_6, 1) @[src/main/scala/Memory/MEMRS.scala 104:34]
    connect back_pointer, _back_pointer_T_7 @[src/main/scala/Memory/MEMRS.scala 104:18]
    wire RS1_match : UInt<1>[16] @[src/main/scala/Memory/MEMRS.scala 111:25]
    wire RS2_match : UInt<1>[16] @[src/main/scala/Memory/MEMRS.scala 112:25]
    node _T_28 = eq(io.FU_outputs[0].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_29 = and(_T_28, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_30 = and(_T_29, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_31 = or(UInt<1>(0h0), _T_30) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_32 = eq(io.FU_outputs[1].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_33 = and(_T_32, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_34 = and(_T_33, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_35 = or(_T_31, _T_34) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_36 = eq(io.FU_outputs[2].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_37 = and(_T_36, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_38 = and(_T_37, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_39 = or(_T_35, _T_38) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_40 = eq(io.FU_outputs[3].bits.RD, reservation_station[0].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_41 = and(_T_40, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_42 = and(_T_41, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_43 = or(_T_39, _T_42) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_44 = eq(io.FU_outputs[0].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_45 = and(_T_44, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_46 = and(_T_45, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_47 = or(UInt<1>(0h0), _T_46) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_48 = eq(io.FU_outputs[1].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_49 = and(_T_48, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_50 = and(_T_49, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_51 = or(_T_47, _T_50) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_52 = eq(io.FU_outputs[2].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_53 = and(_T_52, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_54 = and(_T_53, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_55 = or(_T_51, _T_54) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_56 = eq(io.FU_outputs[3].bits.RD, reservation_station[0].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_57 = and(_T_56, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_58 = and(_T_57, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_59 = or(_T_55, _T_58) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[0], _T_43 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[0], _T_59 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_60 = eq(io.FU_outputs[0].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_61 = and(_T_60, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_62 = and(_T_61, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_63 = or(UInt<1>(0h0), _T_62) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_64 = eq(io.FU_outputs[1].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_65 = and(_T_64, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_66 = and(_T_65, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_67 = or(_T_63, _T_66) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_68 = eq(io.FU_outputs[2].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_69 = and(_T_68, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_70 = and(_T_69, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_71 = or(_T_67, _T_70) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_72 = eq(io.FU_outputs[3].bits.RD, reservation_station[1].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_73 = and(_T_72, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_74 = and(_T_73, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_75 = or(_T_71, _T_74) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_76 = eq(io.FU_outputs[0].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_77 = and(_T_76, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_78 = and(_T_77, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_79 = or(UInt<1>(0h0), _T_78) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_80 = eq(io.FU_outputs[1].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_81 = and(_T_80, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_82 = and(_T_81, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_83 = or(_T_79, _T_82) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_84 = eq(io.FU_outputs[2].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_85 = and(_T_84, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_86 = and(_T_85, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_87 = or(_T_83, _T_86) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_88 = eq(io.FU_outputs[3].bits.RD, reservation_station[1].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_89 = and(_T_88, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_90 = and(_T_89, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_91 = or(_T_87, _T_90) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[1], _T_75 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[1], _T_91 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_92 = eq(io.FU_outputs[0].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_93 = and(_T_92, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_94 = and(_T_93, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_95 = or(UInt<1>(0h0), _T_94) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_96 = eq(io.FU_outputs[1].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_97 = and(_T_96, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_98 = and(_T_97, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_99 = or(_T_95, _T_98) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_100 = eq(io.FU_outputs[2].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_101 = and(_T_100, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_102 = and(_T_101, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_103 = or(_T_99, _T_102) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_104 = eq(io.FU_outputs[3].bits.RD, reservation_station[2].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_105 = and(_T_104, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_106 = and(_T_105, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_107 = or(_T_103, _T_106) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_108 = eq(io.FU_outputs[0].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_109 = and(_T_108, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_110 = and(_T_109, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_111 = or(UInt<1>(0h0), _T_110) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_112 = eq(io.FU_outputs[1].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_113 = and(_T_112, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_114 = and(_T_113, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_115 = or(_T_111, _T_114) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_116 = eq(io.FU_outputs[2].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_117 = and(_T_116, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_118 = and(_T_117, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_119 = or(_T_115, _T_118) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_120 = eq(io.FU_outputs[3].bits.RD, reservation_station[2].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_121 = and(_T_120, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_122 = and(_T_121, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_123 = or(_T_119, _T_122) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[2], _T_107 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[2], _T_123 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_124 = eq(io.FU_outputs[0].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_125 = and(_T_124, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_126 = and(_T_125, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_127 = or(UInt<1>(0h0), _T_126) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_128 = eq(io.FU_outputs[1].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_129 = and(_T_128, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_130 = and(_T_129, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_131 = or(_T_127, _T_130) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_132 = eq(io.FU_outputs[2].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_133 = and(_T_132, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_134 = and(_T_133, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_135 = or(_T_131, _T_134) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_136 = eq(io.FU_outputs[3].bits.RD, reservation_station[3].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_137 = and(_T_136, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_138 = and(_T_137, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_139 = or(_T_135, _T_138) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_140 = eq(io.FU_outputs[0].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_141 = and(_T_140, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_142 = and(_T_141, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_143 = or(UInt<1>(0h0), _T_142) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_144 = eq(io.FU_outputs[1].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_145 = and(_T_144, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_146 = and(_T_145, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_147 = or(_T_143, _T_146) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_148 = eq(io.FU_outputs[2].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_149 = and(_T_148, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_150 = and(_T_149, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_151 = or(_T_147, _T_150) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_152 = eq(io.FU_outputs[3].bits.RD, reservation_station[3].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_153 = and(_T_152, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_154 = and(_T_153, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_155 = or(_T_151, _T_154) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[3], _T_139 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[3], _T_155 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_156 = eq(io.FU_outputs[0].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_157 = and(_T_156, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_158 = and(_T_157, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_159 = or(UInt<1>(0h0), _T_158) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_160 = eq(io.FU_outputs[1].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_161 = and(_T_160, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_162 = and(_T_161, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_163 = or(_T_159, _T_162) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_164 = eq(io.FU_outputs[2].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_165 = and(_T_164, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_166 = and(_T_165, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_167 = or(_T_163, _T_166) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_168 = eq(io.FU_outputs[3].bits.RD, reservation_station[4].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_169 = and(_T_168, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_170 = and(_T_169, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_171 = or(_T_167, _T_170) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_172 = eq(io.FU_outputs[0].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_173 = and(_T_172, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_174 = and(_T_173, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_175 = or(UInt<1>(0h0), _T_174) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_176 = eq(io.FU_outputs[1].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_177 = and(_T_176, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_178 = and(_T_177, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_179 = or(_T_175, _T_178) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_180 = eq(io.FU_outputs[2].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_181 = and(_T_180, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_182 = and(_T_181, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_183 = or(_T_179, _T_182) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_184 = eq(io.FU_outputs[3].bits.RD, reservation_station[4].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_185 = and(_T_184, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_186 = and(_T_185, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_187 = or(_T_183, _T_186) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[4], _T_171 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[4], _T_187 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_188 = eq(io.FU_outputs[0].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_189 = and(_T_188, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_190 = and(_T_189, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_191 = or(UInt<1>(0h0), _T_190) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_192 = eq(io.FU_outputs[1].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_193 = and(_T_192, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_194 = and(_T_193, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_195 = or(_T_191, _T_194) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_196 = eq(io.FU_outputs[2].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_197 = and(_T_196, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_198 = and(_T_197, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_199 = or(_T_195, _T_198) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_200 = eq(io.FU_outputs[3].bits.RD, reservation_station[5].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_201 = and(_T_200, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_202 = and(_T_201, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_203 = or(_T_199, _T_202) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_204 = eq(io.FU_outputs[0].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_205 = and(_T_204, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_206 = and(_T_205, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_207 = or(UInt<1>(0h0), _T_206) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_208 = eq(io.FU_outputs[1].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_209 = and(_T_208, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_210 = and(_T_209, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_211 = or(_T_207, _T_210) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_212 = eq(io.FU_outputs[2].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_213 = and(_T_212, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_214 = and(_T_213, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_215 = or(_T_211, _T_214) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_216 = eq(io.FU_outputs[3].bits.RD, reservation_station[5].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_217 = and(_T_216, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_218 = and(_T_217, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_219 = or(_T_215, _T_218) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[5], _T_203 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[5], _T_219 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_220 = eq(io.FU_outputs[0].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_221 = and(_T_220, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_222 = and(_T_221, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_223 = or(UInt<1>(0h0), _T_222) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_224 = eq(io.FU_outputs[1].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_225 = and(_T_224, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_226 = and(_T_225, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_227 = or(_T_223, _T_226) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_228 = eq(io.FU_outputs[2].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_229 = and(_T_228, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_230 = and(_T_229, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_231 = or(_T_227, _T_230) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_232 = eq(io.FU_outputs[3].bits.RD, reservation_station[6].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_233 = and(_T_232, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_234 = and(_T_233, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_235 = or(_T_231, _T_234) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_236 = eq(io.FU_outputs[0].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_237 = and(_T_236, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_238 = and(_T_237, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_239 = or(UInt<1>(0h0), _T_238) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_240 = eq(io.FU_outputs[1].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_241 = and(_T_240, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_242 = and(_T_241, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_243 = or(_T_239, _T_242) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_244 = eq(io.FU_outputs[2].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_245 = and(_T_244, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_246 = and(_T_245, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_247 = or(_T_243, _T_246) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_248 = eq(io.FU_outputs[3].bits.RD, reservation_station[6].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_249 = and(_T_248, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_250 = and(_T_249, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_251 = or(_T_247, _T_250) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[6], _T_235 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[6], _T_251 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_252 = eq(io.FU_outputs[0].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_253 = and(_T_252, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_254 = and(_T_253, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_255 = or(UInt<1>(0h0), _T_254) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_256 = eq(io.FU_outputs[1].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_257 = and(_T_256, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_258 = and(_T_257, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_259 = or(_T_255, _T_258) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_260 = eq(io.FU_outputs[2].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_261 = and(_T_260, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_262 = and(_T_261, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_263 = or(_T_259, _T_262) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_264 = eq(io.FU_outputs[3].bits.RD, reservation_station[7].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_265 = and(_T_264, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_266 = and(_T_265, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_267 = or(_T_263, _T_266) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_268 = eq(io.FU_outputs[0].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_269 = and(_T_268, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_270 = and(_T_269, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_271 = or(UInt<1>(0h0), _T_270) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_272 = eq(io.FU_outputs[1].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_273 = and(_T_272, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_274 = and(_T_273, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_275 = or(_T_271, _T_274) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_276 = eq(io.FU_outputs[2].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_277 = and(_T_276, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_278 = and(_T_277, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_279 = or(_T_275, _T_278) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_280 = eq(io.FU_outputs[3].bits.RD, reservation_station[7].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_281 = and(_T_280, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_282 = and(_T_281, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_283 = or(_T_279, _T_282) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[7], _T_267 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[7], _T_283 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_284 = eq(io.FU_outputs[0].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_285 = and(_T_284, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_286 = and(_T_285, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_287 = or(UInt<1>(0h0), _T_286) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_288 = eq(io.FU_outputs[1].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_289 = and(_T_288, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_290 = and(_T_289, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_291 = or(_T_287, _T_290) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_292 = eq(io.FU_outputs[2].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_293 = and(_T_292, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_294 = and(_T_293, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_295 = or(_T_291, _T_294) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_296 = eq(io.FU_outputs[3].bits.RD, reservation_station[8].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_297 = and(_T_296, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_298 = and(_T_297, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_299 = or(_T_295, _T_298) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_300 = eq(io.FU_outputs[0].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_301 = and(_T_300, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_302 = and(_T_301, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_303 = or(UInt<1>(0h0), _T_302) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_304 = eq(io.FU_outputs[1].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_305 = and(_T_304, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_306 = and(_T_305, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_307 = or(_T_303, _T_306) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_308 = eq(io.FU_outputs[2].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_309 = and(_T_308, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_310 = and(_T_309, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_311 = or(_T_307, _T_310) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_312 = eq(io.FU_outputs[3].bits.RD, reservation_station[8].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_313 = and(_T_312, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_314 = and(_T_313, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_315 = or(_T_311, _T_314) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[8], _T_299 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[8], _T_315 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_316 = eq(io.FU_outputs[0].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_317 = and(_T_316, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_318 = and(_T_317, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_319 = or(UInt<1>(0h0), _T_318) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_320 = eq(io.FU_outputs[1].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_321 = and(_T_320, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_322 = and(_T_321, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_323 = or(_T_319, _T_322) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_324 = eq(io.FU_outputs[2].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_325 = and(_T_324, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_326 = and(_T_325, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_327 = or(_T_323, _T_326) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_328 = eq(io.FU_outputs[3].bits.RD, reservation_station[9].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_329 = and(_T_328, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_330 = and(_T_329, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_331 = or(_T_327, _T_330) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_332 = eq(io.FU_outputs[0].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_333 = and(_T_332, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_334 = and(_T_333, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_335 = or(UInt<1>(0h0), _T_334) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_336 = eq(io.FU_outputs[1].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_337 = and(_T_336, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_338 = and(_T_337, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_339 = or(_T_335, _T_338) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_340 = eq(io.FU_outputs[2].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_341 = and(_T_340, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_342 = and(_T_341, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_343 = or(_T_339, _T_342) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_344 = eq(io.FU_outputs[3].bits.RD, reservation_station[9].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_345 = and(_T_344, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_346 = and(_T_345, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_347 = or(_T_343, _T_346) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[9], _T_331 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[9], _T_347 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_348 = eq(io.FU_outputs[0].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_349 = and(_T_348, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_350 = and(_T_349, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_351 = or(UInt<1>(0h0), _T_350) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_352 = eq(io.FU_outputs[1].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_353 = and(_T_352, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_354 = and(_T_353, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_355 = or(_T_351, _T_354) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_356 = eq(io.FU_outputs[2].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_357 = and(_T_356, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_358 = and(_T_357, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_359 = or(_T_355, _T_358) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_360 = eq(io.FU_outputs[3].bits.RD, reservation_station[10].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_361 = and(_T_360, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_362 = and(_T_361, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_363 = or(_T_359, _T_362) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_364 = eq(io.FU_outputs[0].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_365 = and(_T_364, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_366 = and(_T_365, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_367 = or(UInt<1>(0h0), _T_366) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_368 = eq(io.FU_outputs[1].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_369 = and(_T_368, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_370 = and(_T_369, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_371 = or(_T_367, _T_370) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_372 = eq(io.FU_outputs[2].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_373 = and(_T_372, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_374 = and(_T_373, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_375 = or(_T_371, _T_374) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_376 = eq(io.FU_outputs[3].bits.RD, reservation_station[10].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_377 = and(_T_376, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_378 = and(_T_377, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_379 = or(_T_375, _T_378) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[10], _T_363 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[10], _T_379 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_380 = eq(io.FU_outputs[0].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_381 = and(_T_380, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_382 = and(_T_381, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_383 = or(UInt<1>(0h0), _T_382) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_384 = eq(io.FU_outputs[1].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_385 = and(_T_384, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_386 = and(_T_385, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_387 = or(_T_383, _T_386) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_388 = eq(io.FU_outputs[2].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_389 = and(_T_388, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_390 = and(_T_389, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_391 = or(_T_387, _T_390) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_392 = eq(io.FU_outputs[3].bits.RD, reservation_station[11].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_393 = and(_T_392, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_394 = and(_T_393, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_395 = or(_T_391, _T_394) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_396 = eq(io.FU_outputs[0].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_397 = and(_T_396, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_398 = and(_T_397, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_399 = or(UInt<1>(0h0), _T_398) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_400 = eq(io.FU_outputs[1].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_401 = and(_T_400, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_402 = and(_T_401, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_403 = or(_T_399, _T_402) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_404 = eq(io.FU_outputs[2].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_405 = and(_T_404, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_406 = and(_T_405, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_407 = or(_T_403, _T_406) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_408 = eq(io.FU_outputs[3].bits.RD, reservation_station[11].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_409 = and(_T_408, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_410 = and(_T_409, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_411 = or(_T_407, _T_410) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[11], _T_395 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[11], _T_411 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_412 = eq(io.FU_outputs[0].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_413 = and(_T_412, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_414 = and(_T_413, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_415 = or(UInt<1>(0h0), _T_414) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_416 = eq(io.FU_outputs[1].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_417 = and(_T_416, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_418 = and(_T_417, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_419 = or(_T_415, _T_418) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_420 = eq(io.FU_outputs[2].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_421 = and(_T_420, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_422 = and(_T_421, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_423 = or(_T_419, _T_422) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_424 = eq(io.FU_outputs[3].bits.RD, reservation_station[12].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_425 = and(_T_424, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_426 = and(_T_425, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_427 = or(_T_423, _T_426) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_428 = eq(io.FU_outputs[0].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_429 = and(_T_428, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_430 = and(_T_429, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_431 = or(UInt<1>(0h0), _T_430) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_432 = eq(io.FU_outputs[1].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_433 = and(_T_432, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_434 = and(_T_433, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_435 = or(_T_431, _T_434) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_436 = eq(io.FU_outputs[2].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_437 = and(_T_436, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_438 = and(_T_437, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_439 = or(_T_435, _T_438) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_440 = eq(io.FU_outputs[3].bits.RD, reservation_station[12].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_441 = and(_T_440, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_442 = and(_T_441, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_443 = or(_T_439, _T_442) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[12], _T_427 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[12], _T_443 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_444 = eq(io.FU_outputs[0].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_445 = and(_T_444, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_446 = and(_T_445, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_447 = or(UInt<1>(0h0), _T_446) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_448 = eq(io.FU_outputs[1].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_449 = and(_T_448, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_450 = and(_T_449, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_451 = or(_T_447, _T_450) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_452 = eq(io.FU_outputs[2].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_453 = and(_T_452, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_454 = and(_T_453, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_455 = or(_T_451, _T_454) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_456 = eq(io.FU_outputs[3].bits.RD, reservation_station[13].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_457 = and(_T_456, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_458 = and(_T_457, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_459 = or(_T_455, _T_458) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_460 = eq(io.FU_outputs[0].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_461 = and(_T_460, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_462 = and(_T_461, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_463 = or(UInt<1>(0h0), _T_462) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_464 = eq(io.FU_outputs[1].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_465 = and(_T_464, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_466 = and(_T_465, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_467 = or(_T_463, _T_466) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_468 = eq(io.FU_outputs[2].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_469 = and(_T_468, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_470 = and(_T_469, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_471 = or(_T_467, _T_470) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_472 = eq(io.FU_outputs[3].bits.RD, reservation_station[13].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_473 = and(_T_472, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_474 = and(_T_473, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_475 = or(_T_471, _T_474) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[13], _T_459 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[13], _T_475 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_476 = eq(io.FU_outputs[0].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_477 = and(_T_476, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_478 = and(_T_477, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_479 = or(UInt<1>(0h0), _T_478) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_480 = eq(io.FU_outputs[1].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_481 = and(_T_480, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_482 = and(_T_481, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_483 = or(_T_479, _T_482) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_484 = eq(io.FU_outputs[2].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_485 = and(_T_484, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_486 = and(_T_485, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_487 = or(_T_483, _T_486) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_488 = eq(io.FU_outputs[3].bits.RD, reservation_station[14].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_489 = and(_T_488, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_490 = and(_T_489, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_491 = or(_T_487, _T_490) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_492 = eq(io.FU_outputs[0].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_493 = and(_T_492, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_494 = and(_T_493, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_495 = or(UInt<1>(0h0), _T_494) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_496 = eq(io.FU_outputs[1].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_497 = and(_T_496, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_498 = and(_T_497, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_499 = or(_T_495, _T_498) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_500 = eq(io.FU_outputs[2].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_501 = and(_T_500, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_502 = and(_T_501, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_503 = or(_T_499, _T_502) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_504 = eq(io.FU_outputs[3].bits.RD, reservation_station[14].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_505 = and(_T_504, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_506 = and(_T_505, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_507 = or(_T_503, _T_506) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[14], _T_491 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[14], _T_507 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_508 = eq(io.FU_outputs[0].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_509 = and(_T_508, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_510 = and(_T_509, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_511 = or(UInt<1>(0h0), _T_510) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_512 = eq(io.FU_outputs[1].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_513 = and(_T_512, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_514 = and(_T_513, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_515 = or(_T_511, _T_514) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_516 = eq(io.FU_outputs[2].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_517 = and(_T_516, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_518 = and(_T_517, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_519 = or(_T_515, _T_518) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_520 = eq(io.FU_outputs[3].bits.RD, reservation_station[15].decoded_instruction.RS1) @[src/main/scala/Memory/MEMRS.scala 119:68]
    node _T_521 = and(_T_520, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 119:120]
    node _T_522 = and(_T_521, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 119:147]
    node _T_523 = or(_T_519, _T_522) @[src/main/scala/Memory/MEMRS.scala 119:37]
    node _T_524 = eq(io.FU_outputs[0].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_525 = and(_T_524, io.FU_outputs[0].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_526 = and(_T_525, io.FU_outputs[0].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_527 = or(UInt<1>(0h0), _T_526) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_528 = eq(io.FU_outputs[1].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_529 = and(_T_528, io.FU_outputs[1].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_530 = and(_T_529, io.FU_outputs[1].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_531 = or(_T_527, _T_530) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_532 = eq(io.FU_outputs[2].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_533 = and(_T_532, io.FU_outputs[2].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_534 = and(_T_533, io.FU_outputs[2].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_535 = or(_T_531, _T_534) @[src/main/scala/Memory/MEMRS.scala 122:37]
    node _T_536 = eq(io.FU_outputs[3].bits.RD, reservation_station[15].decoded_instruction.RS2) @[src/main/scala/Memory/MEMRS.scala 122:68]
    node _T_537 = and(_T_536, io.FU_outputs[3].valid) @[src/main/scala/Memory/MEMRS.scala 122:121]
    node _T_538 = and(_T_537, io.FU_outputs[3].bits.RD_valid) @[src/main/scala/Memory/MEMRS.scala 122:148]
    node _T_539 = or(_T_535, _T_538) @[src/main/scala/Memory/MEMRS.scala 122:37]
    connect RS1_match[15], _T_523 @[src/main/scala/Memory/MEMRS.scala 125:22]
    connect RS2_match[15], _T_539 @[src/main/scala/Memory/MEMRS.scala 126:22]
    node _T_540 = eq(reservation_station[0].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_541 = and(_T_540, reservation_station[0].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_541 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[0].decoded_instruction.ready_bits.RS2_ready, RS2_match[0] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_542 = eq(reservation_station[1].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_543 = and(_T_542, reservation_station[1].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_543 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[1].decoded_instruction.ready_bits.RS2_ready, RS2_match[1] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_544 = eq(reservation_station[2].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_545 = and(_T_544, reservation_station[2].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_545 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[2].decoded_instruction.ready_bits.RS2_ready, RS2_match[2] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_546 = eq(reservation_station[3].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_547 = and(_T_546, reservation_station[3].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_547 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[3].decoded_instruction.ready_bits.RS2_ready, RS2_match[3] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_548 = eq(reservation_station[4].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_549 = and(_T_548, reservation_station[4].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_549 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[4].decoded_instruction.ready_bits.RS2_ready, RS2_match[4] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_550 = eq(reservation_station[5].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_551 = and(_T_550, reservation_station[5].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_551 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[5].decoded_instruction.ready_bits.RS2_ready, RS2_match[5] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_552 = eq(reservation_station[6].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_553 = and(_T_552, reservation_station[6].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_553 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[6].decoded_instruction.ready_bits.RS2_ready, RS2_match[6] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_554 = eq(reservation_station[7].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_555 = and(_T_554, reservation_station[7].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_555 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[7].decoded_instruction.ready_bits.RS2_ready, RS2_match[7] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_556 = eq(reservation_station[8].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_557 = and(_T_556, reservation_station[8].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_557 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[8].decoded_instruction.ready_bits.RS2_ready, RS2_match[8] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_558 = eq(reservation_station[9].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_559 = and(_T_558, reservation_station[9].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_559 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[9].decoded_instruction.ready_bits.RS2_ready, RS2_match[9] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_560 = eq(reservation_station[10].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_561 = and(_T_560, reservation_station[10].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_561 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[10].decoded_instruction.ready_bits.RS2_ready, RS2_match[10] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_562 = eq(reservation_station[11].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_563 = and(_T_562, reservation_station[11].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_563 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[11].decoded_instruction.ready_bits.RS2_ready, RS2_match[11] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_564 = eq(reservation_station[12].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_565 = and(_T_564, reservation_station[12].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_565 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[12].decoded_instruction.ready_bits.RS2_ready, RS2_match[12] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_566 = eq(reservation_station[13].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_567 = and(_T_566, reservation_station[13].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_567 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[13].decoded_instruction.ready_bits.RS2_ready, RS2_match[13] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_568 = eq(reservation_station[14].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_569 = and(_T_568, reservation_station[14].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_569 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[14].decoded_instruction.ready_bits.RS2_ready, RS2_match[14] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_570 = eq(reservation_station[15].decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 132:14]
    node _T_571 = and(_T_570, reservation_station[15].valid) @[src/main/scala/Memory/MEMRS.scala 132:79]
    when _T_571 : @[src/main/scala/Memory/MEMRS.scala 132:111]
      connect reservation_station[15].decoded_instruction.ready_bits.RS2_ready, RS2_match[15] @[src/main/scala/Memory/MEMRS.scala 133:77]
    node _T_572 = eq(reservation_station[0].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_573 = and(_T_572, reservation_station[0].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_573 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[0].decoded_instruction.ready_bits.RS1_ready, RS1_match[0] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_574 = eq(reservation_station[1].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_575 = and(_T_574, reservation_station[1].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_575 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[1].decoded_instruction.ready_bits.RS1_ready, RS1_match[1] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_576 = eq(reservation_station[2].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_577 = and(_T_576, reservation_station[2].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_577 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[2].decoded_instruction.ready_bits.RS1_ready, RS1_match[2] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_578 = eq(reservation_station[3].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_579 = and(_T_578, reservation_station[3].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_579 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[3].decoded_instruction.ready_bits.RS1_ready, RS1_match[3] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_580 = eq(reservation_station[4].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_581 = and(_T_580, reservation_station[4].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_581 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[4].decoded_instruction.ready_bits.RS1_ready, RS1_match[4] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_582 = eq(reservation_station[5].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_583 = and(_T_582, reservation_station[5].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_583 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[5].decoded_instruction.ready_bits.RS1_ready, RS1_match[5] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_584 = eq(reservation_station[6].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_585 = and(_T_584, reservation_station[6].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_585 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[6].decoded_instruction.ready_bits.RS1_ready, RS1_match[6] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_586 = eq(reservation_station[7].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_587 = and(_T_586, reservation_station[7].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_587 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[7].decoded_instruction.ready_bits.RS1_ready, RS1_match[7] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_588 = eq(reservation_station[8].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_589 = and(_T_588, reservation_station[8].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_589 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[8].decoded_instruction.ready_bits.RS1_ready, RS1_match[8] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_590 = eq(reservation_station[9].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_591 = and(_T_590, reservation_station[9].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_591 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[9].decoded_instruction.ready_bits.RS1_ready, RS1_match[9] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_592 = eq(reservation_station[10].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_593 = and(_T_592, reservation_station[10].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_593 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[10].decoded_instruction.ready_bits.RS1_ready, RS1_match[10] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_594 = eq(reservation_station[11].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_595 = and(_T_594, reservation_station[11].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_595 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[11].decoded_instruction.ready_bits.RS1_ready, RS1_match[11] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_596 = eq(reservation_station[12].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_597 = and(_T_596, reservation_station[12].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_597 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[12].decoded_instruction.ready_bits.RS1_ready, RS1_match[12] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_598 = eq(reservation_station[13].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_599 = and(_T_598, reservation_station[13].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_599 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[13].decoded_instruction.ready_bits.RS1_ready, RS1_match[13] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_600 = eq(reservation_station[14].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_601 = and(_T_600, reservation_station[14].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_601 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[14].decoded_instruction.ready_bits.RS1_ready, RS1_match[14] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _T_602 = eq(reservation_station[15].decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 138:14]
    node _T_603 = and(_T_602, reservation_station[15].valid) @[src/main/scala/Memory/MEMRS.scala 138:79]
    when _T_603 : @[src/main/scala/Memory/MEMRS.scala 138:111]
      connect reservation_station[15].decoded_instruction.ready_bits.RS1_ready, RS1_match[15] @[src/main/scala/Memory/MEMRS.scala 139:77]
    node _RS1_ready_valid_T = eq(reservation_station[front_index].decoded_instruction.RS1_valid, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 150:105]
    node RS1_ready_valid = or(reservation_station[front_index].decoded_instruction.ready_bits.RS1_ready, _RS1_ready_valid_T) @[src/main/scala/Memory/MEMRS.scala 150:102]
    node _RS2_ready_valid_T = eq(reservation_station[front_index].decoded_instruction.RS2_valid, UInt<1>(0h0)) @[src/main/scala/Memory/MEMRS.scala 151:105]
    node RS2_ready_valid = or(reservation_station[front_index].decoded_instruction.ready_bits.RS2_ready, _RS2_ready_valid_T) @[src/main/scala/Memory/MEMRS.scala 151:102]
    node _good_to_go_T = and(reservation_station[front_index].valid, reservation_station[front_index].committed) @[src/main/scala/Memory/MEMRS.scala 153:65]
    node _good_to_go_T_1 = and(_good_to_go_T, RS1_ready_valid) @[src/main/scala/Memory/MEMRS.scala 154:68]
    node good_to_go = and(_good_to_go_T_1, RS2_ready_valid) @[src/main/scala/Memory/MEMRS.scala 154:87]
    node _front_pointer_T = add(front_pointer, good_to_go) @[src/main/scala/Memory/MEMRS.scala 156:36]
    node _front_pointer_T_1 = tail(_front_pointer_T, 1) @[src/main/scala/Memory/MEMRS.scala 156:36]
    connect front_pointer, _front_pointer_T_1 @[src/main/scala/Memory/MEMRS.scala 156:19]
    when good_to_go : @[src/main/scala/Memory/MEMRS.scala 159:21]
      wire _reservation_station_WIRE_17 : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect _reservation_station_WIRE_17.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 160:57]
      connect reservation_station[front_index], _reservation_station_WIRE_17 @[src/main/scala/Memory/MEMRS.scala 160:42]
    wire _io_RF_inputs_0_bits_WIRE : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>} @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect _io_RF_inputs_0_bits_WIRE.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 167:44]
    connect io.RF_inputs[0].bits, _io_RF_inputs_0_bits_WIRE @[src/main/scala/Memory/MEMRS.scala 167:29]
    connect io.RF_inputs[0].valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 168:29]
    wire _io_RF_inputs_1_bits_WIRE : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>} @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect _io_RF_inputs_1_bits_WIRE.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 170:44]
    connect io.RF_inputs[1].bits, _io_RF_inputs_1_bits_WIRE @[src/main/scala/Memory/MEMRS.scala 170:29]
    connect io.RF_inputs[1].valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 171:29]
    wire _io_RF_inputs_2_bits_WIRE : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>} @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect _io_RF_inputs_2_bits_WIRE.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 173:44]
    connect io.RF_inputs[2].bits, _io_RF_inputs_2_bits_WIRE @[src/main/scala/Memory/MEMRS.scala 173:29]
    connect io.RF_inputs[2].valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 174:29]
    connect io.RF_inputs[3].bits, reservation_station[front_index].decoded_instruction @[src/main/scala/Memory/MEMRS.scala 177:28]
    connect io.RF_inputs[3].valid, good_to_go @[src/main/scala/Memory/MEMRS.scala 178:28]
    node availalbe_RS_entries_lo_lo_lo = cat(reservation_station[14].valid, reservation_station[15].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_lo_lo_hi = cat(reservation_station[12].valid, reservation_station[13].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_lo_lo = cat(availalbe_RS_entries_lo_lo_hi, availalbe_RS_entries_lo_lo_lo) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_lo_hi_lo = cat(reservation_station[10].valid, reservation_station[11].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_lo_hi_hi = cat(reservation_station[8].valid, reservation_station[9].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_lo_hi = cat(availalbe_RS_entries_lo_hi_hi, availalbe_RS_entries_lo_hi_lo) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_lo = cat(availalbe_RS_entries_lo_hi, availalbe_RS_entries_lo_lo) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_hi_lo_lo = cat(reservation_station[6].valid, reservation_station[7].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_hi_lo_hi = cat(reservation_station[4].valid, reservation_station[5].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_hi_lo = cat(availalbe_RS_entries_hi_lo_hi, availalbe_RS_entries_hi_lo_lo) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_hi_hi_lo = cat(reservation_station[2].valid, reservation_station[3].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_hi_hi_hi = cat(reservation_station[0].valid, reservation_station[1].valid) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_hi_hi = cat(availalbe_RS_entries_hi_hi_hi, availalbe_RS_entries_hi_hi_lo) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node availalbe_RS_entries_hi = cat(availalbe_RS_entries_hi_hi, availalbe_RS_entries_hi_lo) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node _availalbe_RS_entries_T = cat(availalbe_RS_entries_hi, availalbe_RS_entries_lo) @[src/main/scala/Memory/MEMRS.scala 182:45]
    node _availalbe_RS_entries_T_1 = not(_availalbe_RS_entries_T) @[src/main/scala/Memory/MEMRS.scala 182:41]
    node _availalbe_RS_entries_T_2 = bits(_availalbe_RS_entries_T_1, 0, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_3 = bits(_availalbe_RS_entries_T_1, 1, 1) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_4 = bits(_availalbe_RS_entries_T_1, 2, 2) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_5 = bits(_availalbe_RS_entries_T_1, 3, 3) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_6 = bits(_availalbe_RS_entries_T_1, 4, 4) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_7 = bits(_availalbe_RS_entries_T_1, 5, 5) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_8 = bits(_availalbe_RS_entries_T_1, 6, 6) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_9 = bits(_availalbe_RS_entries_T_1, 7, 7) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_10 = bits(_availalbe_RS_entries_T_1, 8, 8) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_11 = bits(_availalbe_RS_entries_T_1, 9, 9) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_12 = bits(_availalbe_RS_entries_T_1, 10, 10) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_13 = bits(_availalbe_RS_entries_T_1, 11, 11) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_14 = bits(_availalbe_RS_entries_T_1, 12, 12) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_15 = bits(_availalbe_RS_entries_T_1, 13, 13) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_16 = bits(_availalbe_RS_entries_T_1, 14, 14) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_17 = bits(_availalbe_RS_entries_T_1, 15, 15) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_18 = add(_availalbe_RS_entries_T_2, _availalbe_RS_entries_T_3) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_19 = bits(_availalbe_RS_entries_T_18, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_20 = add(_availalbe_RS_entries_T_4, _availalbe_RS_entries_T_5) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_21 = bits(_availalbe_RS_entries_T_20, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_22 = add(_availalbe_RS_entries_T_19, _availalbe_RS_entries_T_21) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_23 = bits(_availalbe_RS_entries_T_22, 2, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_24 = add(_availalbe_RS_entries_T_6, _availalbe_RS_entries_T_7) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_25 = bits(_availalbe_RS_entries_T_24, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_26 = add(_availalbe_RS_entries_T_8, _availalbe_RS_entries_T_9) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_27 = bits(_availalbe_RS_entries_T_26, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_28 = add(_availalbe_RS_entries_T_25, _availalbe_RS_entries_T_27) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_29 = bits(_availalbe_RS_entries_T_28, 2, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_30 = add(_availalbe_RS_entries_T_23, _availalbe_RS_entries_T_29) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_31 = bits(_availalbe_RS_entries_T_30, 3, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_32 = add(_availalbe_RS_entries_T_10, _availalbe_RS_entries_T_11) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_33 = bits(_availalbe_RS_entries_T_32, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_34 = add(_availalbe_RS_entries_T_12, _availalbe_RS_entries_T_13) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_35 = bits(_availalbe_RS_entries_T_34, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_36 = add(_availalbe_RS_entries_T_33, _availalbe_RS_entries_T_35) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_37 = bits(_availalbe_RS_entries_T_36, 2, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_38 = add(_availalbe_RS_entries_T_14, _availalbe_RS_entries_T_15) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_39 = bits(_availalbe_RS_entries_T_38, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_40 = add(_availalbe_RS_entries_T_16, _availalbe_RS_entries_T_17) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_41 = bits(_availalbe_RS_entries_T_40, 1, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_42 = add(_availalbe_RS_entries_T_39, _availalbe_RS_entries_T_41) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_43 = bits(_availalbe_RS_entries_T_42, 2, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_44 = add(_availalbe_RS_entries_T_37, _availalbe_RS_entries_T_43) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_45 = bits(_availalbe_RS_entries_T_44, 3, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _availalbe_RS_entries_T_46 = add(_availalbe_RS_entries_T_31, _availalbe_RS_entries_T_45) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node availalbe_RS_entries = bits(_availalbe_RS_entries_T_46, 4, 0) @[src/main/scala/Memory/MEMRS.scala 182:40]
    node _io_backend_packet_0_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MEMRS.scala 185:60]
    connect io.backend_packet[0].ready, _io_backend_packet_0_ready_T @[src/main/scala/Memory/MEMRS.scala 185:36]
    node _io_backend_packet_1_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MEMRS.scala 185:60]
    connect io.backend_packet[1].ready, _io_backend_packet_1_ready_T @[src/main/scala/Memory/MEMRS.scala 185:36]
    node _io_backend_packet_2_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MEMRS.scala 185:60]
    connect io.backend_packet[2].ready, _io_backend_packet_2_ready_T @[src/main/scala/Memory/MEMRS.scala 185:36]
    node _io_backend_packet_3_ready_T = geq(availalbe_RS_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MEMRS.scala 185:60]
    connect io.backend_packet[3].ready, _io_backend_packet_3_ready_T @[src/main/scala/Memory/MEMRS.scala 185:36]
    node _T_604 = eq(reservation_station[0].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_605 = and(io.flush, _T_604) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_605 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_0_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_0_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[0], _reservation_station_0_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_606 = eq(reservation_station[1].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_607 = and(io.flush, _T_606) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_607 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_1_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_1_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[1], _reservation_station_1_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_608 = eq(reservation_station[2].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_609 = and(io.flush, _T_608) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_609 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_2_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_2_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[2], _reservation_station_2_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_610 = eq(reservation_station[3].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_611 = and(io.flush, _T_610) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_611 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_3_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_3_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[3], _reservation_station_3_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_612 = eq(reservation_station[4].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_613 = and(io.flush, _T_612) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_613 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_4_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_4_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[4], _reservation_station_4_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_614 = eq(reservation_station[5].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_615 = and(io.flush, _T_614) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_615 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_5_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_5_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[5], _reservation_station_5_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_616 = eq(reservation_station[6].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_617 = and(io.flush, _T_616) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_617 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_6_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_6_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[6], _reservation_station_6_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_618 = eq(reservation_station[7].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_619 = and(io.flush, _T_618) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_619 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_7_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_7_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[7], _reservation_station_7_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_620 = eq(reservation_station[8].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_621 = and(io.flush, _T_620) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_621 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_8_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_8_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[8], _reservation_station_8_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_622 = eq(reservation_station[9].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_623 = and(io.flush, _T_622) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_623 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_9_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_9_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[9], _reservation_station_9_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_624 = eq(reservation_station[10].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_625 = and(io.flush, _T_624) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_625 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_10_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_10_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[10], _reservation_station_10_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_626 = eq(reservation_station[11].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_627 = and(io.flush, _T_626) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_627 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_11_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_11_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[11], _reservation_station_11_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_628 = eq(reservation_station[12].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_629 = and(io.flush, _T_628) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_629 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_12_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_12_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[12], _reservation_station_12_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_630 = eq(reservation_station[13].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_631 = and(io.flush, _T_630) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_631 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_13_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_13_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[13], _reservation_station_13_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_632 = eq(reservation_station[14].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_633 = and(io.flush, _T_632) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_633 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_14_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_14_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[14], _reservation_station_14_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    node _T_634 = eq(reservation_station[15].decoded_instruction.ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MEMRS.scala 193:80]
    node _T_635 = and(io.flush, _T_634) @[src/main/scala/Memory/MEMRS.scala 193:23]
    when _T_635 : @[src/main/scala/Memory/MEMRS.scala 193:110]
      wire _reservation_station_15_WIRE : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, fetch_PC : UInt<32>, committed : UInt<1>, valid : UInt<1>} @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.IS_IMM, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.MULTIPLY, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.SUBTRACT, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.needs_CSRs, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.needs_branch_unit, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.needs_ALU, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS_type, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.portID, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.instructionType, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.packet_index, UInt<2>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.FUNCT3, UInt<3>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.IMM, UInt<21>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS2_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS2, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS1_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RS1, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.RD, UInt<7>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.ready_bits.RS2_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect _reservation_station_15_WIRE.decoded_instruction.ready_bits.RS1_ready, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 194:51]
      connect reservation_station[15], _reservation_station_15_WIRE @[src/main/scala/Memory/MEMRS.scala 194:36]
    when io.flush : @[src/main/scala/Memory/MEMRS.scala 198:19]
      connect front_pointer, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 199:23]
      connect back_pointer, UInt<1>(0h0) @[src/main/scala/Memory/MEMRS.scala 200:22]


  module MOB : @[src/main/scala/Memory/MOB.scala 42:7]
    input clock : Clock @[src/main/scala/Memory/MOB.scala 42:7]
    input reset : Reset @[src/main/scala/Memory/MOB.scala 42:7]
    output io : { flip flush : UInt<1>, flip reserve : { flip ready : UInt<1>, valid : UInt<1>, bits : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}}[4], reserved_pointers : { valid : UInt<1>, bits : UInt<4>}[4], flip fetch_PC : UInt<32>, flip AGU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}, MOB_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, backend_memory_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}, flip backend_memory_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}} @[src/main/scala/Memory/MOB.scala 49:16]

    regreset front_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 77:34]
    regreset back_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 78:34]
    node front_index = bits(front_pointer, 3, 0) @[src/main/scala/Memory/MOB.scala 80:38]
    node back_index = bits(back_pointer, 3, 0) @[src/main/scala/Memory/MOB.scala 81:37]
    wire _MOB_WIRE : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_1 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_2 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_3 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_4 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_4.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_5 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_5.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_6 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_6.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_7 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_7.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_8 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_8.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_9 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_9.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_10 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_10.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_11 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_11.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_12 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_12.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_13 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_13.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_14 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_14.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_15 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    connect _MOB_WIRE_15.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 83:64]
    wire _MOB_WIRE_16 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>}[16] @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[0], _MOB_WIRE @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[1], _MOB_WIRE_1 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[2], _MOB_WIRE_2 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[3], _MOB_WIRE_3 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[4], _MOB_WIRE_4 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[5], _MOB_WIRE_5 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[6], _MOB_WIRE_6 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[7], _MOB_WIRE_7 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[8], _MOB_WIRE_8 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[9], _MOB_WIRE_9 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[10], _MOB_WIRE_10 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[11], _MOB_WIRE_11 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[12], _MOB_WIRE_12 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[13], _MOB_WIRE_13 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[14], _MOB_WIRE_14 @[src/main/scala/Memory/MOB.scala 83:30]
    connect _MOB_WIRE_16[15], _MOB_WIRE_15 @[src/main/scala/Memory/MOB.scala 83:30]
    regreset MOB : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>}[16], clock, reset, _MOB_WIRE_16 @[src/main/scala/Memory/MOB.scala 83:22]
    wire age_vector : UInt<4>[16] @[src/main/scala/Memory/MOB.scala 88:35]
    wire age_valid_vector : UInt<4>[16] @[src/main/scala/Memory/MOB.scala 89:35]
    node _age_vector_0_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_0_T_1 = tail(_age_vector_0_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_0_T_2 = sub(_age_vector_0_T_1, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_0_T_3 = tail(_age_vector_0_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_0_T_4 = rem(_age_vector_0_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[0], _age_vector_0_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[0], MOB[0].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_1_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_1_T_1 = tail(_age_vector_1_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_1_T_2 = sub(_age_vector_1_T_1, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_1_T_3 = tail(_age_vector_1_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_1_T_4 = rem(_age_vector_1_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[1], _age_vector_1_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[1], MOB[1].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_2_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_2_T_1 = tail(_age_vector_2_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_2_T_2 = sub(_age_vector_2_T_1, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_2_T_3 = tail(_age_vector_2_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_2_T_4 = rem(_age_vector_2_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[2], _age_vector_2_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[2], MOB[2].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_3_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_3_T_1 = tail(_age_vector_3_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_3_T_2 = sub(_age_vector_3_T_1, UInt<2>(0h3)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_3_T_3 = tail(_age_vector_3_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_3_T_4 = rem(_age_vector_3_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[3], _age_vector_3_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[3], MOB[3].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_4_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_4_T_1 = tail(_age_vector_4_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_4_T_2 = sub(_age_vector_4_T_1, UInt<3>(0h4)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_4_T_3 = tail(_age_vector_4_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_4_T_4 = rem(_age_vector_4_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[4], _age_vector_4_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[4], MOB[4].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_5_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_5_T_1 = tail(_age_vector_5_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_5_T_2 = sub(_age_vector_5_T_1, UInt<3>(0h5)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_5_T_3 = tail(_age_vector_5_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_5_T_4 = rem(_age_vector_5_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[5], _age_vector_5_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[5], MOB[5].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_6_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_6_T_1 = tail(_age_vector_6_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_6_T_2 = sub(_age_vector_6_T_1, UInt<3>(0h6)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_6_T_3 = tail(_age_vector_6_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_6_T_4 = rem(_age_vector_6_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[6], _age_vector_6_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[6], MOB[6].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_7_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_7_T_1 = tail(_age_vector_7_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_7_T_2 = sub(_age_vector_7_T_1, UInt<3>(0h7)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_7_T_3 = tail(_age_vector_7_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_7_T_4 = rem(_age_vector_7_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[7], _age_vector_7_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[7], MOB[7].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_8_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_8_T_1 = tail(_age_vector_8_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_8_T_2 = sub(_age_vector_8_T_1, UInt<4>(0h8)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_8_T_3 = tail(_age_vector_8_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_8_T_4 = rem(_age_vector_8_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[8], _age_vector_8_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[8], MOB[8].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_9_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_9_T_1 = tail(_age_vector_9_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_9_T_2 = sub(_age_vector_9_T_1, UInt<4>(0h9)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_9_T_3 = tail(_age_vector_9_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_9_T_4 = rem(_age_vector_9_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[9], _age_vector_9_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[9], MOB[9].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_10_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_10_T_1 = tail(_age_vector_10_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_10_T_2 = sub(_age_vector_10_T_1, UInt<4>(0ha)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_10_T_3 = tail(_age_vector_10_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_10_T_4 = rem(_age_vector_10_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[10], _age_vector_10_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[10], MOB[10].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_11_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_11_T_1 = tail(_age_vector_11_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_11_T_2 = sub(_age_vector_11_T_1, UInt<4>(0hb)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_11_T_3 = tail(_age_vector_11_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_11_T_4 = rem(_age_vector_11_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[11], _age_vector_11_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[11], MOB[11].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_12_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_12_T_1 = tail(_age_vector_12_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_12_T_2 = sub(_age_vector_12_T_1, UInt<4>(0hc)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_12_T_3 = tail(_age_vector_12_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_12_T_4 = rem(_age_vector_12_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[12], _age_vector_12_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[12], MOB[12].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_13_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_13_T_1 = tail(_age_vector_13_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_13_T_2 = sub(_age_vector_13_T_1, UInt<4>(0hd)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_13_T_3 = tail(_age_vector_13_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_13_T_4 = rem(_age_vector_13_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[13], _age_vector_13_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[13], MOB[13].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_14_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_14_T_1 = tail(_age_vector_14_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_14_T_2 = sub(_age_vector_14_T_1, UInt<4>(0he)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_14_T_3 = tail(_age_vector_14_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_14_T_4 = rem(_age_vector_14_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[14], _age_vector_14_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[14], MOB[14].valid @[src/main/scala/Memory/MOB.scala 96:29]
    node _age_vector_15_T = add(front_index, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_15_T_1 = tail(_age_vector_15_T, 1) @[src/main/scala/Memory/MOB.scala 95:45]
    node _age_vector_15_T_2 = sub(_age_vector_15_T_1, UInt<4>(0hf)) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_15_T_3 = tail(_age_vector_15_T_2, 1) @[src/main/scala/Memory/MOB.scala 95:60]
    node _age_vector_15_T_4 = rem(_age_vector_15_T_3, UInt<5>(0h10)) @[src/main/scala/Memory/MOB.scala 95:67]
    connect age_vector[15], _age_vector_15_T_4 @[src/main/scala/Memory/MOB.scala 95:29]
    connect age_valid_vector[15], MOB[15].valid @[src/main/scala/Memory/MOB.scala 96:29]
    wire written_vec : UInt<1>[4] @[src/main/scala/Memory/MOB.scala 102:27]
    connect written_vec[0], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 105:24]
    node _T = and(io.reserve[0].valid, io.reserve[0].ready) @[src/main/scala/Memory/MOB.scala 106:34]
    when _T : @[src/main/scala/Memory/MOB.scala 106:57]
      connect written_vec[0], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 107:28]
    connect written_vec[1], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 105:24]
    node _T_1 = and(io.reserve[1].valid, io.reserve[1].ready) @[src/main/scala/Memory/MOB.scala 106:34]
    when _T_1 : @[src/main/scala/Memory/MOB.scala 106:57]
      connect written_vec[1], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 107:28]
    connect written_vec[2], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 105:24]
    node _T_2 = and(io.reserve[2].valid, io.reserve[2].ready) @[src/main/scala/Memory/MOB.scala 106:34]
    when _T_2 : @[src/main/scala/Memory/MOB.scala 106:57]
      connect written_vec[2], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 107:28]
    connect written_vec[3], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 105:24]
    node _T_3 = and(io.reserve[3].valid, io.reserve[3].ready) @[src/main/scala/Memory/MOB.scala 106:34]
    when _T_3 : @[src/main/scala/Memory/MOB.scala 106:57]
      connect written_vec[3], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 107:28]
    connect io.reserved_pointers[0].valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 112:39]
    connect io.reserved_pointers[0].bits, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 113:39]
    when written_vec[0] : @[src/main/scala/Memory/MOB.scala 114:29]
      node _index_offset_T = sub(written_vec[0], UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 115:63]
      node index_offset = tail(_index_offset_T, 1) @[src/main/scala/Memory/MOB.scala 115:63]
      node _T_4 = add(back_index, index_offset) @[src/main/scala/Memory/MOB.scala 117:28]
      node _T_5 = tail(_T_4, 1) @[src/main/scala/Memory/MOB.scala 117:28]
      connect MOB[_T_5].memory_type, io.reserve[0].bits.memory_type @[src/main/scala/Memory/MOB.scala 117:65]
      node _T_6 = add(back_index, index_offset) @[src/main/scala/Memory/MOB.scala 118:28]
      node _T_7 = tail(_T_6, 1) @[src/main/scala/Memory/MOB.scala 118:28]
      connect MOB[_T_7].RD, io.reserve[0].bits.RD @[src/main/scala/Memory/MOB.scala 118:65]
      node _T_8 = add(back_index, index_offset) @[src/main/scala/Memory/MOB.scala 119:28]
      node _T_9 = tail(_T_8, 1) @[src/main/scala/Memory/MOB.scala 119:28]
      connect MOB[_T_9].ROB_index, io.reserve[0].bits.ROB_index @[src/main/scala/Memory/MOB.scala 119:65]
      node _io_reserved_pointers_bits_T = add(back_index, index_offset) @[src/main/scala/Memory/MOB.scala 121:71]
      node _io_reserved_pointers_bits_T_1 = tail(_io_reserved_pointers_bits_T, 1) @[src/main/scala/Memory/MOB.scala 121:71]
      connect io.reserved_pointers[index_offset].bits, _io_reserved_pointers_bits_T_1 @[src/main/scala/Memory/MOB.scala 121:57]
      connect io.reserved_pointers[index_offset].valid, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 122:57]
    connect io.reserved_pointers[1].valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 112:39]
    connect io.reserved_pointers[1].bits, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 113:39]
    when written_vec[1] : @[src/main/scala/Memory/MOB.scala 114:29]
      node _index_offset_T_1 = add(written_vec[0], written_vec[1]) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_2 = bits(_index_offset_T_1, 1, 0) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_3 = sub(_index_offset_T_2, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 115:63]
      node index_offset_1 = tail(_index_offset_T_3, 1) @[src/main/scala/Memory/MOB.scala 115:63]
      node _T_10 = add(back_index, index_offset_1) @[src/main/scala/Memory/MOB.scala 117:28]
      node _T_11 = tail(_T_10, 1) @[src/main/scala/Memory/MOB.scala 117:28]
      connect MOB[_T_11].memory_type, io.reserve[1].bits.memory_type @[src/main/scala/Memory/MOB.scala 117:65]
      node _T_12 = add(back_index, index_offset_1) @[src/main/scala/Memory/MOB.scala 118:28]
      node _T_13 = tail(_T_12, 1) @[src/main/scala/Memory/MOB.scala 118:28]
      connect MOB[_T_13].RD, io.reserve[1].bits.RD @[src/main/scala/Memory/MOB.scala 118:65]
      node _T_14 = add(back_index, index_offset_1) @[src/main/scala/Memory/MOB.scala 119:28]
      node _T_15 = tail(_T_14, 1) @[src/main/scala/Memory/MOB.scala 119:28]
      connect MOB[_T_15].ROB_index, io.reserve[1].bits.ROB_index @[src/main/scala/Memory/MOB.scala 119:65]
      node _io_reserved_pointers_bits_T_2 = add(back_index, index_offset_1) @[src/main/scala/Memory/MOB.scala 121:71]
      node _io_reserved_pointers_bits_T_3 = tail(_io_reserved_pointers_bits_T_2, 1) @[src/main/scala/Memory/MOB.scala 121:71]
      connect io.reserved_pointers[index_offset_1].bits, _io_reserved_pointers_bits_T_3 @[src/main/scala/Memory/MOB.scala 121:57]
      connect io.reserved_pointers[index_offset_1].valid, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 122:57]
    connect io.reserved_pointers[2].valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 112:39]
    connect io.reserved_pointers[2].bits, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 113:39]
    when written_vec[2] : @[src/main/scala/Memory/MOB.scala 114:29]
      node _index_offset_T_4 = add(written_vec[1], written_vec[2]) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_5 = bits(_index_offset_T_4, 1, 0) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_6 = add(written_vec[0], _index_offset_T_5) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_7 = bits(_index_offset_T_6, 1, 0) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_8 = sub(_index_offset_T_7, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 115:63]
      node index_offset_2 = tail(_index_offset_T_8, 1) @[src/main/scala/Memory/MOB.scala 115:63]
      node _T_16 = add(back_index, index_offset_2) @[src/main/scala/Memory/MOB.scala 117:28]
      node _T_17 = tail(_T_16, 1) @[src/main/scala/Memory/MOB.scala 117:28]
      connect MOB[_T_17].memory_type, io.reserve[2].bits.memory_type @[src/main/scala/Memory/MOB.scala 117:65]
      node _T_18 = add(back_index, index_offset_2) @[src/main/scala/Memory/MOB.scala 118:28]
      node _T_19 = tail(_T_18, 1) @[src/main/scala/Memory/MOB.scala 118:28]
      connect MOB[_T_19].RD, io.reserve[2].bits.RD @[src/main/scala/Memory/MOB.scala 118:65]
      node _T_20 = add(back_index, index_offset_2) @[src/main/scala/Memory/MOB.scala 119:28]
      node _T_21 = tail(_T_20, 1) @[src/main/scala/Memory/MOB.scala 119:28]
      connect MOB[_T_21].ROB_index, io.reserve[2].bits.ROB_index @[src/main/scala/Memory/MOB.scala 119:65]
      node _io_reserved_pointers_bits_T_4 = add(back_index, index_offset_2) @[src/main/scala/Memory/MOB.scala 121:71]
      node _io_reserved_pointers_bits_T_5 = tail(_io_reserved_pointers_bits_T_4, 1) @[src/main/scala/Memory/MOB.scala 121:71]
      connect io.reserved_pointers[index_offset_2].bits, _io_reserved_pointers_bits_T_5 @[src/main/scala/Memory/MOB.scala 121:57]
      connect io.reserved_pointers[index_offset_2].valid, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 122:57]
    connect io.reserved_pointers[3].valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 112:39]
    connect io.reserved_pointers[3].bits, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 113:39]
    when written_vec[3] : @[src/main/scala/Memory/MOB.scala 114:29]
      node _index_offset_T_9 = add(written_vec[0], written_vec[1]) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_10 = bits(_index_offset_T_9, 1, 0) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_11 = add(written_vec[2], written_vec[3]) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_12 = bits(_index_offset_T_11, 1, 0) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_13 = add(_index_offset_T_10, _index_offset_T_12) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_14 = bits(_index_offset_T_13, 2, 0) @[src/main/scala/Memory/MOB.scala 115:40]
      node _index_offset_T_15 = sub(_index_offset_T_14, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 115:63]
      node index_offset_3 = tail(_index_offset_T_15, 1) @[src/main/scala/Memory/MOB.scala 115:63]
      node _T_22 = add(back_index, index_offset_3) @[src/main/scala/Memory/MOB.scala 117:28]
      node _T_23 = tail(_T_22, 1) @[src/main/scala/Memory/MOB.scala 117:28]
      connect MOB[_T_23].memory_type, io.reserve[3].bits.memory_type @[src/main/scala/Memory/MOB.scala 117:65]
      node _T_24 = add(back_index, index_offset_3) @[src/main/scala/Memory/MOB.scala 118:28]
      node _T_25 = tail(_T_24, 1) @[src/main/scala/Memory/MOB.scala 118:28]
      connect MOB[_T_25].RD, io.reserve[3].bits.RD @[src/main/scala/Memory/MOB.scala 118:65]
      node _T_26 = add(back_index, index_offset_3) @[src/main/scala/Memory/MOB.scala 119:28]
      node _T_27 = tail(_T_26, 1) @[src/main/scala/Memory/MOB.scala 119:28]
      connect MOB[_T_27].ROB_index, io.reserve[3].bits.ROB_index @[src/main/scala/Memory/MOB.scala 119:65]
      node _T_28 = bits(index_offset_3, 1, 0)
      node _io_reserved_pointers_bits_T_6 = add(back_index, index_offset_3) @[src/main/scala/Memory/MOB.scala 121:71]
      node _io_reserved_pointers_bits_T_7 = tail(_io_reserved_pointers_bits_T_6, 1) @[src/main/scala/Memory/MOB.scala 121:71]
      connect io.reserved_pointers[_T_28].bits, _io_reserved_pointers_bits_T_7 @[src/main/scala/Memory/MOB.scala 121:57]
      node _T_29 = bits(index_offset_3, 1, 0)
      connect io.reserved_pointers[_T_29].valid, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 122:57]
    when io.AGU_output.valid : @[src/main/scala/Memory/MOB.scala 135:30]
      connect MOB[io.AGU_output.bits.MOB_index].pending, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 136:45]
      connect MOB[io.AGU_output.bits.MOB_index].address, io.AGU_output.bits.address @[src/main/scala/Memory/MOB.scala 137:45]
    node incoming_is_load = eq(io.AGU_output.bits.memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 152:66]
    node incoming_is_store = eq(io.AGU_output.bits.memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 153:66]
    wire store_store_violation : UInt<1>[16] @[src/main/scala/Memory/MOB.scala 155:41]
    connect store_store_violation[0], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[1], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[2], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[3], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[4], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[5], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[6], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[7], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[8], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[9], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[10], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[11], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[12], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[13], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[14], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    connect store_store_violation[15], UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 158:37]
    node is_younger = lt(age_vector[0], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T = and(MOB[0].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting = eq(io.AGU_output.bits.address, _is_conflicting_T) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load = eq(MOB[0].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store = eq(MOB[0].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_30 = and(is_younger, is_conflicting) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_31 = and(_T_30, MOB[0].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_32 = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_33 = and(_T_31, _T_32) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_33 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_34 = and(incoming_is_load, is_load) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_34 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_35 = and(incoming_is_store, is_load) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_35 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_36 = and(incoming_is_store, is_store) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_36 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[0], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_1 = lt(age_vector[1], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_1 = and(MOB[1].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_1 = eq(io.AGU_output.bits.address, _is_conflicting_T_1) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_1 = eq(MOB[1].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_1 = eq(MOB[1].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_37 = and(is_younger_1, is_conflicting_1) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_38 = and(_T_37, MOB[1].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_39 = eq(store_store_violation[0], UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_40 = and(_T_38, _T_39) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_40 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_41 = and(incoming_is_load, is_load_1) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_41 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_42 = and(incoming_is_store, is_load_1) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_42 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_43 = and(incoming_is_store, is_store_1) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_43 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[1], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_2 = lt(age_vector[2], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_2 = and(MOB[2].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_2 = eq(io.AGU_output.bits.address, _is_conflicting_T_2) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_2 = eq(MOB[2].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_2 = eq(MOB[2].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_44 = and(is_younger_2, is_conflicting_2) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_45 = and(_T_44, MOB[2].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_46 = add(store_store_violation[0], store_store_violation[1]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_47 = bits(_T_46, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_48 = eq(_T_47, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_49 = and(_T_45, _T_48) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_49 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_50 = and(incoming_is_load, is_load_2) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_50 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_51 = and(incoming_is_store, is_load_2) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_51 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_52 = and(incoming_is_store, is_store_2) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_52 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[2], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_3 = lt(age_vector[3], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_3 = and(MOB[3].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_3 = eq(io.AGU_output.bits.address, _is_conflicting_T_3) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_3 = eq(MOB[3].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_3 = eq(MOB[3].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_53 = and(is_younger_3, is_conflicting_3) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_54 = and(_T_53, MOB[3].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_55 = add(store_store_violation[1], store_store_violation[2]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_56 = bits(_T_55, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_57 = add(store_store_violation[0], _T_56) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_58 = bits(_T_57, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_59 = eq(_T_58, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_60 = and(_T_54, _T_59) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_60 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_61 = and(incoming_is_load, is_load_3) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_61 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_62 = and(incoming_is_store, is_load_3) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_62 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_63 = and(incoming_is_store, is_store_3) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_63 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[3], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_4 = lt(age_vector[4], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_4 = and(MOB[4].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_4 = eq(io.AGU_output.bits.address, _is_conflicting_T_4) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_4 = eq(MOB[4].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_4 = eq(MOB[4].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_64 = and(is_younger_4, is_conflicting_4) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_65 = and(_T_64, MOB[4].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_66 = add(store_store_violation[0], store_store_violation[1]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_67 = bits(_T_66, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_68 = add(store_store_violation[2], store_store_violation[3]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_69 = bits(_T_68, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_70 = add(_T_67, _T_69) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_71 = bits(_T_70, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_72 = eq(_T_71, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_73 = and(_T_65, _T_72) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_73 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_74 = and(incoming_is_load, is_load_4) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_74 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_75 = and(incoming_is_store, is_load_4) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_75 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_76 = and(incoming_is_store, is_store_4) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_76 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[4], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_5 = lt(age_vector[5], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_5 = and(MOB[5].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_5 = eq(io.AGU_output.bits.address, _is_conflicting_T_5) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_5 = eq(MOB[5].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_5 = eq(MOB[5].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_77 = and(is_younger_5, is_conflicting_5) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_78 = and(_T_77, MOB[5].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_79 = add(store_store_violation[0], store_store_violation[1]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_80 = bits(_T_79, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_81 = add(store_store_violation[3], store_store_violation[4]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_82 = bits(_T_81, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_83 = add(store_store_violation[2], _T_82) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_84 = bits(_T_83, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_85 = add(_T_80, _T_84) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_86 = bits(_T_85, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_87 = eq(_T_86, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_88 = and(_T_78, _T_87) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_88 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_89 = and(incoming_is_load, is_load_5) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_89 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_90 = and(incoming_is_store, is_load_5) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_90 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_91 = and(incoming_is_store, is_store_5) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_91 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[5], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_6 = lt(age_vector[6], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_6 = and(MOB[6].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_6 = eq(io.AGU_output.bits.address, _is_conflicting_T_6) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_6 = eq(MOB[6].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_6 = eq(MOB[6].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_92 = and(is_younger_6, is_conflicting_6) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_93 = and(_T_92, MOB[6].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_94 = add(store_store_violation[1], store_store_violation[2]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_95 = bits(_T_94, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_96 = add(store_store_violation[0], _T_95) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_97 = bits(_T_96, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_98 = add(store_store_violation[4], store_store_violation[5]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_99 = bits(_T_98, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_100 = add(store_store_violation[3], _T_99) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_101 = bits(_T_100, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_102 = add(_T_97, _T_101) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_103 = bits(_T_102, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_104 = eq(_T_103, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_105 = and(_T_93, _T_104) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_105 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_106 = and(incoming_is_load, is_load_6) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_106 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_107 = and(incoming_is_store, is_load_6) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_107 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_108 = and(incoming_is_store, is_store_6) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_108 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[6], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_7 = lt(age_vector[7], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_7 = and(MOB[7].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_7 = eq(io.AGU_output.bits.address, _is_conflicting_T_7) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_7 = eq(MOB[7].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_7 = eq(MOB[7].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_109 = and(is_younger_7, is_conflicting_7) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_110 = and(_T_109, MOB[7].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_111 = add(store_store_violation[1], store_store_violation[2]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_112 = bits(_T_111, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_113 = add(store_store_violation[0], _T_112) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_114 = bits(_T_113, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_115 = add(store_store_violation[3], store_store_violation[4]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_116 = bits(_T_115, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_117 = add(store_store_violation[5], store_store_violation[6]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_118 = bits(_T_117, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_119 = add(_T_116, _T_118) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_120 = bits(_T_119, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_121 = add(_T_114, _T_120) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_122 = bits(_T_121, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_123 = eq(_T_122, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_124 = and(_T_110, _T_123) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_124 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_125 = and(incoming_is_load, is_load_7) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_125 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_126 = and(incoming_is_store, is_load_7) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_126 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_127 = and(incoming_is_store, is_store_7) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_127 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[7], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_8 = lt(age_vector[8], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_8 = and(MOB[8].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_8 = eq(io.AGU_output.bits.address, _is_conflicting_T_8) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_8 = eq(MOB[8].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_8 = eq(MOB[8].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_128 = and(is_younger_8, is_conflicting_8) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_129 = and(_T_128, MOB[8].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_130 = add(store_store_violation[0], store_store_violation[1]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_131 = bits(_T_130, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_132 = add(store_store_violation[2], store_store_violation[3]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_133 = bits(_T_132, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_134 = add(_T_131, _T_133) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_135 = bits(_T_134, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_136 = add(store_store_violation[4], store_store_violation[5]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_137 = bits(_T_136, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_138 = add(store_store_violation[6], store_store_violation[7]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_139 = bits(_T_138, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_140 = add(_T_137, _T_139) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_141 = bits(_T_140, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_142 = add(_T_135, _T_141) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_143 = bits(_T_142, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_144 = eq(_T_143, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_145 = and(_T_129, _T_144) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_145 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_146 = and(incoming_is_load, is_load_8) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_146 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_147 = and(incoming_is_store, is_load_8) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_147 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_148 = and(incoming_is_store, is_store_8) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_148 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[8], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_9 = lt(age_vector[9], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_9 = and(MOB[9].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_9 = eq(io.AGU_output.bits.address, _is_conflicting_T_9) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_9 = eq(MOB[9].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_9 = eq(MOB[9].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_149 = and(is_younger_9, is_conflicting_9) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_150 = and(_T_149, MOB[9].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_151 = add(store_store_violation[0], store_store_violation[1]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_152 = bits(_T_151, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_153 = add(store_store_violation[2], store_store_violation[3]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_154 = bits(_T_153, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_155 = add(_T_152, _T_154) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_156 = bits(_T_155, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_157 = add(store_store_violation[4], store_store_violation[5]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_158 = bits(_T_157, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_159 = add(store_store_violation[7], store_store_violation[8]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_160 = bits(_T_159, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_161 = add(store_store_violation[6], _T_160) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_162 = bits(_T_161, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_163 = add(_T_158, _T_162) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_164 = bits(_T_163, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_165 = add(_T_156, _T_164) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_166 = bits(_T_165, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_167 = eq(_T_166, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_168 = and(_T_150, _T_167) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_168 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_169 = and(incoming_is_load, is_load_9) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_169 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_170 = and(incoming_is_store, is_load_9) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_170 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_171 = and(incoming_is_store, is_store_9) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_171 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[9], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_10 = lt(age_vector[10], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_10 = and(MOB[10].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_10 = eq(io.AGU_output.bits.address, _is_conflicting_T_10) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_10 = eq(MOB[10].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_10 = eq(MOB[10].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_172 = and(is_younger_10, is_conflicting_10) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_173 = and(_T_172, MOB[10].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_174 = add(store_store_violation[0], store_store_violation[1]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_175 = bits(_T_174, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_176 = add(store_store_violation[3], store_store_violation[4]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_177 = bits(_T_176, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_178 = add(store_store_violation[2], _T_177) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_179 = bits(_T_178, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_180 = add(_T_175, _T_179) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_181 = bits(_T_180, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_182 = add(store_store_violation[5], store_store_violation[6]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_183 = bits(_T_182, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_184 = add(store_store_violation[8], store_store_violation[9]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_185 = bits(_T_184, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_186 = add(store_store_violation[7], _T_185) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_187 = bits(_T_186, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_188 = add(_T_183, _T_187) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_189 = bits(_T_188, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_190 = add(_T_181, _T_189) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_191 = bits(_T_190, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_192 = eq(_T_191, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_193 = and(_T_173, _T_192) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_193 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_194 = and(incoming_is_load, is_load_10) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_194 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_195 = and(incoming_is_store, is_load_10) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_195 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_196 = and(incoming_is_store, is_store_10) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_196 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[10], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_11 = lt(age_vector[11], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_11 = and(MOB[11].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_11 = eq(io.AGU_output.bits.address, _is_conflicting_T_11) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_11 = eq(MOB[11].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_11 = eq(MOB[11].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_197 = and(is_younger_11, is_conflicting_11) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_198 = and(_T_197, MOB[11].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_199 = add(store_store_violation[0], store_store_violation[1]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_200 = bits(_T_199, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_201 = add(store_store_violation[3], store_store_violation[4]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_202 = bits(_T_201, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_203 = add(store_store_violation[2], _T_202) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_204 = bits(_T_203, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_205 = add(_T_200, _T_204) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_206 = bits(_T_205, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_207 = add(store_store_violation[6], store_store_violation[7]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_208 = bits(_T_207, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_209 = add(store_store_violation[5], _T_208) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_210 = bits(_T_209, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_211 = add(store_store_violation[9], store_store_violation[10]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_212 = bits(_T_211, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_213 = add(store_store_violation[8], _T_212) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_214 = bits(_T_213, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_215 = add(_T_210, _T_214) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_216 = bits(_T_215, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_217 = add(_T_206, _T_216) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_218 = bits(_T_217, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_219 = eq(_T_218, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_220 = and(_T_198, _T_219) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_220 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_221 = and(incoming_is_load, is_load_11) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_221 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_222 = and(incoming_is_store, is_load_11) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_222 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_223 = and(incoming_is_store, is_store_11) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_223 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[11], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_12 = lt(age_vector[12], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_12 = and(MOB[12].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_12 = eq(io.AGU_output.bits.address, _is_conflicting_T_12) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_12 = eq(MOB[12].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_12 = eq(MOB[12].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_224 = and(is_younger_12, is_conflicting_12) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_225 = and(_T_224, MOB[12].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_226 = add(store_store_violation[1], store_store_violation[2]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_227 = bits(_T_226, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_228 = add(store_store_violation[0], _T_227) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_229 = bits(_T_228, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_230 = add(store_store_violation[4], store_store_violation[5]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_231 = bits(_T_230, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_232 = add(store_store_violation[3], _T_231) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_233 = bits(_T_232, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_234 = add(_T_229, _T_233) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_235 = bits(_T_234, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_236 = add(store_store_violation[7], store_store_violation[8]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_237 = bits(_T_236, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_238 = add(store_store_violation[6], _T_237) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_239 = bits(_T_238, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_240 = add(store_store_violation[10], store_store_violation[11]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_241 = bits(_T_240, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_242 = add(store_store_violation[9], _T_241) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_243 = bits(_T_242, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_244 = add(_T_239, _T_243) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_245 = bits(_T_244, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_246 = add(_T_235, _T_245) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_247 = bits(_T_246, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_248 = eq(_T_247, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_249 = and(_T_225, _T_248) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_249 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_250 = and(incoming_is_load, is_load_12) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_250 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_251 = and(incoming_is_store, is_load_12) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_251 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_252 = and(incoming_is_store, is_store_12) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_252 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[12], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_13 = lt(age_vector[13], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_13 = and(MOB[13].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_13 = eq(io.AGU_output.bits.address, _is_conflicting_T_13) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_13 = eq(MOB[13].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_13 = eq(MOB[13].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_253 = and(is_younger_13, is_conflicting_13) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_254 = and(_T_253, MOB[13].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_255 = add(store_store_violation[1], store_store_violation[2]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_256 = bits(_T_255, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_257 = add(store_store_violation[0], _T_256) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_258 = bits(_T_257, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_259 = add(store_store_violation[4], store_store_violation[5]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_260 = bits(_T_259, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_261 = add(store_store_violation[3], _T_260) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_262 = bits(_T_261, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_263 = add(_T_258, _T_262) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_264 = bits(_T_263, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_265 = add(store_store_violation[7], store_store_violation[8]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_266 = bits(_T_265, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_267 = add(store_store_violation[6], _T_266) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_268 = bits(_T_267, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_269 = add(store_store_violation[9], store_store_violation[10]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_270 = bits(_T_269, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_271 = add(store_store_violation[11], store_store_violation[12]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_272 = bits(_T_271, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_273 = add(_T_270, _T_272) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_274 = bits(_T_273, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_275 = add(_T_268, _T_274) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_276 = bits(_T_275, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_277 = add(_T_264, _T_276) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_278 = bits(_T_277, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_279 = eq(_T_278, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_280 = and(_T_254, _T_279) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_280 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_281 = and(incoming_is_load, is_load_13) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_281 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_282 = and(incoming_is_store, is_load_13) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_282 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_283 = and(incoming_is_store, is_store_13) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_283 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[13], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_14 = lt(age_vector[14], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_14 = and(MOB[14].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_14 = eq(io.AGU_output.bits.address, _is_conflicting_T_14) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_14 = eq(MOB[14].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_14 = eq(MOB[14].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_284 = and(is_younger_14, is_conflicting_14) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_285 = and(_T_284, MOB[14].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_286 = add(store_store_violation[1], store_store_violation[2]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_287 = bits(_T_286, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_288 = add(store_store_violation[0], _T_287) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_289 = bits(_T_288, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_290 = add(store_store_violation[3], store_store_violation[4]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_291 = bits(_T_290, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_292 = add(store_store_violation[5], store_store_violation[6]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_293 = bits(_T_292, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_294 = add(_T_291, _T_293) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_295 = bits(_T_294, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_296 = add(_T_289, _T_295) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_297 = bits(_T_296, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_298 = add(store_store_violation[8], store_store_violation[9]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_299 = bits(_T_298, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_300 = add(store_store_violation[7], _T_299) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_301 = bits(_T_300, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_302 = add(store_store_violation[10], store_store_violation[11]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_303 = bits(_T_302, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_304 = add(store_store_violation[12], store_store_violation[13]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_305 = bits(_T_304, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_306 = add(_T_303, _T_305) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_307 = bits(_T_306, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_308 = add(_T_301, _T_307) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_309 = bits(_T_308, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_310 = add(_T_297, _T_309) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_311 = bits(_T_310, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_312 = eq(_T_311, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_313 = and(_T_285, _T_312) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_313 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_314 = and(incoming_is_load, is_load_14) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_314 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_315 = and(incoming_is_store, is_load_14) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_315 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_316 = and(incoming_is_store, is_store_14) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_316 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[14], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    node is_younger_15 = lt(age_vector[15], age_vector[io.AGU_output.bits.MOB_index]) @[src/main/scala/Memory/MOB.scala 164:45]
    node _is_conflicting_T_15 = and(MOB[15].address, UInt<32>(0hfffffff0)) @[src/main/scala/Memory/MOB.scala 165:68]
    node is_conflicting_15 = eq(io.AGU_output.bits.address, _is_conflicting_T_15) @[src/main/scala/Memory/MOB.scala 165:48]
    node is_load_15 = eq(MOB[15].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 167:50]
    node is_store_15 = eq(MOB[15].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 168:50]
    node _T_317 = and(is_younger_15, is_conflicting_15) @[src/main/scala/Memory/MOB.scala 170:25]
    node _T_318 = and(_T_317, MOB[15].valid) @[src/main/scala/Memory/MOB.scala 170:43]
    node _T_319 = add(store_store_violation[1], store_store_violation[2]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_320 = bits(_T_319, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_321 = add(store_store_violation[0], _T_320) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_322 = bits(_T_321, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_323 = add(store_store_violation[3], store_store_violation[4]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_324 = bits(_T_323, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_325 = add(store_store_violation[5], store_store_violation[6]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_326 = bits(_T_325, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_327 = add(_T_324, _T_326) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_328 = bits(_T_327, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_329 = add(_T_322, _T_328) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_330 = bits(_T_329, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_331 = add(store_store_violation[7], store_store_violation[8]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_332 = bits(_T_331, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_333 = add(store_store_violation[9], store_store_violation[10]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_334 = bits(_T_333, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_335 = add(_T_332, _T_334) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_336 = bits(_T_335, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_337 = add(store_store_violation[11], store_store_violation[12]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_338 = bits(_T_337, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_339 = add(store_store_violation[13], store_store_violation[14]) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_340 = bits(_T_339, 1, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_341 = add(_T_338, _T_340) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_342 = bits(_T_341, 2, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_343 = add(_T_336, _T_342) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_344 = bits(_T_343, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_345 = add(_T_330, _T_344) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_346 = bits(_T_345, 3, 0) @[src/main/scala/Memory/MOB.scala 170:67]
    node _T_347 = eq(_T_346, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 170:99]
    node _T_348 = and(_T_318, _T_347) @[src/main/scala/Memory/MOB.scala 170:55]
    when _T_348 : @[src/main/scala/Memory/MOB.scala 170:109]
      node _T_349 = and(incoming_is_load, is_load_15) @[src/main/scala/Memory/MOB.scala 171:35]
      when _T_349 : @[src/main/scala/Memory/MOB.scala 171:46]
        connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 172:42]
      else :
        node _T_350 = and(incoming_is_store, is_load_15) @[src/main/scala/Memory/MOB.scala 173:42]
        when _T_350 : @[src/main/scala/Memory/MOB.scala 173:53]
          connect MOB[io.AGU_output.bits.MOB_index].violation, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 174:42]
        else :
          node _T_351 = and(incoming_is_store, is_store_15) @[src/main/scala/Memory/MOB.scala 175:42]
          when _T_351 : @[src/main/scala/Memory/MOB.scala 175:54]
            connect store_store_violation[15], UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 176:42]
    wire fire_store : UInt<1> @[src/main/scala/Memory/MOB.scala 186:26]
    wire fire_load : UInt<1> @[src/main/scala/Memory/MOB.scala 187:26]
    wire _io_backend_memory_request_bits_WIRE : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>} @[src/main/scala/Memory/MOB.scala 190:53]
    connect _io_backend_memory_request_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/MOB.scala 190:53]
    connect _io_backend_memory_request_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 190:53]
    connect _io_backend_memory_request_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 190:53]
    connect _io_backend_memory_request_bits_WIRE.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 190:53]
    connect _io_backend_memory_request_bits_WIRE.addr, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 190:53]
    connect io.backend_memory_request.bits, _io_backend_memory_request_bits_WIRE @[src/main/scala/Memory/MOB.scala 190:38]
    connect io.backend_memory_request.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 191:38]
    node _fire_load_T = and(MOB[0].valid, MOB[0].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_1 = eq(MOB[0].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_2 = and(_fire_load_T, _fire_load_T_1) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_2 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_1 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_2 = and(_fire_store_T, _fire_store_T_1) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_2 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[0].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[0].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[0].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[0].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[0].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[0].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[0].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[0].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_3 = and(MOB[1].valid, MOB[1].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_4 = eq(MOB[1].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_5 = and(_fire_load_T_3, _fire_load_T_4) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_5 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_3 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_4 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_5 = and(_fire_store_T_3, _fire_store_T_4) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_5 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[1].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[1].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[1].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[1].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[1].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[1].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[1].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[1].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_6 = and(MOB[2].valid, MOB[2].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_7 = eq(MOB[2].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_8 = and(_fire_load_T_6, _fire_load_T_7) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_8 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_6 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_7 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_8 = and(_fire_store_T_6, _fire_store_T_7) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_8 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[2].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[2].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[2].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[2].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<2>(0h2) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[2].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[2].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[2].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[2].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<2>(0h2) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_9 = and(MOB[3].valid, MOB[3].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_10 = eq(MOB[3].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_11 = and(_fire_load_T_9, _fire_load_T_10) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_11 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_9 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_10 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_11 = and(_fire_store_T_9, _fire_store_T_10) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_11 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[3].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[3].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[3].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[3].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<2>(0h3) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[3].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[3].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[3].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[3].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<2>(0h3) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_12 = and(MOB[4].valid, MOB[4].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_13 = eq(MOB[4].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_14 = and(_fire_load_T_12, _fire_load_T_13) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_14 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_12 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_13 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_14 = and(_fire_store_T_12, _fire_store_T_13) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_14 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[4].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[4].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[4].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[4].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h4) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[4].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[4].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[4].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[4].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h4) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_15 = and(MOB[5].valid, MOB[5].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_16 = eq(MOB[5].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_17 = and(_fire_load_T_15, _fire_load_T_16) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_17 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_15 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_16 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_17 = and(_fire_store_T_15, _fire_store_T_16) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_17 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[5].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[5].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[5].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[5].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h5) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[5].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[5].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[5].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[5].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h5) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_18 = and(MOB[6].valid, MOB[6].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_19 = eq(MOB[6].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_20 = and(_fire_load_T_18, _fire_load_T_19) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_20 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_18 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_19 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_20 = and(_fire_store_T_18, _fire_store_T_19) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_20 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[6].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[6].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[6].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[6].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h6) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[6].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[6].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[6].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[6].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h6) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_21 = and(MOB[7].valid, MOB[7].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_22 = eq(MOB[7].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_23 = and(_fire_load_T_21, _fire_load_T_22) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_23 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_21 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_22 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_23 = and(_fire_store_T_21, _fire_store_T_22) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_23 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[7].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[7].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[7].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[7].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h7) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[7].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[7].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[7].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[7].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<3>(0h7) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_24 = and(MOB[8].valid, MOB[8].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_25 = eq(MOB[8].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_26 = and(_fire_load_T_24, _fire_load_T_25) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_26 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_24 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_25 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_26 = and(_fire_store_T_24, _fire_store_T_25) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_26 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[8].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[8].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[8].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[8].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0h8) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[8].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[8].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[8].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[8].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0h8) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_27 = and(MOB[9].valid, MOB[9].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_28 = eq(MOB[9].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_29 = and(_fire_load_T_27, _fire_load_T_28) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_29 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_27 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_28 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_29 = and(_fire_store_T_27, _fire_store_T_28) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_29 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[9].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[9].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[9].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[9].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0h9) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[9].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[9].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[9].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[9].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0h9) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_30 = and(MOB[10].valid, MOB[10].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_31 = eq(MOB[10].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_32 = and(_fire_load_T_30, _fire_load_T_31) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_32 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_30 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_31 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_32 = and(_fire_store_T_30, _fire_store_T_31) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_32 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[10].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[10].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[10].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[10].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0ha) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[10].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[10].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[10].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[10].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0ha) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_33 = and(MOB[11].valid, MOB[11].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_34 = eq(MOB[11].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_35 = and(_fire_load_T_33, _fire_load_T_34) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_35 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_33 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_34 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_35 = and(_fire_store_T_33, _fire_store_T_34) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_35 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[11].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[11].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[11].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[11].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hb) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[11].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[11].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[11].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[11].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hb) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_36 = and(MOB[12].valid, MOB[12].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_37 = eq(MOB[12].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_38 = and(_fire_load_T_36, _fire_load_T_37) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_38 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_36 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_37 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_38 = and(_fire_store_T_36, _fire_store_T_37) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_38 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[12].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[12].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[12].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[12].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hc) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[12].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[12].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[12].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[12].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hc) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_39 = and(MOB[13].valid, MOB[13].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_40 = eq(MOB[13].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_41 = and(_fire_load_T_39, _fire_load_T_40) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_41 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_39 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_40 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_41 = and(_fire_store_T_39, _fire_store_T_40) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_41 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[13].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[13].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[13].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[13].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hd) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[13].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[13].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[13].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[13].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hd) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_42 = and(MOB[14].valid, MOB[14].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_43 = eq(MOB[14].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_44 = and(_fire_load_T_42, _fire_load_T_43) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_44 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_42 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_43 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_44 = and(_fire_store_T_42, _fire_store_T_43) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_44 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[14].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[14].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[14].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[14].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0he) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[14].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[14].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[14].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[14].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0he) @[src/main/scala/Memory/MOB.scala 208:57]
    node _fire_load_T_45 = and(MOB[15].valid, MOB[15].pending) @[src/main/scala/Memory/MOB.scala 194:37]
    node _fire_load_T_46 = eq(MOB[15].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 194:77]
    node _fire_load_T_47 = and(_fire_load_T_45, _fire_load_T_46) @[src/main/scala/Memory/MOB.scala 194:55]
    connect fire_load, _fire_load_T_47 @[src/main/scala/Memory/MOB.scala 194:21]
    node _fire_store_T_45 = and(MOB[front_index].valid, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 195:47]
    node _fire_store_T_46 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 195:109]
    node _fire_store_T_47 = and(_fire_store_T_45, _fire_store_T_46) @[src/main/scala/Memory/MOB.scala 195:77]
    connect fire_store, _fire_store_T_47 @[src/main/scala/Memory/MOB.scala 195:21]
    when fire_load : @[src/main/scala/Memory/MOB.scala 196:24]
      connect MOB[15].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 197:28]
      connect io.backend_memory_request.bits.addr, MOB[15].address @[src/main/scala/Memory/MOB.scala 198:57]
      connect io.backend_memory_request.bits.memory_type, MOB[15].memory_type @[src/main/scala/Memory/MOB.scala 199:57]
      connect io.backend_memory_request.bits.access_width, MOB[15].access_width @[src/main/scala/Memory/MOB.scala 200:57]
      connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hf) @[src/main/scala/Memory/MOB.scala 201:57]
    else :
      when fire_store : @[src/main/scala/Memory/MOB.scala 203:27]
        connect MOB[15].pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 204:24]
        connect io.backend_memory_request.bits.addr, MOB[15].address @[src/main/scala/Memory/MOB.scala 205:57]
        connect io.backend_memory_request.bits.memory_type, MOB[15].memory_type @[src/main/scala/Memory/MOB.scala 206:57]
        connect io.backend_memory_request.bits.access_width, MOB[15].access_width @[src/main/scala/Memory/MOB.scala 207:57]
        connect io.backend_memory_request.bits.MOB_index, UInt<4>(0hf) @[src/main/scala/Memory/MOB.scala 208:57]
    node is_store_16 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_16 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_352 = and(MOB[front_index].valid, is_store_16) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_353 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_354 = and(_T_352, _T_353) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_355 = and(_T_354, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_356 = and(_T_355, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_356 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_17 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_17.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_17 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_357 = and(MOB[front_index].valid, is_load_16) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_358 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_359 = and(_T_357, _T_358) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_360 = and(_T_359, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_360 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_18 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_18.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_18 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_17 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_17 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_361 = and(MOB[front_index].valid, is_store_17) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_362 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_363 = and(_T_361, _T_362) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_364 = and(_T_363, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_365 = and(_T_364, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_365 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_19 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_19.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_19 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_366 = and(MOB[front_index].valid, is_load_17) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_367 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_368 = and(_T_366, _T_367) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_369 = and(_T_368, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_369 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_20 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_20.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_20 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_18 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_18 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_370 = and(MOB[front_index].valid, is_store_18) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_371 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_372 = and(_T_370, _T_371) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_373 = and(_T_372, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_374 = and(_T_373, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_374 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_21 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_21.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_21 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_375 = and(MOB[front_index].valid, is_load_18) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_376 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_377 = and(_T_375, _T_376) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_378 = and(_T_377, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_378 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_22 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_22.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_22 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_19 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_19 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_379 = and(MOB[front_index].valid, is_store_19) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_380 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_381 = and(_T_379, _T_380) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_382 = and(_T_381, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_383 = and(_T_382, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_383 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_23 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_23.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_23 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_384 = and(MOB[front_index].valid, is_load_19) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_385 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_386 = and(_T_384, _T_385) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_387 = and(_T_386, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_387 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_24 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_24.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_24 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_20 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_20 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_388 = and(MOB[front_index].valid, is_store_20) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_389 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_390 = and(_T_388, _T_389) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_391 = and(_T_390, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_392 = and(_T_391, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_392 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_25 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_25.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_25 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_393 = and(MOB[front_index].valid, is_load_20) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_394 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_395 = and(_T_393, _T_394) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_396 = and(_T_395, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_396 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_26 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_26.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_26 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_21 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_21 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_397 = and(MOB[front_index].valid, is_store_21) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_398 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_399 = and(_T_397, _T_398) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_400 = and(_T_399, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_401 = and(_T_400, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_401 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_27 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_27.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_27 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_402 = and(MOB[front_index].valid, is_load_21) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_403 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_404 = and(_T_402, _T_403) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_405 = and(_T_404, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_405 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_28 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_28.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_28 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_22 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_22 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_406 = and(MOB[front_index].valid, is_store_22) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_407 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_408 = and(_T_406, _T_407) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_409 = and(_T_408, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_410 = and(_T_409, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_410 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_29 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_29.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_29 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_411 = and(MOB[front_index].valid, is_load_22) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_412 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_413 = and(_T_411, _T_412) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_414 = and(_T_413, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_414 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_30 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_30.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_30 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_23 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_23 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_415 = and(MOB[front_index].valid, is_store_23) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_416 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_417 = and(_T_415, _T_416) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_418 = and(_T_417, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_419 = and(_T_418, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_419 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_31 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_31.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_31 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_420 = and(MOB[front_index].valid, is_load_23) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_421 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_422 = and(_T_420, _T_421) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_423 = and(_T_422, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_423 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_32 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_32.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_32 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_24 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_24 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_424 = and(MOB[front_index].valid, is_store_24) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_425 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_426 = and(_T_424, _T_425) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_427 = and(_T_426, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_428 = and(_T_427, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_428 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_33 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_33.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_33 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_429 = and(MOB[front_index].valid, is_load_24) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_430 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_431 = and(_T_429, _T_430) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_432 = and(_T_431, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_432 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_34 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_34.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_34 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_25 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_25 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_433 = and(MOB[front_index].valid, is_store_25) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_434 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_435 = and(_T_433, _T_434) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_436 = and(_T_435, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_437 = and(_T_436, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_437 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_35 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_35.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_35 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_438 = and(MOB[front_index].valid, is_load_25) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_439 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_440 = and(_T_438, _T_439) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_441 = and(_T_440, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_441 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_36 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_36.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_36 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_26 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_26 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_442 = and(MOB[front_index].valid, is_store_26) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_443 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_444 = and(_T_442, _T_443) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_445 = and(_T_444, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_446 = and(_T_445, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_446 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_37 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_37.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_37 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_447 = and(MOB[front_index].valid, is_load_26) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_448 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_449 = and(_T_447, _T_448) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_450 = and(_T_449, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_450 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_38 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_38.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_38 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_27 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_27 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_451 = and(MOB[front_index].valid, is_store_27) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_452 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_453 = and(_T_451, _T_452) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_454 = and(_T_453, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_455 = and(_T_454, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_455 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_39 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_39.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_39 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_456 = and(MOB[front_index].valid, is_load_27) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_457 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_458 = and(_T_456, _T_457) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_459 = and(_T_458, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_459 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_40 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_40.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_40 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_28 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_28 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_460 = and(MOB[front_index].valid, is_store_28) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_461 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_462 = and(_T_460, _T_461) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_463 = and(_T_462, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_464 = and(_T_463, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_464 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_41 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_41.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_41 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_465 = and(MOB[front_index].valid, is_load_28) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_466 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_467 = and(_T_465, _T_466) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_468 = and(_T_467, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_468 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_42 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_42.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_42 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_29 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_29 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_469 = and(MOB[front_index].valid, is_store_29) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_470 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_471 = and(_T_469, _T_470) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_472 = and(_T_471, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_473 = and(_T_472, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_473 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_43 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_43.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_43 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_474 = and(MOB[front_index].valid, is_load_29) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_475 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_476 = and(_T_474, _T_475) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_477 = and(_T_476, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_477 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_44 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_44.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_44 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_30 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_30 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_478 = and(MOB[front_index].valid, is_store_30) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_479 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_480 = and(_T_478, _T_479) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_481 = and(_T_480, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_482 = and(_T_481, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_482 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_45 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_45.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_45 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_483 = and(MOB[front_index].valid, is_load_30) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_484 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_485 = and(_T_483, _T_484) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_486 = and(_T_485, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_486 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_46 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_46.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_46 @[src/main/scala/Memory/MOB.scala 223:30]
    node is_store_31 = eq(MOB[front_index].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 215:64]
    node is_load_31 = eq(MOB[front_index].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 216:64]
    node _T_487 = and(MOB[front_index].valid, is_store_31) @[src/main/scala/Memory/MOB.scala 220:23]
    node _T_488 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 220:38]
    node _T_489 = and(_T_487, _T_488) @[src/main/scala/Memory/MOB.scala 220:35]
    node _T_490 = and(_T_489, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 220:50]
    node _T_491 = and(_T_490, MOB[front_index].committed) @[src/main/scala/Memory/MOB.scala 220:59]
    when _T_491 : @[src/main/scala/Memory/MOB.scala 220:75]
      wire _MOB_WIRE_47 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect _MOB_WIRE_47.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 221:45]
      connect MOB[front_index], _MOB_WIRE_47 @[src/main/scala/Memory/MOB.scala 221:30]
    else :
      node _T_492 = and(MOB[front_index].valid, is_load_31) @[src/main/scala/Memory/MOB.scala 222:29]
      node _T_493 = eq(MOB[front_index].pending, UInt<1>(0h0)) @[src/main/scala/Memory/MOB.scala 222:43]
      node _T_494 = and(_T_492, _T_493) @[src/main/scala/Memory/MOB.scala 222:40]
      node _T_495 = and(_T_494, MOB[front_index].fired) @[src/main/scala/Memory/MOB.scala 222:55]
      when _T_495 : @[src/main/scala/Memory/MOB.scala 222:64]
        wire _MOB_WIRE_48 : { valid : UInt<1>, memory_type : UInt<2>, ROB_index : UInt<6>, address : UInt<32>, access_width : UInt<2>, RD : UInt<7>, data : UInt<32>, pending : UInt<1>, loaded : UInt<1>, committed : UInt<1>, violation : UInt<1>, fired : UInt<1>} @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.fired, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.violation, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.committed, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.loaded, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.pending, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.data, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.RD, UInt<7>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.access_width, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.address, UInt<32>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect _MOB_WIRE_48.valid, UInt<1>(0h0) @[src/main/scala/Memory/MOB.scala 223:45]
        connect MOB[front_index], _MOB_WIRE_48 @[src/main/scala/Memory/MOB.scala 223:30]
    invalidate io.backend_memory_response.bits.MOB_index @[src/main/scala/Memory/MOB.scala 243:33]
    invalidate io.backend_memory_response.bits.access_width @[src/main/scala/Memory/MOB.scala 243:33]
    invalidate io.backend_memory_response.bits.memory_type @[src/main/scala/Memory/MOB.scala 243:33]
    invalidate io.backend_memory_response.bits.data @[src/main/scala/Memory/MOB.scala 243:33]
    invalidate io.backend_memory_response.bits.addr @[src/main/scala/Memory/MOB.scala 243:33]
    invalidate io.backend_memory_response.valid @[src/main/scala/Memory/MOB.scala 243:33]
    invalidate io.backend_memory_response.ready @[src/main/scala/Memory/MOB.scala 243:33]
    wire response_age : UInt<4> @[src/main/scala/Memory/MOB.scala 246:28]
    wire byte_sels : UInt<4>[16] @[src/main/scala/Memory/MOB.scala 249:27]
    wire wr_bytes : UInt<8>[4][16] @[src/main/scala/Memory/MOB.scala 250:27]
    wire data_out : UInt<8>[4] @[src/main/scala/Memory/MOB.scala 252:27]
    connect response_age, age_vector[io.backend_memory_response.bits.MOB_index] @[src/main/scala/Memory/MOB.scala 254:18]
    invalidate data_out[0] @[src/main/scala/Memory/MOB.scala 257:18]
    invalidate data_out[1] @[src/main/scala/Memory/MOB.scala 257:18]
    invalidate data_out[2] @[src/main/scala/Memory/MOB.scala 257:18]
    invalidate data_out[3] @[src/main/scala/Memory/MOB.scala 257:18]
    node byte_sels_0_is_store = eq(MOB[0].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_0_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_0_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_0_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_0_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_0_T_1 = asUInt(MOB[0].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_0_T_2 = eq(_byte_sels_0_T, _byte_sels_0_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_0_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_0_byte_sels_T = bits(MOB[0].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_0_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_0_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_0_byte_sels, _byte_sels_0_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_0_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_0_T_4 = asUInt(MOB[0].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_0_T_5 = eq(_byte_sels_0_T_3, _byte_sels_0_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_0_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_0_T_6 = bits(MOB[0].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_0_T_7 = eq(UInt<1>(0h0), _byte_sels_0_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_0_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_0_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_0_T_8 = eq(UInt<2>(0h2), _byte_sels_0_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_0_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_0_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_0_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_0_T_10 = asUInt(MOB[0].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_0_T_11 = eq(_byte_sels_0_T_9, _byte_sels_0_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_0_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_0_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[0], byte_sels_0_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[0][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[0][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[0][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[0][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_1_is_store = eq(MOB[1].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_1_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_1_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_1_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_1_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_1_T_1 = asUInt(MOB[1].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_1_T_2 = eq(_byte_sels_1_T, _byte_sels_1_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_1_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_1_byte_sels_T = bits(MOB[1].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_1_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_1_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_1_byte_sels, _byte_sels_1_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_1_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_1_T_4 = asUInt(MOB[1].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_1_T_5 = eq(_byte_sels_1_T_3, _byte_sels_1_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_1_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_1_T_6 = bits(MOB[1].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_1_T_7 = eq(UInt<1>(0h0), _byte_sels_1_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_1_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_1_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_1_T_8 = eq(UInt<2>(0h2), _byte_sels_1_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_1_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_1_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_1_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_1_T_10 = asUInt(MOB[1].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_1_T_11 = eq(_byte_sels_1_T_9, _byte_sels_1_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_1_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_1_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[1], byte_sels_1_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[1][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[1][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[1][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[1][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_2_is_store = eq(MOB[2].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_2_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_2_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_2_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_2_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_2_T_1 = asUInt(MOB[2].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_2_T_2 = eq(_byte_sels_2_T, _byte_sels_2_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_2_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_2_byte_sels_T = bits(MOB[2].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_2_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_2_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_2_byte_sels, _byte_sels_2_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_2_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_2_T_4 = asUInt(MOB[2].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_2_T_5 = eq(_byte_sels_2_T_3, _byte_sels_2_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_2_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_2_T_6 = bits(MOB[2].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_2_T_7 = eq(UInt<1>(0h0), _byte_sels_2_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_2_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_2_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_2_T_8 = eq(UInt<2>(0h2), _byte_sels_2_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_2_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_2_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_2_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_2_T_10 = asUInt(MOB[2].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_2_T_11 = eq(_byte_sels_2_T_9, _byte_sels_2_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_2_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_2_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[2], byte_sels_2_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[2][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[2][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[2][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[2][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_3_is_store = eq(MOB[3].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_3_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_3_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_3_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_3_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_3_T_1 = asUInt(MOB[3].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_3_T_2 = eq(_byte_sels_3_T, _byte_sels_3_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_3_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_3_byte_sels_T = bits(MOB[3].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_3_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_3_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_3_byte_sels, _byte_sels_3_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_3_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_3_T_4 = asUInt(MOB[3].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_3_T_5 = eq(_byte_sels_3_T_3, _byte_sels_3_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_3_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_3_T_6 = bits(MOB[3].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_3_T_7 = eq(UInt<1>(0h0), _byte_sels_3_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_3_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_3_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_3_T_8 = eq(UInt<2>(0h2), _byte_sels_3_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_3_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_3_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_3_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_3_T_10 = asUInt(MOB[3].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_3_T_11 = eq(_byte_sels_3_T_9, _byte_sels_3_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_3_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_3_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[3], byte_sels_3_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[3][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[3][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[3][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[3][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_4_is_store = eq(MOB[4].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_4_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_4_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_4_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_4_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_4_T_1 = asUInt(MOB[4].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_4_T_2 = eq(_byte_sels_4_T, _byte_sels_4_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_4_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_4_byte_sels_T = bits(MOB[4].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_4_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_4_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_4_byte_sels, _byte_sels_4_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_4_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_4_T_4 = asUInt(MOB[4].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_4_T_5 = eq(_byte_sels_4_T_3, _byte_sels_4_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_4_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_4_T_6 = bits(MOB[4].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_4_T_7 = eq(UInt<1>(0h0), _byte_sels_4_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_4_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_4_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_4_T_8 = eq(UInt<2>(0h2), _byte_sels_4_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_4_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_4_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_4_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_4_T_10 = asUInt(MOB[4].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_4_T_11 = eq(_byte_sels_4_T_9, _byte_sels_4_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_4_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_4_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[4], byte_sels_4_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[4][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[4][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[4][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[4][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_5_is_store = eq(MOB[5].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_5_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_5_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_5_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_5_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_5_T_1 = asUInt(MOB[5].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_5_T_2 = eq(_byte_sels_5_T, _byte_sels_5_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_5_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_5_byte_sels_T = bits(MOB[5].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_5_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_5_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_5_byte_sels, _byte_sels_5_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_5_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_5_T_4 = asUInt(MOB[5].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_5_T_5 = eq(_byte_sels_5_T_3, _byte_sels_5_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_5_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_5_T_6 = bits(MOB[5].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_5_T_7 = eq(UInt<1>(0h0), _byte_sels_5_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_5_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_5_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_5_T_8 = eq(UInt<2>(0h2), _byte_sels_5_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_5_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_5_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_5_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_5_T_10 = asUInt(MOB[5].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_5_T_11 = eq(_byte_sels_5_T_9, _byte_sels_5_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_5_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_5_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[5], byte_sels_5_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[5][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[5][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[5][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[5][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_6_is_store = eq(MOB[6].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_6_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_6_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_6_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_6_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_6_T_1 = asUInt(MOB[6].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_6_T_2 = eq(_byte_sels_6_T, _byte_sels_6_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_6_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_6_byte_sels_T = bits(MOB[6].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_6_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_6_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_6_byte_sels, _byte_sels_6_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_6_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_6_T_4 = asUInt(MOB[6].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_6_T_5 = eq(_byte_sels_6_T_3, _byte_sels_6_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_6_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_6_T_6 = bits(MOB[6].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_6_T_7 = eq(UInt<1>(0h0), _byte_sels_6_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_6_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_6_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_6_T_8 = eq(UInt<2>(0h2), _byte_sels_6_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_6_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_6_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_6_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_6_T_10 = asUInt(MOB[6].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_6_T_11 = eq(_byte_sels_6_T_9, _byte_sels_6_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_6_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_6_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[6], byte_sels_6_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[6][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[6][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[6][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[6][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_7_is_store = eq(MOB[7].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_7_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_7_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_7_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_7_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_7_T_1 = asUInt(MOB[7].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_7_T_2 = eq(_byte_sels_7_T, _byte_sels_7_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_7_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_7_byte_sels_T = bits(MOB[7].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_7_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_7_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_7_byte_sels, _byte_sels_7_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_7_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_7_T_4 = asUInt(MOB[7].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_7_T_5 = eq(_byte_sels_7_T_3, _byte_sels_7_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_7_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_7_T_6 = bits(MOB[7].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_7_T_7 = eq(UInt<1>(0h0), _byte_sels_7_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_7_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_7_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_7_T_8 = eq(UInt<2>(0h2), _byte_sels_7_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_7_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_7_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_7_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_7_T_10 = asUInt(MOB[7].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_7_T_11 = eq(_byte_sels_7_T_9, _byte_sels_7_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_7_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_7_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[7], byte_sels_7_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[7][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[7][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[7][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[7][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_8_is_store = eq(MOB[8].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_8_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_8_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_8_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_8_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_8_T_1 = asUInt(MOB[8].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_8_T_2 = eq(_byte_sels_8_T, _byte_sels_8_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_8_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_8_byte_sels_T = bits(MOB[8].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_8_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_8_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_8_byte_sels, _byte_sels_8_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_8_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_8_T_4 = asUInt(MOB[8].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_8_T_5 = eq(_byte_sels_8_T_3, _byte_sels_8_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_8_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_8_T_6 = bits(MOB[8].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_8_T_7 = eq(UInt<1>(0h0), _byte_sels_8_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_8_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_8_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_8_T_8 = eq(UInt<2>(0h2), _byte_sels_8_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_8_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_8_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_8_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_8_T_10 = asUInt(MOB[8].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_8_T_11 = eq(_byte_sels_8_T_9, _byte_sels_8_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_8_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_8_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[8], byte_sels_8_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[8][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[8][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[8][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[8][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_9_is_store = eq(MOB[9].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_9_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_9_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_9_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_9_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_9_T_1 = asUInt(MOB[9].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_9_T_2 = eq(_byte_sels_9_T, _byte_sels_9_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_9_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_9_byte_sels_T = bits(MOB[9].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_9_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_9_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_9_byte_sels, _byte_sels_9_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_9_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_9_T_4 = asUInt(MOB[9].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_9_T_5 = eq(_byte_sels_9_T_3, _byte_sels_9_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_9_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_9_T_6 = bits(MOB[9].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_9_T_7 = eq(UInt<1>(0h0), _byte_sels_9_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_9_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_9_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_9_T_8 = eq(UInt<2>(0h2), _byte_sels_9_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_9_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_9_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_9_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_9_T_10 = asUInt(MOB[9].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_9_T_11 = eq(_byte_sels_9_T_9, _byte_sels_9_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_9_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_9_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[9], byte_sels_9_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[9][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[9][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[9][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[9][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_10_is_store = eq(MOB[10].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_10_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_10_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_10_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_10_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_10_T_1 = asUInt(MOB[10].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_10_T_2 = eq(_byte_sels_10_T, _byte_sels_10_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_10_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_10_byte_sels_T = bits(MOB[10].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_10_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_10_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_10_byte_sels, _byte_sels_10_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_10_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_10_T_4 = asUInt(MOB[10].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_10_T_5 = eq(_byte_sels_10_T_3, _byte_sels_10_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_10_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_10_T_6 = bits(MOB[10].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_10_T_7 = eq(UInt<1>(0h0), _byte_sels_10_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_10_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_10_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_10_T_8 = eq(UInt<2>(0h2), _byte_sels_10_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_10_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_10_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_10_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_10_T_10 = asUInt(MOB[10].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_10_T_11 = eq(_byte_sels_10_T_9, _byte_sels_10_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_10_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_10_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[10], byte_sels_10_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[10][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[10][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[10][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[10][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_11_is_store = eq(MOB[11].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_11_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_11_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_11_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_11_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_11_T_1 = asUInt(MOB[11].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_11_T_2 = eq(_byte_sels_11_T, _byte_sels_11_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_11_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_11_byte_sels_T = bits(MOB[11].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_11_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_11_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_11_byte_sels, _byte_sels_11_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_11_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_11_T_4 = asUInt(MOB[11].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_11_T_5 = eq(_byte_sels_11_T_3, _byte_sels_11_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_11_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_11_T_6 = bits(MOB[11].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_11_T_7 = eq(UInt<1>(0h0), _byte_sels_11_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_11_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_11_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_11_T_8 = eq(UInt<2>(0h2), _byte_sels_11_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_11_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_11_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_11_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_11_T_10 = asUInt(MOB[11].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_11_T_11 = eq(_byte_sels_11_T_9, _byte_sels_11_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_11_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_11_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[11], byte_sels_11_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[11][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[11][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[11][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[11][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_12_is_store = eq(MOB[12].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_12_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_12_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_12_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_12_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_12_T_1 = asUInt(MOB[12].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_12_T_2 = eq(_byte_sels_12_T, _byte_sels_12_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_12_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_12_byte_sels_T = bits(MOB[12].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_12_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_12_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_12_byte_sels, _byte_sels_12_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_12_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_12_T_4 = asUInt(MOB[12].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_12_T_5 = eq(_byte_sels_12_T_3, _byte_sels_12_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_12_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_12_T_6 = bits(MOB[12].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_12_T_7 = eq(UInt<1>(0h0), _byte_sels_12_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_12_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_12_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_12_T_8 = eq(UInt<2>(0h2), _byte_sels_12_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_12_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_12_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_12_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_12_T_10 = asUInt(MOB[12].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_12_T_11 = eq(_byte_sels_12_T_9, _byte_sels_12_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_12_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_12_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[12], byte_sels_12_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[12][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[12][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[12][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[12][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_13_is_store = eq(MOB[13].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_13_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_13_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_13_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_13_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_13_T_1 = asUInt(MOB[13].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_13_T_2 = eq(_byte_sels_13_T, _byte_sels_13_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_13_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_13_byte_sels_T = bits(MOB[13].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_13_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_13_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_13_byte_sels, _byte_sels_13_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_13_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_13_T_4 = asUInt(MOB[13].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_13_T_5 = eq(_byte_sels_13_T_3, _byte_sels_13_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_13_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_13_T_6 = bits(MOB[13].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_13_T_7 = eq(UInt<1>(0h0), _byte_sels_13_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_13_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_13_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_13_T_8 = eq(UInt<2>(0h2), _byte_sels_13_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_13_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_13_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_13_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_13_T_10 = asUInt(MOB[13].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_13_T_11 = eq(_byte_sels_13_T_9, _byte_sels_13_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_13_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_13_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[13], byte_sels_13_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[13][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[13][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[13][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[13][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_14_is_store = eq(MOB[14].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_14_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_14_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_14_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_14_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_14_T_1 = asUInt(MOB[14].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_14_T_2 = eq(_byte_sels_14_T, _byte_sels_14_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_14_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_14_byte_sels_T = bits(MOB[14].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_14_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_14_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_14_byte_sels, _byte_sels_14_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_14_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_14_T_4 = asUInt(MOB[14].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_14_T_5 = eq(_byte_sels_14_T_3, _byte_sels_14_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_14_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_14_T_6 = bits(MOB[14].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_14_T_7 = eq(UInt<1>(0h0), _byte_sels_14_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_14_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_14_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_14_T_8 = eq(UInt<2>(0h2), _byte_sels_14_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_14_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_14_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_14_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_14_T_10 = asUInt(MOB[14].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_14_T_11 = eq(_byte_sels_14_T_9, _byte_sels_14_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_14_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_14_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[14], byte_sels_14_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[14][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[14][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[14][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[14][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node byte_sels_15_is_store = eq(MOB[15].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_15_byte_sels : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_15_byte_sels, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_15_is_store : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_15_T = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_15_T_1 = asUInt(MOB[15].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_15_T_2 = eq(_byte_sels_15_T, _byte_sels_15_T_1) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_15_T_2 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_15_byte_sels_T = bits(MOB[15].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_15_byte_sels_T_1 = dshl(UInt<1>(0h1), _byte_sels_15_byte_sels_T) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_15_byte_sels, _byte_sels_15_byte_sels_T_1 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_15_T_3 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_15_T_4 = asUInt(MOB[15].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_15_T_5 = eq(_byte_sels_15_T_3, _byte_sels_15_T_4) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_15_T_5 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_15_T_6 = bits(MOB[15].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_15_T_7 = eq(UInt<1>(0h0), _byte_sels_15_T_6) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_15_T_7 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_15_byte_sels, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_15_T_8 = eq(UInt<2>(0h2), _byte_sels_15_T_6) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_15_T_8 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_15_byte_sels, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_15_T_9 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_15_T_10 = asUInt(MOB[15].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_15_T_11 = eq(_byte_sels_15_T_9, _byte_sels_15_T_10) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_15_T_11 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_15_byte_sels, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[15], byte_sels_15_byte_sels @[src/main/scala/Memory/MOB.scala 261:22]
    invalidate wr_bytes[15][0] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[15][1] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[15][2] @[src/main/scala/Memory/MOB.scala 262:25]
    invalidate wr_bytes[15][3] @[src/main/scala/Memory/MOB.scala 262:25]
    node is_younger_16 = lt(age_vector[0], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_16 = eq(io.AGU_output.bits.address, MOB[0].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_32 = eq(MOB[0].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_32 = eq(MOB[0].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_496 = and(MOB[0].valid, is_younger_16) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_497 = and(_T_496, is_conflicting_16) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_498 = and(_T_497, is_store_32) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_498 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_499 = bits(byte_sels[0], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_499 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[0][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_500 = bits(byte_sels[0], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_500 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[0][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_501 = bits(byte_sels[0], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_501 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[0][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_502 = bits(byte_sels[0], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_502 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[0][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_17 = lt(age_vector[1], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_17 = eq(io.AGU_output.bits.address, MOB[1].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_33 = eq(MOB[1].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_33 = eq(MOB[1].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_503 = and(MOB[1].valid, is_younger_17) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_504 = and(_T_503, is_conflicting_17) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_505 = and(_T_504, is_store_33) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_505 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_506 = bits(byte_sels[1], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_506 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[1][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_507 = bits(byte_sels[1], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_507 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[1][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_508 = bits(byte_sels[1], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_508 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[1][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_509 = bits(byte_sels[1], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_509 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[1][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_18 = lt(age_vector[2], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_18 = eq(io.AGU_output.bits.address, MOB[2].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_34 = eq(MOB[2].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_34 = eq(MOB[2].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_510 = and(MOB[2].valid, is_younger_18) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_511 = and(_T_510, is_conflicting_18) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_512 = and(_T_511, is_store_34) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_512 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_513 = bits(byte_sels[2], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_513 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[2][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_514 = bits(byte_sels[2], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_514 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[2][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_515 = bits(byte_sels[2], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_515 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[2][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_516 = bits(byte_sels[2], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_516 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[2][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_19 = lt(age_vector[3], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_19 = eq(io.AGU_output.bits.address, MOB[3].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_35 = eq(MOB[3].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_35 = eq(MOB[3].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_517 = and(MOB[3].valid, is_younger_19) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_518 = and(_T_517, is_conflicting_19) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_519 = and(_T_518, is_store_35) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_519 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_520 = bits(byte_sels[3], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_520 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[3][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_521 = bits(byte_sels[3], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_521 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[3][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_522 = bits(byte_sels[3], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_522 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[3][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_523 = bits(byte_sels[3], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_523 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[3][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_20 = lt(age_vector[4], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_20 = eq(io.AGU_output.bits.address, MOB[4].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_36 = eq(MOB[4].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_36 = eq(MOB[4].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_524 = and(MOB[4].valid, is_younger_20) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_525 = and(_T_524, is_conflicting_20) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_526 = and(_T_525, is_store_36) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_526 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_527 = bits(byte_sels[4], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_527 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[4][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_528 = bits(byte_sels[4], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_528 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[4][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_529 = bits(byte_sels[4], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_529 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[4][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_530 = bits(byte_sels[4], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_530 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[4][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_21 = lt(age_vector[5], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_21 = eq(io.AGU_output.bits.address, MOB[5].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_37 = eq(MOB[5].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_37 = eq(MOB[5].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_531 = and(MOB[5].valid, is_younger_21) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_532 = and(_T_531, is_conflicting_21) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_533 = and(_T_532, is_store_37) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_533 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_534 = bits(byte_sels[5], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_534 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[5][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_535 = bits(byte_sels[5], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_535 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[5][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_536 = bits(byte_sels[5], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_536 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[5][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_537 = bits(byte_sels[5], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_537 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[5][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_22 = lt(age_vector[6], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_22 = eq(io.AGU_output.bits.address, MOB[6].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_38 = eq(MOB[6].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_38 = eq(MOB[6].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_538 = and(MOB[6].valid, is_younger_22) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_539 = and(_T_538, is_conflicting_22) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_540 = and(_T_539, is_store_38) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_540 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_541 = bits(byte_sels[6], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_541 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[6][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_542 = bits(byte_sels[6], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_542 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[6][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_543 = bits(byte_sels[6], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_543 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[6][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_544 = bits(byte_sels[6], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_544 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[6][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_23 = lt(age_vector[7], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_23 = eq(io.AGU_output.bits.address, MOB[7].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_39 = eq(MOB[7].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_39 = eq(MOB[7].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_545 = and(MOB[7].valid, is_younger_23) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_546 = and(_T_545, is_conflicting_23) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_547 = and(_T_546, is_store_39) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_547 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_548 = bits(byte_sels[7], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_548 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[7][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_549 = bits(byte_sels[7], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_549 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[7][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_550 = bits(byte_sels[7], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_550 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[7][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_551 = bits(byte_sels[7], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_551 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[7][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_24 = lt(age_vector[8], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_24 = eq(io.AGU_output.bits.address, MOB[8].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_40 = eq(MOB[8].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_40 = eq(MOB[8].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_552 = and(MOB[8].valid, is_younger_24) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_553 = and(_T_552, is_conflicting_24) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_554 = and(_T_553, is_store_40) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_554 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_555 = bits(byte_sels[8], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_555 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[8][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_556 = bits(byte_sels[8], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_556 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[8][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_557 = bits(byte_sels[8], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_557 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[8][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_558 = bits(byte_sels[8], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_558 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[8][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_25 = lt(age_vector[9], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_25 = eq(io.AGU_output.bits.address, MOB[9].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_41 = eq(MOB[9].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_41 = eq(MOB[9].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_559 = and(MOB[9].valid, is_younger_25) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_560 = and(_T_559, is_conflicting_25) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_561 = and(_T_560, is_store_41) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_561 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_562 = bits(byte_sels[9], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_562 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[9][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_563 = bits(byte_sels[9], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_563 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[9][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_564 = bits(byte_sels[9], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_564 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[9][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_565 = bits(byte_sels[9], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_565 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[9][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_26 = lt(age_vector[10], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_26 = eq(io.AGU_output.bits.address, MOB[10].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_42 = eq(MOB[10].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_42 = eq(MOB[10].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_566 = and(MOB[10].valid, is_younger_26) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_567 = and(_T_566, is_conflicting_26) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_568 = and(_T_567, is_store_42) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_568 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_569 = bits(byte_sels[10], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_569 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[10][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_570 = bits(byte_sels[10], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_570 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[10][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_571 = bits(byte_sels[10], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_571 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[10][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_572 = bits(byte_sels[10], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_572 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[10][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_27 = lt(age_vector[11], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_27 = eq(io.AGU_output.bits.address, MOB[11].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_43 = eq(MOB[11].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_43 = eq(MOB[11].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_573 = and(MOB[11].valid, is_younger_27) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_574 = and(_T_573, is_conflicting_27) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_575 = and(_T_574, is_store_43) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_575 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_576 = bits(byte_sels[11], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_576 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[11][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_577 = bits(byte_sels[11], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_577 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[11][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_578 = bits(byte_sels[11], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_578 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[11][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_579 = bits(byte_sels[11], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_579 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[11][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_28 = lt(age_vector[12], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_28 = eq(io.AGU_output.bits.address, MOB[12].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_44 = eq(MOB[12].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_44 = eq(MOB[12].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_580 = and(MOB[12].valid, is_younger_28) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_581 = and(_T_580, is_conflicting_28) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_582 = and(_T_581, is_store_44) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_582 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_583 = bits(byte_sels[12], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_583 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[12][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_584 = bits(byte_sels[12], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_584 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[12][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_585 = bits(byte_sels[12], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_585 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[12][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_586 = bits(byte_sels[12], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_586 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[12][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_29 = lt(age_vector[13], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_29 = eq(io.AGU_output.bits.address, MOB[13].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_45 = eq(MOB[13].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_45 = eq(MOB[13].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_587 = and(MOB[13].valid, is_younger_29) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_588 = and(_T_587, is_conflicting_29) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_589 = and(_T_588, is_store_45) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_589 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_590 = bits(byte_sels[13], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_590 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[13][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_591 = bits(byte_sels[13], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_591 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[13][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_592 = bits(byte_sels[13], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_592 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[13][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_593 = bits(byte_sels[13], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_593 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[13][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_30 = lt(age_vector[14], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_30 = eq(io.AGU_output.bits.address, MOB[14].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_46 = eq(MOB[14].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_46 = eq(MOB[14].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_594 = and(MOB[14].valid, is_younger_30) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_595 = and(_T_594, is_conflicting_30) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_596 = and(_T_595, is_store_46) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_596 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_597 = bits(byte_sels[14], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_597 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[14][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_598 = bits(byte_sels[14], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_598 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[14][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_599 = bits(byte_sels[14], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_599 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[14][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_600 = bits(byte_sels[14], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_600 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[14][3] @[src/main/scala/Memory/MOB.scala 282:33]
    node is_younger_31 = lt(age_vector[15], response_age) @[src/main/scala/Memory/MOB.scala 268:45]
    node is_conflicting_31 = eq(io.AGU_output.bits.address, MOB[15].address) @[src/main/scala/Memory/MOB.scala 269:48]
    node is_load_47 = eq(MOB[15].memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/MOB.scala 271:50]
    node is_store_47 = eq(MOB[15].memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/MOB.scala 272:50]
    node _T_601 = and(MOB[15].valid, is_younger_31) @[src/main/scala/Memory/MOB.scala 277:23]
    node _T_602 = and(_T_601, is_conflicting_31) @[src/main/scala/Memory/MOB.scala 277:37]
    node _T_603 = and(_T_602, is_store_47) @[src/main/scala/Memory/MOB.scala 277:55]
    when _T_603 : @[src/main/scala/Memory/MOB.scala 277:67]
      node _T_604 = bits(byte_sels[15], 0, 0) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_604 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[0], wr_bytes[15][0] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_605 = bits(byte_sels[15], 1, 1) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_605 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[1], wr_bytes[15][1] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_606 = bits(byte_sels[15], 2, 2) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_606 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[2], wr_bytes[15][2] @[src/main/scala/Memory/MOB.scala 282:33]
      node _T_607 = bits(byte_sels[15], 3, 3) @[src/main/scala/Memory/MOB.scala 281:34]
      when _T_607 : @[src/main/scala/Memory/MOB.scala 281:38]
        connect data_out[3], wr_bytes[15][3] @[src/main/scala/Memory/MOB.scala 282:33]
    invalidate io.MOB_output.bits.fetch_packet_index @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.FTQ_index @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.ROB_index @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.MOB_index @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.wr_data @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.unsigned @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.access_width @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.memory_type @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.address @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.branch_valid @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.target_address @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.branch_taken @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.fetch_PC @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.RD_valid @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.RD_data @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.bits.RD @[src/main/scala/Memory/MOB.scala 290:33]
    invalidate io.MOB_output.valid @[src/main/scala/Memory/MOB.scala 290:33]
    node byte_sels_0_is_store_1 = eq(MOB[0].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_0_byte_sels_1 : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_0_byte_sels_1, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_0_is_store_1 : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_0_T_12 = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_0_T_13 = asUInt(MOB[0].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_0_T_14 = eq(_byte_sels_0_T_12, _byte_sels_0_T_13) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_0_T_14 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_0_byte_sels_T_2 = bits(MOB[0].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_0_byte_sels_T_3 = dshl(UInt<1>(0h1), _byte_sels_0_byte_sels_T_2) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_0_byte_sels_1, _byte_sels_0_byte_sels_T_3 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_0_T_15 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_0_T_16 = asUInt(MOB[0].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_0_T_17 = eq(_byte_sels_0_T_15, _byte_sels_0_T_16) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_0_T_17 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_0_T_18 = bits(MOB[0].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_0_T_19 = eq(UInt<1>(0h0), _byte_sels_0_T_18) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_0_T_19 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_0_byte_sels_1, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_0_T_20 = eq(UInt<2>(0h2), _byte_sels_0_T_18) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_0_T_20 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_0_byte_sels_1, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_0_T_21 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_0_T_22 = asUInt(MOB[0].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_0_T_23 = eq(_byte_sels_0_T_21, _byte_sels_0_T_22) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_0_T_23 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_0_byte_sels_1, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[0], byte_sels_0_byte_sels_1 @[src/main/scala/Memory/MOB.scala 294:22]
    invalidate wr_bytes[0][0] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[0][1] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[0][2] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[0][3] @[src/main/scala/Memory/MOB.scala 295:25]
    node byte_sels_1_is_store_1 = eq(MOB[1].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_1_byte_sels_1 : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_1_byte_sels_1, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_1_is_store_1 : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_1_T_12 = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_1_T_13 = asUInt(MOB[1].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_1_T_14 = eq(_byte_sels_1_T_12, _byte_sels_1_T_13) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_1_T_14 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_1_byte_sels_T_2 = bits(MOB[1].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_1_byte_sels_T_3 = dshl(UInt<1>(0h1), _byte_sels_1_byte_sels_T_2) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_1_byte_sels_1, _byte_sels_1_byte_sels_T_3 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_1_T_15 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_1_T_16 = asUInt(MOB[1].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_1_T_17 = eq(_byte_sels_1_T_15, _byte_sels_1_T_16) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_1_T_17 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_1_T_18 = bits(MOB[1].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_1_T_19 = eq(UInt<1>(0h0), _byte_sels_1_T_18) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_1_T_19 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_1_byte_sels_1, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_1_T_20 = eq(UInt<2>(0h2), _byte_sels_1_T_18) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_1_T_20 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_1_byte_sels_1, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_1_T_21 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_1_T_22 = asUInt(MOB[1].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_1_T_23 = eq(_byte_sels_1_T_21, _byte_sels_1_T_22) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_1_T_23 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_1_byte_sels_1, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[1], byte_sels_1_byte_sels_1 @[src/main/scala/Memory/MOB.scala 294:22]
    invalidate wr_bytes[1][0] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[1][1] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[1][2] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[1][3] @[src/main/scala/Memory/MOB.scala 295:25]
    node byte_sels_2_is_store_1 = eq(MOB[2].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_2_byte_sels_1 : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_2_byte_sels_1, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_2_is_store_1 : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_2_T_12 = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_2_T_13 = asUInt(MOB[2].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_2_T_14 = eq(_byte_sels_2_T_12, _byte_sels_2_T_13) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_2_T_14 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_2_byte_sels_T_2 = bits(MOB[2].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_2_byte_sels_T_3 = dshl(UInt<1>(0h1), _byte_sels_2_byte_sels_T_2) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_2_byte_sels_1, _byte_sels_2_byte_sels_T_3 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_2_T_15 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_2_T_16 = asUInt(MOB[2].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_2_T_17 = eq(_byte_sels_2_T_15, _byte_sels_2_T_16) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_2_T_17 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_2_T_18 = bits(MOB[2].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_2_T_19 = eq(UInt<1>(0h0), _byte_sels_2_T_18) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_2_T_19 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_2_byte_sels_1, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_2_T_20 = eq(UInt<2>(0h2), _byte_sels_2_T_18) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_2_T_20 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_2_byte_sels_1, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_2_T_21 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_2_T_22 = asUInt(MOB[2].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_2_T_23 = eq(_byte_sels_2_T_21, _byte_sels_2_T_22) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_2_T_23 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_2_byte_sels_1, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[2], byte_sels_2_byte_sels_1 @[src/main/scala/Memory/MOB.scala 294:22]
    invalidate wr_bytes[2][0] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[2][1] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[2][2] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[2][3] @[src/main/scala/Memory/MOB.scala 295:25]
    node byte_sels_3_is_store_1 = eq(MOB[3].memory_type, UInt<2>(0h2)) @[src/main/scala/utils.scala 221:45]
    wire byte_sels_3_byte_sels_1 : UInt<4> @[src/main/scala/utils.scala 225:25]
    connect byte_sels_3_byte_sels_1, UInt<1>(0h0) @[src/main/scala/utils.scala 227:15]
    when byte_sels_3_is_store_1 : @[src/main/scala/utils.scala 230:20]
      node _byte_sels_3_T_12 = asUInt(UInt<1>(0h1)) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_3_T_13 = asUInt(MOB[3].access_width) @[src/main/scala/utils.scala 231:28]
      node _byte_sels_3_T_14 = eq(_byte_sels_3_T_12, _byte_sels_3_T_13) @[src/main/scala/utils.scala 231:28]
      when _byte_sels_3_T_14 : @[src/main/scala/utils.scala 231:28]
        node _byte_sels_3_byte_sels_T_2 = bits(MOB[3].address, 1, 0) @[src/main/scala/utils.scala 234:39]
        node _byte_sels_3_byte_sels_T_3 = dshl(UInt<1>(0h1), _byte_sels_3_byte_sels_T_2) @[src/main/scala/utils.scala 234:29]
        connect byte_sels_3_byte_sels_1, _byte_sels_3_byte_sels_T_3 @[src/main/scala/utils.scala 234:21]
      else :
        node _byte_sels_3_T_15 = asUInt(UInt<2>(0h2)) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_3_T_16 = asUInt(MOB[3].access_width) @[src/main/scala/utils.scala 231:28]
        node _byte_sels_3_T_17 = eq(_byte_sels_3_T_15, _byte_sels_3_T_16) @[src/main/scala/utils.scala 231:28]
        when _byte_sels_3_T_17 : @[src/main/scala/utils.scala 231:28]
          node _byte_sels_3_T_18 = bits(MOB[3].address, 1, 0) @[src/main/scala/utils.scala 238:25]
          node _byte_sels_3_T_19 = eq(UInt<1>(0h0), _byte_sels_3_T_18) @[src/main/scala/utils.scala 238:33]
          when _byte_sels_3_T_19 : @[src/main/scala/utils.scala 238:33]
            connect byte_sels_3_byte_sels_1, UInt<2>(0h3) @[src/main/scala/utils.scala 239:37]
          else :
            node _byte_sels_3_T_20 = eq(UInt<2>(0h2), _byte_sels_3_T_18) @[src/main/scala/utils.scala 238:33]
            when _byte_sels_3_T_20 : @[src/main/scala/utils.scala 238:33]
              connect byte_sels_3_byte_sels_1, UInt<4>(0hc) @[src/main/scala/utils.scala 240:37]
        else :
          node _byte_sels_3_T_21 = asUInt(UInt<2>(0h3)) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_3_T_22 = asUInt(MOB[3].access_width) @[src/main/scala/utils.scala 231:28]
          node _byte_sels_3_T_23 = eq(_byte_sels_3_T_21, _byte_sels_3_T_22) @[src/main/scala/utils.scala 231:28]
          when _byte_sels_3_T_23 : @[src/main/scala/utils.scala 231:28]
            connect byte_sels_3_byte_sels_1, UInt<4>(0hf) @[src/main/scala/utils.scala 246:21]
    connect byte_sels[3], byte_sels_3_byte_sels_1 @[src/main/scala/Memory/MOB.scala 294:22]
    invalidate wr_bytes[3][0] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[3][1] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[3][2] @[src/main/scala/Memory/MOB.scala 295:25]
    invalidate wr_bytes[3][3] @[src/main/scala/Memory/MOB.scala 295:25]
    connect io.MOB_output.valid, io.backend_memory_response.valid @[src/main/scala/Memory/MOB.scala 298:25]
    connect io.MOB_output.bits.RD, MOB[io.backend_memory_response.bits.MOB_index].RD @[src/main/scala/Memory/MOB.scala 299:30]
    node io_MOB_output_bits_RD_data_lo = cat(wr_bytes[0][1], wr_bytes[0][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi = cat(wr_bytes[0][3], wr_bytes[0][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T = cat(io_MOB_output_bits_RD_data_hi, io_MOB_output_bits_RD_data_lo) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_1 = cat(wr_bytes[1][1], wr_bytes[1][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_1 = cat(wr_bytes[1][3], wr_bytes[1][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_1 = cat(io_MOB_output_bits_RD_data_hi_1, io_MOB_output_bits_RD_data_lo_1) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_2 = cat(wr_bytes[2][1], wr_bytes[2][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_2 = cat(wr_bytes[2][3], wr_bytes[2][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_2 = cat(io_MOB_output_bits_RD_data_hi_2, io_MOB_output_bits_RD_data_lo_2) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_3 = cat(wr_bytes[3][1], wr_bytes[3][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_3 = cat(wr_bytes[3][3], wr_bytes[3][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_3 = cat(io_MOB_output_bits_RD_data_hi_3, io_MOB_output_bits_RD_data_lo_3) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_4 = cat(wr_bytes[4][1], wr_bytes[4][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_4 = cat(wr_bytes[4][3], wr_bytes[4][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_4 = cat(io_MOB_output_bits_RD_data_hi_4, io_MOB_output_bits_RD_data_lo_4) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_5 = cat(wr_bytes[5][1], wr_bytes[5][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_5 = cat(wr_bytes[5][3], wr_bytes[5][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_5 = cat(io_MOB_output_bits_RD_data_hi_5, io_MOB_output_bits_RD_data_lo_5) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_6 = cat(wr_bytes[6][1], wr_bytes[6][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_6 = cat(wr_bytes[6][3], wr_bytes[6][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_6 = cat(io_MOB_output_bits_RD_data_hi_6, io_MOB_output_bits_RD_data_lo_6) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_7 = cat(wr_bytes[7][1], wr_bytes[7][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_7 = cat(wr_bytes[7][3], wr_bytes[7][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_7 = cat(io_MOB_output_bits_RD_data_hi_7, io_MOB_output_bits_RD_data_lo_7) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_8 = cat(wr_bytes[8][1], wr_bytes[8][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_8 = cat(wr_bytes[8][3], wr_bytes[8][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_8 = cat(io_MOB_output_bits_RD_data_hi_8, io_MOB_output_bits_RD_data_lo_8) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_9 = cat(wr_bytes[9][1], wr_bytes[9][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_9 = cat(wr_bytes[9][3], wr_bytes[9][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_9 = cat(io_MOB_output_bits_RD_data_hi_9, io_MOB_output_bits_RD_data_lo_9) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_10 = cat(wr_bytes[10][1], wr_bytes[10][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_10 = cat(wr_bytes[10][3], wr_bytes[10][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_10 = cat(io_MOB_output_bits_RD_data_hi_10, io_MOB_output_bits_RD_data_lo_10) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_11 = cat(wr_bytes[11][1], wr_bytes[11][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_11 = cat(wr_bytes[11][3], wr_bytes[11][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_11 = cat(io_MOB_output_bits_RD_data_hi_11, io_MOB_output_bits_RD_data_lo_11) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_12 = cat(wr_bytes[12][1], wr_bytes[12][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_12 = cat(wr_bytes[12][3], wr_bytes[12][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_12 = cat(io_MOB_output_bits_RD_data_hi_12, io_MOB_output_bits_RD_data_lo_12) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_13 = cat(wr_bytes[13][1], wr_bytes[13][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_13 = cat(wr_bytes[13][3], wr_bytes[13][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_13 = cat(io_MOB_output_bits_RD_data_hi_13, io_MOB_output_bits_RD_data_lo_13) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_14 = cat(wr_bytes[14][1], wr_bytes[14][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_14 = cat(wr_bytes[14][3], wr_bytes[14][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_14 = cat(io_MOB_output_bits_RD_data_hi_14, io_MOB_output_bits_RD_data_lo_14) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_15 = cat(wr_bytes[15][1], wr_bytes[15][0]) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_15 = cat(wr_bytes[15][3], wr_bytes[15][2]) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_15 = cat(io_MOB_output_bits_RD_data_hi_15, io_MOB_output_bits_RD_data_lo_15) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_lo_lo = cat(_io_MOB_output_bits_RD_data_T_1, _io_MOB_output_bits_RD_data_T) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_lo_hi = cat(_io_MOB_output_bits_RD_data_T_3, _io_MOB_output_bits_RD_data_T_2) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_lo = cat(io_MOB_output_bits_RD_data_lo_lo_hi, io_MOB_output_bits_RD_data_lo_lo_lo) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_hi_lo = cat(_io_MOB_output_bits_RD_data_T_5, _io_MOB_output_bits_RD_data_T_4) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_hi_hi = cat(_io_MOB_output_bits_RD_data_T_7, _io_MOB_output_bits_RD_data_T_6) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_hi = cat(io_MOB_output_bits_RD_data_lo_hi_hi, io_MOB_output_bits_RD_data_lo_hi_lo) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_lo_16 = cat(io_MOB_output_bits_RD_data_lo_hi, io_MOB_output_bits_RD_data_lo_lo) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_lo_lo = cat(_io_MOB_output_bits_RD_data_T_9, _io_MOB_output_bits_RD_data_T_8) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_lo_hi = cat(_io_MOB_output_bits_RD_data_T_11, _io_MOB_output_bits_RD_data_T_10) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_lo = cat(io_MOB_output_bits_RD_data_hi_lo_hi, io_MOB_output_bits_RD_data_hi_lo_lo) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_hi_lo = cat(_io_MOB_output_bits_RD_data_T_13, _io_MOB_output_bits_RD_data_T_12) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_hi_hi = cat(_io_MOB_output_bits_RD_data_T_15, _io_MOB_output_bits_RD_data_T_14) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_hi = cat(io_MOB_output_bits_RD_data_hi_hi_hi, io_MOB_output_bits_RD_data_hi_hi_lo) @[src/main/scala/Memory/MOB.scala 300:47]
    node io_MOB_output_bits_RD_data_hi_16 = cat(io_MOB_output_bits_RD_data_hi_hi, io_MOB_output_bits_RD_data_hi_lo) @[src/main/scala/Memory/MOB.scala 300:47]
    node _io_MOB_output_bits_RD_data_T_16 = cat(io_MOB_output_bits_RD_data_hi_16, io_MOB_output_bits_RD_data_lo_16) @[src/main/scala/Memory/MOB.scala 300:47]
    connect io.MOB_output.bits.RD_data, _io_MOB_output_bits_RD_data_T_16 @[src/main/scala/Memory/MOB.scala 300:35]
    node _T_608 = eq(MOB[0].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_609 = and(io.commit.valid, _T_608) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_609 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[0].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_610 = eq(MOB[1].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_611 = and(io.commit.valid, _T_610) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_611 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[1].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_612 = eq(MOB[2].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_613 = and(io.commit.valid, _T_612) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_613 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[2].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_614 = eq(MOB[3].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_615 = and(io.commit.valid, _T_614) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_615 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[3].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_616 = eq(MOB[4].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_617 = and(io.commit.valid, _T_616) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_617 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[4].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_618 = eq(MOB[5].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_619 = and(io.commit.valid, _T_618) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_619 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[5].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_620 = eq(MOB[6].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_621 = and(io.commit.valid, _T_620) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_621 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[6].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_622 = eq(MOB[7].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_623 = and(io.commit.valid, _T_622) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_623 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[7].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_624 = eq(MOB[8].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_625 = and(io.commit.valid, _T_624) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_625 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[8].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_626 = eq(MOB[9].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_627 = and(io.commit.valid, _T_626) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_627 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[9].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_628 = eq(MOB[10].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_629 = and(io.commit.valid, _T_628) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_629 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[10].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_630 = eq(MOB[11].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_631 = and(io.commit.valid, _T_630) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_631 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[11].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_632 = eq(MOB[12].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_633 = and(io.commit.valid, _T_632) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_633 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[12].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_634 = eq(MOB[13].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_635 = and(io.commit.valid, _T_634) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_635 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[13].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_636 = eq(MOB[14].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_637 = and(io.commit.valid, _T_636) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_637 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[14].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node _T_638 = eq(MOB[15].ROB_index, io.commit.bits.ROB_index) @[src/main/scala/Memory/MOB.scala 310:50]
    node _T_639 = and(io.commit.valid, _T_638) @[src/main/scala/Memory/MOB.scala 310:30]
    when _T_639 : @[src/main/scala/Memory/MOB.scala 310:79]
      connect MOB[15].committed, UInt<1>(0h1) @[src/main/scala/Memory/MOB.scala 311:30]
    node availalbe_MOB_entries_lo_lo_lo = cat(MOB[14].valid, MOB[15].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_lo_lo_hi = cat(MOB[12].valid, MOB[13].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_lo_lo = cat(availalbe_MOB_entries_lo_lo_hi, availalbe_MOB_entries_lo_lo_lo) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_lo_hi_lo = cat(MOB[10].valid, MOB[11].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_lo_hi_hi = cat(MOB[8].valid, MOB[9].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_lo_hi = cat(availalbe_MOB_entries_lo_hi_hi, availalbe_MOB_entries_lo_hi_lo) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_lo = cat(availalbe_MOB_entries_lo_hi, availalbe_MOB_entries_lo_lo) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_hi_lo_lo = cat(MOB[6].valid, MOB[7].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_hi_lo_hi = cat(MOB[4].valid, MOB[5].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_hi_lo = cat(availalbe_MOB_entries_hi_lo_hi, availalbe_MOB_entries_hi_lo_lo) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_hi_hi_lo = cat(MOB[2].valid, MOB[3].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_hi_hi_hi = cat(MOB[0].valid, MOB[1].valid) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_hi_hi = cat(availalbe_MOB_entries_hi_hi_hi, availalbe_MOB_entries_hi_hi_lo) @[src/main/scala/Memory/MOB.scala 320:46]
    node availalbe_MOB_entries_hi = cat(availalbe_MOB_entries_hi_hi, availalbe_MOB_entries_hi_lo) @[src/main/scala/Memory/MOB.scala 320:46]
    node _availalbe_MOB_entries_T = cat(availalbe_MOB_entries_hi, availalbe_MOB_entries_lo) @[src/main/scala/Memory/MOB.scala 320:46]
    node _availalbe_MOB_entries_T_1 = not(_availalbe_MOB_entries_T) @[src/main/scala/Memory/MOB.scala 320:42]
    node _availalbe_MOB_entries_T_2 = bits(_availalbe_MOB_entries_T_1, 0, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_3 = bits(_availalbe_MOB_entries_T_1, 1, 1) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_4 = bits(_availalbe_MOB_entries_T_1, 2, 2) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_5 = bits(_availalbe_MOB_entries_T_1, 3, 3) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_6 = bits(_availalbe_MOB_entries_T_1, 4, 4) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_7 = bits(_availalbe_MOB_entries_T_1, 5, 5) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_8 = bits(_availalbe_MOB_entries_T_1, 6, 6) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_9 = bits(_availalbe_MOB_entries_T_1, 7, 7) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_10 = bits(_availalbe_MOB_entries_T_1, 8, 8) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_11 = bits(_availalbe_MOB_entries_T_1, 9, 9) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_12 = bits(_availalbe_MOB_entries_T_1, 10, 10) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_13 = bits(_availalbe_MOB_entries_T_1, 11, 11) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_14 = bits(_availalbe_MOB_entries_T_1, 12, 12) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_15 = bits(_availalbe_MOB_entries_T_1, 13, 13) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_16 = bits(_availalbe_MOB_entries_T_1, 14, 14) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_17 = bits(_availalbe_MOB_entries_T_1, 15, 15) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_18 = add(_availalbe_MOB_entries_T_2, _availalbe_MOB_entries_T_3) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_19 = bits(_availalbe_MOB_entries_T_18, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_20 = add(_availalbe_MOB_entries_T_4, _availalbe_MOB_entries_T_5) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_21 = bits(_availalbe_MOB_entries_T_20, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_22 = add(_availalbe_MOB_entries_T_19, _availalbe_MOB_entries_T_21) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_23 = bits(_availalbe_MOB_entries_T_22, 2, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_24 = add(_availalbe_MOB_entries_T_6, _availalbe_MOB_entries_T_7) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_25 = bits(_availalbe_MOB_entries_T_24, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_26 = add(_availalbe_MOB_entries_T_8, _availalbe_MOB_entries_T_9) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_27 = bits(_availalbe_MOB_entries_T_26, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_28 = add(_availalbe_MOB_entries_T_25, _availalbe_MOB_entries_T_27) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_29 = bits(_availalbe_MOB_entries_T_28, 2, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_30 = add(_availalbe_MOB_entries_T_23, _availalbe_MOB_entries_T_29) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_31 = bits(_availalbe_MOB_entries_T_30, 3, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_32 = add(_availalbe_MOB_entries_T_10, _availalbe_MOB_entries_T_11) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_33 = bits(_availalbe_MOB_entries_T_32, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_34 = add(_availalbe_MOB_entries_T_12, _availalbe_MOB_entries_T_13) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_35 = bits(_availalbe_MOB_entries_T_34, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_36 = add(_availalbe_MOB_entries_T_33, _availalbe_MOB_entries_T_35) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_37 = bits(_availalbe_MOB_entries_T_36, 2, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_38 = add(_availalbe_MOB_entries_T_14, _availalbe_MOB_entries_T_15) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_39 = bits(_availalbe_MOB_entries_T_38, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_40 = add(_availalbe_MOB_entries_T_16, _availalbe_MOB_entries_T_17) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_41 = bits(_availalbe_MOB_entries_T_40, 1, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_42 = add(_availalbe_MOB_entries_T_39, _availalbe_MOB_entries_T_41) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_43 = bits(_availalbe_MOB_entries_T_42, 2, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_44 = add(_availalbe_MOB_entries_T_37, _availalbe_MOB_entries_T_43) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_45 = bits(_availalbe_MOB_entries_T_44, 3, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _availalbe_MOB_entries_T_46 = add(_availalbe_MOB_entries_T_31, _availalbe_MOB_entries_T_45) @[src/main/scala/Memory/MOB.scala 320:41]
    node availalbe_MOB_entries = bits(_availalbe_MOB_entries_T_46, 4, 0) @[src/main/scala/Memory/MOB.scala 320:41]
    node _io_reserve_0_ready_T = geq(availalbe_MOB_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MOB.scala 323:54]
    connect io.reserve[0].ready, _io_reserve_0_ready_T @[src/main/scala/Memory/MOB.scala 323:29]
    node _io_reserve_1_ready_T = geq(availalbe_MOB_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MOB.scala 323:54]
    connect io.reserve[1].ready, _io_reserve_1_ready_T @[src/main/scala/Memory/MOB.scala 323:29]
    node _io_reserve_2_ready_T = geq(availalbe_MOB_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MOB.scala 323:54]
    connect io.reserve[2].ready, _io_reserve_2_ready_T @[src/main/scala/Memory/MOB.scala 323:29]
    node _io_reserve_3_ready_T = geq(availalbe_MOB_entries, UInt<3>(0h4)) @[src/main/scala/Memory/MOB.scala 323:54]
    connect io.reserve[3].ready, _io_reserve_3_ready_T @[src/main/scala/Memory/MOB.scala 323:29]

  module sim_nReadmWrite : @[src/main/scala/Backend/RF.scala 84:7]
    input clock : Clock @[src/main/scala/Backend/RF.scala 84:7]
    input reset : Reset @[src/main/scala/Backend/RF.scala 84:7]
    output io : { flip raddr_0 : UInt<6>, flip raddr_1 : UInt<6>, flip raddr_2 : UInt<6>, flip raddr_3 : UInt<6>, flip raddr_4 : UInt<6>, flip raddr_5 : UInt<6>, flip raddr_6 : UInt<6>, flip raddr_7 : UInt<6>, rdata_0 : UInt<32>, rdata_1 : UInt<32>, rdata_2 : UInt<32>, rdata_3 : UInt<32>, rdata_4 : UInt<32>, rdata_5 : UInt<32>, rdata_6 : UInt<32>, rdata_7 : UInt<32>, flip waddr_0 : UInt<6>, flip waddr_1 : UInt<6>, flip waddr_2 : UInt<6>, flip waddr_3 : UInt<6>, flip wen_0 : UInt<1>, flip wen_1 : UInt<1>, flip wen_2 : UInt<1>, flip wen_3 : UInt<1>, flip wdata_0 : UInt<32>, flip wdata_1 : UInt<32>, flip wdata_2 : UInt<32>, flip wdata_3 : UInt<32>} @[src/main/scala/Backend/RF.scala 85:14]

    smem mem : UInt<32> [64] @[src/main/scala/Backend/RF.scala 118:24]
    when io.wen_0 : @[src/main/scala/Backend/RF.scala 121:17]
      node _data_T = eq(io.waddr_0, UInt<1>(0h0)) @[src/main/scala/Backend/RF.scala 122:31]
      node data = mux(_data_T, UInt<1>(0h0), io.wdata_0) @[src/main/scala/Backend/RF.scala 122:19]
      write mport MPORT = mem[io.waddr_0], clock @[src/main/scala/Backend/RF.scala 123:14]
      connect MPORT, data @[src/main/scala/Backend/RF.scala 123:14]
    when io.wen_1 : @[src/main/scala/Backend/RF.scala 126:17]
      node _data_T_1 = eq(io.waddr_1, UInt<1>(0h0)) @[src/main/scala/Backend/RF.scala 127:31]
      node data_1 = mux(_data_T_1, UInt<1>(0h0), io.wdata_1) @[src/main/scala/Backend/RF.scala 127:19]
      write mport MPORT_1 = mem[io.waddr_1], clock @[src/main/scala/Backend/RF.scala 128:14]
      connect MPORT_1, data_1 @[src/main/scala/Backend/RF.scala 128:14]
    when io.wen_2 : @[src/main/scala/Backend/RF.scala 131:17]
      node _data_T_2 = eq(io.waddr_2, UInt<1>(0h0)) @[src/main/scala/Backend/RF.scala 132:31]
      node data_2 = mux(_data_T_2, UInt<1>(0h0), io.wdata_2) @[src/main/scala/Backend/RF.scala 132:19]
      write mport MPORT_2 = mem[io.waddr_2], clock @[src/main/scala/Backend/RF.scala 133:14]
      connect MPORT_2, data_2 @[src/main/scala/Backend/RF.scala 133:14]
    when io.wen_3 : @[src/main/scala/Backend/RF.scala 136:17]
      node _data_T_3 = eq(io.waddr_3, UInt<1>(0h0)) @[src/main/scala/Backend/RF.scala 137:31]
      node data_3 = mux(_data_T_3, UInt<1>(0h0), io.wdata_3) @[src/main/scala/Backend/RF.scala 137:19]
      write mport MPORT_3 = mem[io.waddr_3], clock @[src/main/scala/Backend/RF.scala 138:14]
      connect MPORT_3, data_3 @[src/main/scala/Backend/RF.scala 138:14]
    wire _io_rdata_0_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 143:25]
    invalidate _io_rdata_0_WIRE @[src/main/scala/Backend/RF.scala 143:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 143:25]
      connect _io_rdata_0_WIRE, io.raddr_0 @[src/main/scala/Backend/RF.scala 143:25]
      read mport io_rdata_0_MPORT = mem[_io_rdata_0_WIRE], clock @[src/main/scala/Backend/RF.scala 143:25]
    connect io.rdata_0, io_rdata_0_MPORT @[src/main/scala/Backend/RF.scala 143:14]
    wire _io_rdata_1_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 144:25]
    invalidate _io_rdata_1_WIRE @[src/main/scala/Backend/RF.scala 144:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 144:25]
      connect _io_rdata_1_WIRE, io.raddr_1 @[src/main/scala/Backend/RF.scala 144:25]
      read mport io_rdata_1_MPORT = mem[_io_rdata_1_WIRE], clock @[src/main/scala/Backend/RF.scala 144:25]
    connect io.rdata_1, io_rdata_1_MPORT @[src/main/scala/Backend/RF.scala 144:14]
    wire _io_rdata_2_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 145:25]
    invalidate _io_rdata_2_WIRE @[src/main/scala/Backend/RF.scala 145:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 145:25]
      connect _io_rdata_2_WIRE, io.raddr_2 @[src/main/scala/Backend/RF.scala 145:25]
      read mport io_rdata_2_MPORT = mem[_io_rdata_2_WIRE], clock @[src/main/scala/Backend/RF.scala 145:25]
    connect io.rdata_2, io_rdata_2_MPORT @[src/main/scala/Backend/RF.scala 145:14]
    wire _io_rdata_3_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 146:25]
    invalidate _io_rdata_3_WIRE @[src/main/scala/Backend/RF.scala 146:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 146:25]
      connect _io_rdata_3_WIRE, io.raddr_3 @[src/main/scala/Backend/RF.scala 146:25]
      read mport io_rdata_3_MPORT = mem[_io_rdata_3_WIRE], clock @[src/main/scala/Backend/RF.scala 146:25]
    connect io.rdata_3, io_rdata_3_MPORT @[src/main/scala/Backend/RF.scala 146:14]
    wire _io_rdata_4_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 147:25]
    invalidate _io_rdata_4_WIRE @[src/main/scala/Backend/RF.scala 147:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 147:25]
      connect _io_rdata_4_WIRE, io.raddr_4 @[src/main/scala/Backend/RF.scala 147:25]
      read mport io_rdata_4_MPORT = mem[_io_rdata_4_WIRE], clock @[src/main/scala/Backend/RF.scala 147:25]
    connect io.rdata_4, io_rdata_4_MPORT @[src/main/scala/Backend/RF.scala 147:14]
    wire _io_rdata_5_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 148:25]
    invalidate _io_rdata_5_WIRE @[src/main/scala/Backend/RF.scala 148:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 148:25]
      connect _io_rdata_5_WIRE, io.raddr_5 @[src/main/scala/Backend/RF.scala 148:25]
      read mport io_rdata_5_MPORT = mem[_io_rdata_5_WIRE], clock @[src/main/scala/Backend/RF.scala 148:25]
    connect io.rdata_5, io_rdata_5_MPORT @[src/main/scala/Backend/RF.scala 148:14]
    wire _io_rdata_6_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 149:25]
    invalidate _io_rdata_6_WIRE @[src/main/scala/Backend/RF.scala 149:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 149:25]
      connect _io_rdata_6_WIRE, io.raddr_6 @[src/main/scala/Backend/RF.scala 149:25]
      read mport io_rdata_6_MPORT = mem[_io_rdata_6_WIRE], clock @[src/main/scala/Backend/RF.scala 149:25]
    connect io.rdata_6, io_rdata_6_MPORT @[src/main/scala/Backend/RF.scala 149:14]
    wire _io_rdata_7_WIRE : UInt<6> @[src/main/scala/Backend/RF.scala 150:25]
    invalidate _io_rdata_7_WIRE @[src/main/scala/Backend/RF.scala 150:25]
    when UInt<1>(0h1) : @[src/main/scala/Backend/RF.scala 150:25]
      connect _io_rdata_7_WIRE, io.raddr_7 @[src/main/scala/Backend/RF.scala 150:25]
      read mport io_rdata_7_MPORT = mem[_io_rdata_7_WIRE], clock @[src/main/scala/Backend/RF.scala 150:25]
    connect io.rdata_7, io_rdata_7_MPORT @[src/main/scala/Backend/RF.scala 150:14]

  module ALU : @[src/main/scala/Backend/FU.scala 38:7]
    input clock : Clock @[src/main/scala/Backend/FU.scala 38:7]
    input reset : Reset @[src/main/scala/Backend/FU.scala 38:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Backend/FU.scala 42:16]

    node _instruction_PC_T = mul(io.FU_input.bits.decoded_instruction.packet_index, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 59:112]
    node _instruction_PC_T_1 = add(io.FU_input.bits.fetch_PC, _instruction_PC_T) @[src/main/scala/Backend/FU.scala 59:59]
    node instruction_PC = tail(_instruction_PC_T_1, 1) @[src/main/scala/Backend/FU.scala 59:59]
    regreset arithmetic_result : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 76:36]
    wire add_result : UInt<32> @[src/main/scala/Backend/FU.scala 80:31]
    wire sub_result : UInt<32> @[src/main/scala/Backend/FU.scala 81:31]
    wire slt_result : UInt<32> @[src/main/scala/Backend/FU.scala 82:31]
    wire sltu_result : UInt<32> @[src/main/scala/Backend/FU.scala 83:31]
    wire and_result : UInt<32> @[src/main/scala/Backend/FU.scala 84:31]
    wire or_result : UInt<32> @[src/main/scala/Backend/FU.scala 85:31]
    wire xor_result : UInt<32> @[src/main/scala/Backend/FU.scala 86:31]
    wire sll_result : UInt<32> @[src/main/scala/Backend/FU.scala 87:31]
    wire srl_result : UInt<32> @[src/main/scala/Backend/FU.scala 88:31]
    wire sra_result : SInt<32> @[src/main/scala/Backend/FU.scala 89:31]
    wire lui_result : UInt<32> @[src/main/scala/Backend/FU.scala 90:31]
    wire auipc_result : UInt<32> @[src/main/scala/Backend/FU.scala 91:31]
    wire RS1_signed : SInt<32> @[src/main/scala/Backend/FU.scala 93:31]
    wire RS1_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 94:31]
    wire RS2_signed : SInt<32> @[src/main/scala/Backend/FU.scala 96:31]
    wire RS2_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 97:31]
    wire IMM_signed : SInt<32> @[src/main/scala/Backend/FU.scala 99:35]
    wire IMM_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 100:35]
    node _RS1_signed_T = asSInt(io.FU_input.bits.RS1_data) @[src/main/scala/Backend/FU.scala 102:41]
    connect RS1_signed, _RS1_signed_T @[src/main/scala/Backend/FU.scala 102:29]
    connect RS1_unsigned, io.FU_input.bits.RS1_data @[src/main/scala/Backend/FU.scala 103:29]
    node _RS2_signed_T = asSInt(io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 105:41]
    connect RS2_signed, _RS2_signed_T @[src/main/scala/Backend/FU.scala 105:29]
    connect RS2_unsigned, io.FU_input.bits.RS2_data @[src/main/scala/Backend/FU.scala 106:29]
    node _IMM_signed_T = bits(io.FU_input.bits.decoded_instruction.IMM, 12, 0) @[src/main/scala/Backend/FU.scala 108:35]
    node _IMM_signed_T_1 = asSInt(_IMM_signed_T) @[src/main/scala/Backend/FU.scala 108:42]
    connect IMM_signed, _IMM_signed_T_1 @[src/main/scala/Backend/FU.scala 108:29]
    node _IMM_unsigned_T = asUInt(IMM_signed) @[src/main/scala/Backend/FU.scala 109:43]
    connect IMM_unsigned, _IMM_unsigned_T @[src/main/scala/Backend/FU.scala 109:29]
    node operand2_signed = mux(io.FU_input.bits.decoded_instruction.IS_IMM, IMM_signed, RS2_signed) @[src/main/scala/Backend/FU.scala 115:34]
    node operand2_unsigned = mux(io.FU_input.bits.decoded_instruction.IS_IMM, IMM_unsigned, RS2_unsigned) @[src/main/scala/Backend/FU.scala 116:34]
    wire shamt : UInt<5> @[src/main/scala/Backend/FU.scala 120:21]
    node _T = geq(operand2_unsigned, UInt<6>(0h20)) @[src/main/scala/Backend/FU.scala 122:28]
    when _T : @[src/main/scala/Backend/FU.scala 122:36]
      connect shamt, UInt<6>(0h20) @[src/main/scala/Backend/FU.scala 123:15]
    else :
      node _shamt_T = bits(operand2_unsigned, 4, 0) @[src/main/scala/Backend/FU.scala 125:35]
      connect shamt, _shamt_T @[src/main/scala/Backend/FU.scala 125:15]
    node _add_result_T = add(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 130:42]
    node _add_result_T_1 = tail(_add_result_T, 1) @[src/main/scala/Backend/FU.scala 130:42]
    connect add_result, _add_result_T_1 @[src/main/scala/Backend/FU.scala 130:21]
    node _sub_result_T = sub(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 131:42]
    node _sub_result_T_1 = tail(_sub_result_T, 1) @[src/main/scala/Backend/FU.scala 131:42]
    connect sub_result, _sub_result_T_1 @[src/main/scala/Backend/FU.scala 131:21]
    node _xor_result_T = xor(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 132:42]
    connect xor_result, _xor_result_T @[src/main/scala/Backend/FU.scala 132:21]
    node _or_result_T = or(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 133:42]
    connect or_result, _or_result_T @[src/main/scala/Backend/FU.scala 133:21]
    node _and_result_T = and(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 134:42]
    connect and_result, _and_result_T @[src/main/scala/Backend/FU.scala 134:21]
    node _sll_result_T = dshl(RS1_unsigned, shamt) @[src/main/scala/Backend/FU.scala 136:37]
    connect sll_result, _sll_result_T @[src/main/scala/Backend/FU.scala 136:21]
    node _srl_result_T = dshr(RS1_unsigned, shamt) @[src/main/scala/Backend/FU.scala 137:37]
    connect srl_result, _srl_result_T @[src/main/scala/Backend/FU.scala 137:21]
    node _sra_result_T = dshr(RS1_signed, shamt) @[src/main/scala/Backend/FU.scala 138:37]
    connect sra_result, _sra_result_T @[src/main/scala/Backend/FU.scala 138:21]
    node _slt_result_T = lt(RS1_signed, operand2_signed) @[src/main/scala/Backend/FU.scala 140:35]
    connect slt_result, _slt_result_T @[src/main/scala/Backend/FU.scala 140:21]
    node _sltu_result_T = lt(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 141:37]
    connect sltu_result, _sltu_result_T @[src/main/scala/Backend/FU.scala 141:21]
    node _RS2_shamt_T = geq(io.FU_input.bits.RS2_data, UInt<6>(0h20)) @[src/main/scala/Backend/FU.scala 144:34]
    node _RS2_shamt_T_1 = bits(io.FU_input.bits.RS2_data, 4, 0) @[src/main/scala/Backend/FU.scala 144:57]
    node RS2_shamt = mux(_RS2_shamt_T, UInt<6>(0h20), _RS2_shamt_T_1) @[src/main/scala/Backend/FU.scala 144:24]
    node _lui_result_T = shl(io.FU_input.bits.decoded_instruction.IMM, 12) @[src/main/scala/Backend/FU.scala 148:29]
    connect lui_result, _lui_result_T @[src/main/scala/Backend/FU.scala 148:21]
    node _auipc_result_T = shl(io.FU_input.bits.decoded_instruction.IMM, 12) @[src/main/scala/Backend/FU.scala 149:46]
    node _auipc_result_T_1 = add(instruction_PC, _auipc_result_T) @[src/main/scala/Backend/FU.scala 149:40]
    node _auipc_result_T_2 = tail(_auipc_result_T_1, 1) @[src/main/scala/Backend/FU.scala 149:40]
    connect auipc_result, _auipc_result_T_2 @[src/main/scala/Backend/FU.scala 149:21]
    node _ADD_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 156:39]
    node _ADD_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 156:65]
    node _ADD_T_2 = or(_ADD_T, _ADD_T_1) @[src/main/scala/Backend/FU.scala 156:46]
    node _ADD_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:87]
    node _ADD_T_4 = and(_ADD_T_2, _ADD_T_3) @[src/main/scala/Backend/FU.scala 156:77]
    node _ADD_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:104]
    node _ADD_T_6 = and(_ADD_T_4, _ADD_T_5) @[src/main/scala/Backend/FU.scala 156:101]
    node _ADD_T_7 = eq(io.FU_input.bits.decoded_instruction.SUBTRACT, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:117]
    node ADD = and(_ADD_T_6, _ADD_T_7) @[src/main/scala/Backend/FU.scala 156:114]
    node _SUB_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 157:39]
    node _SUB_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 157:65]
    node _SUB_T_2 = or(_SUB_T, _SUB_T_1) @[src/main/scala/Backend/FU.scala 157:46]
    node _SUB_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 157:87]
    node _SUB_T_4 = and(_SUB_T_2, _SUB_T_3) @[src/main/scala/Backend/FU.scala 157:77]
    node _SUB_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 157:104]
    node _SUB_T_6 = and(_SUB_T_4, _SUB_T_5) @[src/main/scala/Backend/FU.scala 157:101]
    node SUB = and(_SUB_T_6, io.FU_input.bits.decoded_instruction.SUBTRACT) @[src/main/scala/Backend/FU.scala 157:114]
    node _XOR_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 158:39]
    node _XOR_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 158:65]
    node _XOR_T_2 = or(_XOR_T, _XOR_T_1) @[src/main/scala/Backend/FU.scala 158:46]
    node _XOR_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 158:87]
    node _XOR_T_4 = and(_XOR_T_2, _XOR_T_3) @[src/main/scala/Backend/FU.scala 158:77]
    node _XOR_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 158:104]
    node XOR = and(_XOR_T_4, _XOR_T_5) @[src/main/scala/Backend/FU.scala 158:101]
    node _OR_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 159:39]
    node _OR_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 159:65]
    node _OR_T_2 = or(_OR_T, _OR_T_1) @[src/main/scala/Backend/FU.scala 159:46]
    node _OR_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h6)) @[src/main/scala/Backend/FU.scala 159:87]
    node _OR_T_4 = and(_OR_T_2, _OR_T_3) @[src/main/scala/Backend/FU.scala 159:77]
    node _OR_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 159:104]
    node OR = and(_OR_T_4, _OR_T_5) @[src/main/scala/Backend/FU.scala 159:101]
    node _AND_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 160:39]
    node _AND_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 160:65]
    node _AND_T_2 = or(_AND_T, _AND_T_1) @[src/main/scala/Backend/FU.scala 160:46]
    node _AND_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h7)) @[src/main/scala/Backend/FU.scala 160:87]
    node _AND_T_4 = and(_AND_T_2, _AND_T_3) @[src/main/scala/Backend/FU.scala 160:77]
    node _AND_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 160:104]
    node AND = and(_AND_T_4, _AND_T_5) @[src/main/scala/Backend/FU.scala 160:101]
    node _SLL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 161:39]
    node _SLL_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 161:65]
    node _SLL_T_2 = or(_SLL_T, _SLL_T_1) @[src/main/scala/Backend/FU.scala 161:46]
    node _SLL_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Backend/FU.scala 161:87]
    node _SLL_T_4 = and(_SLL_T_2, _SLL_T_3) @[src/main/scala/Backend/FU.scala 161:77]
    node _SLL_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 161:104]
    node SLL = and(_SLL_T_4, _SLL_T_5) @[src/main/scala/Backend/FU.scala 161:101]
    node _SRL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 162:39]
    node _SRL_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 162:65]
    node _SRL_T_2 = or(_SRL_T, _SRL_T_1) @[src/main/scala/Backend/FU.scala 162:46]
    node _SRL_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 162:87]
    node _SRL_T_4 = and(_SRL_T_2, _SRL_T_3) @[src/main/scala/Backend/FU.scala 162:77]
    node _SRL_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 162:104]
    node _SRL_T_6 = and(_SRL_T_4, _SRL_T_5) @[src/main/scala/Backend/FU.scala 162:101]
    node _SRL_T_7 = eq(io.FU_input.bits.decoded_instruction.SUBTRACT, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 162:117]
    node SRL = and(_SRL_T_6, _SRL_T_7) @[src/main/scala/Backend/FU.scala 162:114]
    node _SRA_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 163:39]
    node _SRA_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 163:65]
    node _SRA_T_2 = or(_SRA_T, _SRA_T_1) @[src/main/scala/Backend/FU.scala 163:46]
    node _SRA_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 163:87]
    node _SRA_T_4 = and(_SRA_T_2, _SRA_T_3) @[src/main/scala/Backend/FU.scala 163:77]
    node _SRA_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 163:104]
    node _SRA_T_6 = and(_SRA_T_4, _SRA_T_5) @[src/main/scala/Backend/FU.scala 163:101]
    node SRA = and(_SRA_T_6, io.FU_input.bits.decoded_instruction.SUBTRACT) @[src/main/scala/Backend/FU.scala 163:114]
    node _SLT_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 164:39]
    node _SLT_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 164:65]
    node _SLT_T_2 = or(_SLT_T, _SLT_T_1) @[src/main/scala/Backend/FU.scala 164:46]
    node _SLT_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Backend/FU.scala 164:87]
    node _SLT_T_4 = and(_SLT_T_2, _SLT_T_3) @[src/main/scala/Backend/FU.scala 164:77]
    node _SLT_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 164:104]
    node SLT = and(_SLT_T_4, _SLT_T_5) @[src/main/scala/Backend/FU.scala 164:101]
    node _SLTU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 165:39]
    node _SLTU_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 165:65]
    node _SLTU_T_2 = or(_SLTU_T, _SLTU_T_1) @[src/main/scala/Backend/FU.scala 165:46]
    node _SLTU_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h3)) @[src/main/scala/Backend/FU.scala 165:87]
    node _SLTU_T_4 = and(_SLTU_T_2, _SLTU_T_3) @[src/main/scala/Backend/FU.scala 165:77]
    node _SLTU_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 165:104]
    node SLTU = and(_SLTU_T_4, _SLTU_T_5) @[src/main/scala/Backend/FU.scala 165:101]
    node _LUI_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hd)) @[src/main/scala/Backend/FU.scala 167:38]
    node _LUI_T_1 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 167:66]
    node LUI = and(_LUI_T, _LUI_T_1) @[src/main/scala/Backend/FU.scala 167:63]
    node _AUIPC_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 168:38]
    node _AUIPC_T_1 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 168:68]
    node AUIPC = and(_AUIPC_T, _AUIPC_T_1) @[src/main/scala/Backend/FU.scala 168:65]
    node _MUL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 170:39]
    node _MUL_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 170:57]
    node _MUL_T_2 = and(_MUL_T, _MUL_T_1) @[src/main/scala/Backend/FU.scala 170:47]
    node MUL = and(_MUL_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 170:71]
    node _MULH_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 171:39]
    node _MULH_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Backend/FU.scala 171:57]
    node _MULH_T_2 = and(_MULH_T, _MULH_T_1) @[src/main/scala/Backend/FU.scala 171:47]
    node MULH = and(_MULH_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 171:71]
    node _MULHSU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 172:39]
    node _MULHSU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Backend/FU.scala 172:57]
    node _MULHSU_T_2 = and(_MULHSU_T, _MULHSU_T_1) @[src/main/scala/Backend/FU.scala 172:47]
    node MULHSU = and(_MULHSU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 172:71]
    node _MULHU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 173:39]
    node _MULHU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h3)) @[src/main/scala/Backend/FU.scala 173:57]
    node _MULHU_T_2 = and(_MULHU_T, _MULHU_T_1) @[src/main/scala/Backend/FU.scala 173:47]
    node MULHU = and(_MULHU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 173:71]
    node _DIV_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 174:39]
    node _DIV_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 174:57]
    node _DIV_T_2 = and(_DIV_T, _DIV_T_1) @[src/main/scala/Backend/FU.scala 174:47]
    node DIV = and(_DIV_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 174:71]
    node _DIVU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 175:39]
    node _DIVU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 175:57]
    node _DIVU_T_2 = and(_DIVU_T, _DIVU_T_1) @[src/main/scala/Backend/FU.scala 175:47]
    node DIVU = and(_DIVU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 175:71]
    node _REM_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 176:39]
    node _REM_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h6)) @[src/main/scala/Backend/FU.scala 176:57]
    node _REM_T_2 = and(_REM_T, _REM_T_1) @[src/main/scala/Backend/FU.scala 176:47]
    node REM = and(_REM_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 176:71]
    node _REMU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 177:39]
    node _REMU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h7)) @[src/main/scala/Backend/FU.scala 177:57]
    node _REMU_T_2 = and(_REMU_T, _REMU_T_1) @[src/main/scala/Backend/FU.scala 177:47]
    node REMU = and(_REMU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 177:71]
    connect arithmetic_result, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 179:23]
    when ADD : @[src/main/scala/Backend/FU.scala 180:21]
      connect arithmetic_result, add_result @[src/main/scala/Backend/FU.scala 181:29]
    else :
      when SUB : @[src/main/scala/Backend/FU.scala 182:21]
        connect arithmetic_result, sub_result @[src/main/scala/Backend/FU.scala 183:29]
      else :
        when XOR : @[src/main/scala/Backend/FU.scala 184:21]
          connect arithmetic_result, xor_result @[src/main/scala/Backend/FU.scala 185:29]
        else :
          when OR : @[src/main/scala/Backend/FU.scala 186:21]
            connect arithmetic_result, or_result @[src/main/scala/Backend/FU.scala 187:29]
          else :
            when AND : @[src/main/scala/Backend/FU.scala 188:21]
              connect arithmetic_result, and_result @[src/main/scala/Backend/FU.scala 189:29]
            else :
              when SLL : @[src/main/scala/Backend/FU.scala 190:21]
                connect arithmetic_result, sll_result @[src/main/scala/Backend/FU.scala 191:29]
              else :
                when SRL : @[src/main/scala/Backend/FU.scala 192:21]
                  connect arithmetic_result, srl_result @[src/main/scala/Backend/FU.scala 193:29]
                else :
                  when SRA : @[src/main/scala/Backend/FU.scala 194:21]
                    node _arithmetic_result_T = asUInt(sra_result) @[src/main/scala/Backend/FU.scala 195:43]
                    connect arithmetic_result, _arithmetic_result_T @[src/main/scala/Backend/FU.scala 195:29]
                  else :
                    when SLT : @[src/main/scala/Backend/FU.scala 196:21]
                      connect arithmetic_result, slt_result @[src/main/scala/Backend/FU.scala 197:29]
                    else :
                      when SLTU : @[src/main/scala/Backend/FU.scala 198:21]
                        connect arithmetic_result, sltu_result @[src/main/scala/Backend/FU.scala 199:29]
                      else :
                        when LUI : @[src/main/scala/Backend/FU.scala 200:20]
                          connect arithmetic_result, lui_result @[src/main/scala/Backend/FU.scala 201:29]
                        else :
                          when AUIPC : @[src/main/scala/Backend/FU.scala 202:22]
                            connect arithmetic_result, auipc_result @[src/main/scala/Backend/FU.scala 203:29]
    connect io.FU_input.ready, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 208:29]
    invalidate io.FU_output.bits.branch_taken @[src/main/scala/Backend/FU.scala 211:45]
    invalidate io.FU_output.bits.target_address @[src/main/scala/Backend/FU.scala 212:45]
    connect io.FU_output.bits.branch_valid, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 213:45]
    reg io_FU_output_bits_fetch_PC_REG : UInt, clock @[src/main/scala/Backend/FU.scala 215:55]
    connect io_FU_output_bits_fetch_PC_REG, io.FU_input.bits.fetch_PC @[src/main/scala/Backend/FU.scala 215:55]
    connect io.FU_output.bits.fetch_PC, io_FU_output_bits_fetch_PC_REG @[src/main/scala/Backend/FU.scala 215:45]
    reg io_FU_output_bits_fetch_packet_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 216:55]
    connect io_FU_output_bits_fetch_packet_index_REG, io.FU_input.bits.decoded_instruction.packet_index @[src/main/scala/Backend/FU.scala 216:55]
    connect io.FU_output.bits.fetch_packet_index, io_FU_output_bits_fetch_packet_index_REG @[src/main/scala/Backend/FU.scala 216:45]
    reg io_FU_output_bits_RD_REG : UInt, clock @[src/main/scala/Backend/FU.scala 219:46]
    connect io_FU_output_bits_RD_REG, io.FU_input.bits.decoded_instruction.RD @[src/main/scala/Backend/FU.scala 219:46]
    connect io.FU_output.bits.RD, io_FU_output_bits_RD_REG @[src/main/scala/Backend/FU.scala 219:34]
    reg io_FU_output_bits_RD_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 220:46]
    connect io_FU_output_bits_RD_valid_REG, io.FU_input.bits.decoded_instruction.RD_valid @[src/main/scala/Backend/FU.scala 220:46]
    connect io.FU_output.bits.RD_valid, io_FU_output_bits_RD_valid_REG @[src/main/scala/Backend/FU.scala 220:34]
    connect io.FU_output.bits.RD_data, arithmetic_result @[src/main/scala/Backend/FU.scala 221:34]
    reg io_FU_output_bits_MOB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 224:46]
    connect io_FU_output_bits_MOB_index_REG, io.FU_input.bits.decoded_instruction.MOB_index @[src/main/scala/Backend/FU.scala 224:46]
    connect io.FU_output.bits.MOB_index, io_FU_output_bits_MOB_index_REG @[src/main/scala/Backend/FU.scala 224:34]
    reg io_FU_output_bits_FTQ_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 225:46]
    connect io_FU_output_bits_FTQ_index_REG, io.FU_input.bits.decoded_instruction.FTQ_index @[src/main/scala/Backend/FU.scala 225:46]
    connect io.FU_output.bits.FTQ_index, io_FU_output_bits_FTQ_index_REG @[src/main/scala/Backend/FU.scala 225:34]
    connect io.FU_output.bits.address, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 226:34]
    invalidate io.FU_output.bits.address @[src/main/scala/Backend/FU.scala 228:43]
    invalidate io.FU_output.bits.memory_type @[src/main/scala/Backend/FU.scala 229:43]
    invalidate io.FU_output.bits.access_width @[src/main/scala/Backend/FU.scala 230:43]
    invalidate io.FU_output.bits.unsigned @[src/main/scala/Backend/FU.scala 231:43]
    invalidate io.FU_output.bits.wr_data @[src/main/scala/Backend/FU.scala 232:43]
    reg io_FU_output_bits_ROB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 236:46]
    connect io_FU_output_bits_ROB_index_REG, io.FU_input.bits.decoded_instruction.ROB_index @[src/main/scala/Backend/FU.scala 236:46]
    connect io.FU_output.bits.ROB_index, io_FU_output_bits_ROB_index_REG @[src/main/scala/Backend/FU.scala 236:34]
    node _io_FU_output_valid_T = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 237:68]
    node _io_FU_output_valid_T_1 = and(io.FU_input.valid, _io_FU_output_valid_T) @[src/main/scala/Backend/FU.scala 237:65]
    reg io_FU_output_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 237:46]
    connect io_FU_output_valid_REG, _io_FU_output_valid_T_1 @[src/main/scala/Backend/FU.scala 237:46]
    connect io.FU_output.valid, io_FU_output_valid_REG @[src/main/scala/Backend/FU.scala 237:34]

  module branch_unit : @[src/main/scala/Backend/FU.scala 242:7]
    input clock : Clock @[src/main/scala/Backend/FU.scala 242:7]
    input reset : Reset @[src/main/scala/Backend/FU.scala 242:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Backend/FU.scala 245:16]

    wire IMM : UInt<32> @[src/main/scala/Backend/FU.scala 259:29]
    wire instruction_PC : UInt<32> @[src/main/scala/Backend/FU.scala 261:36]
    connect IMM, io.FU_input.bits.decoded_instruction.IMM @[src/main/scala/Backend/FU.scala 263:36]
    node _instruction_PC_T = mul(io.FU_input.bits.decoded_instruction.packet_index, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 267:113]
    node _instruction_PC_T_1 = add(io.FU_input.bits.fetch_PC, _instruction_PC_T) @[src/main/scala/Backend/FU.scala 267:60]
    node _instruction_PC_T_2 = tail(_instruction_PC_T_1, 1) @[src/main/scala/Backend/FU.scala 267:60]
    connect instruction_PC, _instruction_PC_T_2 @[src/main/scala/Backend/FU.scala 267:29]
    node BRANCH = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h18)) @[src/main/scala/Backend/FU.scala 280:41]
    node _BEQ_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h18)) @[src/main/scala/Backend/FU.scala 281:41]
    node _BEQ_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 281:78]
    node BEQ = and(_BEQ_T, _BEQ_T_1) @[src/main/scala/Backend/FU.scala 281:68]
    node _BNE_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h18)) @[src/main/scala/Backend/FU.scala 282:41]
    node _BNE_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Backend/FU.scala 282:78]
    node BNE = and(_BNE_T, _BNE_T_1) @[src/main/scala/Backend/FU.scala 282:68]
    node _BLT_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h18)) @[src/main/scala/Backend/FU.scala 283:41]
    node _BLT_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 283:78]
    node BLT = and(_BLT_T, _BLT_T_1) @[src/main/scala/Backend/FU.scala 283:68]
    node _BGE_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h18)) @[src/main/scala/Backend/FU.scala 284:41]
    node _BGE_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 284:78]
    node BGE = and(_BGE_T, _BGE_T_1) @[src/main/scala/Backend/FU.scala 284:68]
    node _BLTU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h18)) @[src/main/scala/Backend/FU.scala 285:41]
    node _BLTU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h6)) @[src/main/scala/Backend/FU.scala 285:78]
    node BLTU = and(_BLTU_T, _BLTU_T_1) @[src/main/scala/Backend/FU.scala 285:68]
    node _BGEU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h18)) @[src/main/scala/Backend/FU.scala 286:41]
    node _BGEU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h7)) @[src/main/scala/Backend/FU.scala 286:78]
    node BGEU = and(_BGEU_T, _BGEU_T_1) @[src/main/scala/Backend/FU.scala 286:68]
    wire EQ : UInt<1> @[src/main/scala/Backend/FU.scala 290:23]
    wire NE : UInt<1> @[src/main/scala/Backend/FU.scala 291:23]
    wire LT : UInt<1> @[src/main/scala/Backend/FU.scala 292:23]
    wire GE : UInt<1> @[src/main/scala/Backend/FU.scala 293:23]
    wire LTU : UInt<1> @[src/main/scala/Backend/FU.scala 294:23]
    wire GEU : UInt<1> @[src/main/scala/Backend/FU.scala 295:23]
    wire JAL : UInt<1> @[src/main/scala/Backend/FU.scala 296:23]
    wire JALR : UInt<1> @[src/main/scala/Backend/FU.scala 297:23]
    node _EQ_T = asSInt(io.FU_input.bits.RS1_data) @[src/main/scala/Backend/FU.scala 299:30]
    node _EQ_T_1 = asSInt(io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 299:50]
    node _EQ_T_2 = eq(_EQ_T, _EQ_T_1) @[src/main/scala/Backend/FU.scala 299:37]
    node _EQ_T_3 = and(_EQ_T_2, BEQ) @[src/main/scala/Backend/FU.scala 299:58]
    connect EQ, _EQ_T_3 @[src/main/scala/Backend/FU.scala 299:16]
    node _NE_T = asSInt(io.FU_input.bits.RS1_data) @[src/main/scala/Backend/FU.scala 300:30]
    node _NE_T_1 = asSInt(io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 300:50]
    node _NE_T_2 = neq(_NE_T, _NE_T_1) @[src/main/scala/Backend/FU.scala 300:37]
    node _NE_T_3 = and(_NE_T_2, BNE) @[src/main/scala/Backend/FU.scala 300:58]
    connect NE, _NE_T_3 @[src/main/scala/Backend/FU.scala 300:16]
    node _LT_T = asSInt(io.FU_input.bits.RS1_data) @[src/main/scala/Backend/FU.scala 301:30]
    node _LT_T_1 = asSInt(io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 301:50]
    node _LT_T_2 = lt(_LT_T, _LT_T_1) @[src/main/scala/Backend/FU.scala 301:39]
    node _LT_T_3 = and(_LT_T_2, BLT) @[src/main/scala/Backend/FU.scala 301:58]
    connect LT, _LT_T_3 @[src/main/scala/Backend/FU.scala 301:16]
    node _GE_T = asSInt(io.FU_input.bits.RS1_data) @[src/main/scala/Backend/FU.scala 302:30]
    node _GE_T_1 = asSInt(io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 302:50]
    node _GE_T_2 = geq(_GE_T, _GE_T_1) @[src/main/scala/Backend/FU.scala 302:38]
    node _GE_T_3 = and(_GE_T_2, BGE) @[src/main/scala/Backend/FU.scala 302:58]
    connect GE, _GE_T_3 @[src/main/scala/Backend/FU.scala 302:16]
    node _LTU_T = lt(io.FU_input.bits.RS1_data, io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 303:39]
    node _LTU_T_1 = and(_LTU_T, BLTU) @[src/main/scala/Backend/FU.scala 303:58]
    connect LTU, _LTU_T_1 @[src/main/scala/Backend/FU.scala 303:16]
    node _GEU_T = geq(io.FU_input.bits.RS1_data, io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 304:38]
    node _GEU_T_1 = and(_GEU_T, BGEU) @[src/main/scala/Backend/FU.scala 304:58]
    connect GEU, _GEU_T_1 @[src/main/scala/Backend/FU.scala 304:16]
    node _JAL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h1b)) @[src/main/scala/Backend/FU.scala 305:36]
    connect JAL, _JAL_T @[src/main/scala/Backend/FU.scala 305:16]
    node _JALR_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<5>(0h19)) @[src/main/scala/Backend/FU.scala 306:36]
    connect JALR, _JALR_T @[src/main/scala/Backend/FU.scala 306:16]
    wire branch_taken : UInt<1> @[src/main/scala/Backend/FU.scala 309:30]
    wire target_address : UInt<32> @[src/main/scala/Backend/FU.scala 310:30]
    connect branch_taken, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 312:21]
    node _target_address_T = mul(UInt<3>(0h4), UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 313:66]
    node _target_address_T_1 = add(io.FU_input.bits.fetch_PC, _target_address_T) @[src/main/scala/Backend/FU.scala 313:50]
    node _target_address_T_2 = tail(_target_address_T_1, 1) @[src/main/scala/Backend/FU.scala 313:50]
    connect target_address, _target_address_T_2 @[src/main/scala/Backend/FU.scala 313:21]
    wire SIMM_12_0 : SInt<32> @[src/main/scala/Backend/FU.scala 316:25]
    wire IMM_12_0 : UInt<32> @[src/main/scala/Backend/FU.scala 317:25]
    wire SIMM_20_0 : SInt<32> @[src/main/scala/Backend/FU.scala 319:25]
    wire IMM_20_0 : UInt<32> @[src/main/scala/Backend/FU.scala 320:25]
    wire SIMM_11_0 : SInt<32> @[src/main/scala/Backend/FU.scala 322:25]
    wire IMM_11_0 : UInt<32> @[src/main/scala/Backend/FU.scala 323:25]
    node _SIMM_12_0_T = bits(IMM, 12, 0) @[src/main/scala/Backend/FU.scala 325:21]
    node _SIMM_12_0_T_1 = asSInt(_SIMM_12_0_T) @[src/main/scala/Backend/FU.scala 325:28]
    connect SIMM_12_0, _SIMM_12_0_T_1 @[src/main/scala/Backend/FU.scala 325:15]
    node _IMM_12_0_T = asUInt(SIMM_12_0) @[src/main/scala/Backend/FU.scala 326:27]
    connect IMM_12_0, _IMM_12_0_T @[src/main/scala/Backend/FU.scala 326:14]
    node _SIMM_20_0_T = bits(IMM, 20, 0) @[src/main/scala/Backend/FU.scala 328:21]
    node _SIMM_20_0_T_1 = asSInt(_SIMM_20_0_T) @[src/main/scala/Backend/FU.scala 328:28]
    connect SIMM_20_0, _SIMM_20_0_T_1 @[src/main/scala/Backend/FU.scala 328:15]
    node _IMM_20_0_T = asUInt(SIMM_20_0) @[src/main/scala/Backend/FU.scala 329:27]
    connect IMM_20_0, _IMM_20_0_T @[src/main/scala/Backend/FU.scala 329:14]
    node _SIMM_11_0_T = bits(IMM, 11, 0) @[src/main/scala/Backend/FU.scala 331:21]
    node _SIMM_11_0_T_1 = asSInt(_SIMM_11_0_T) @[src/main/scala/Backend/FU.scala 331:28]
    connect SIMM_11_0, _SIMM_11_0_T_1 @[src/main/scala/Backend/FU.scala 331:15]
    node _IMM_11_0_T = asUInt(SIMM_11_0) @[src/main/scala/Backend/FU.scala 332:27]
    connect IMM_11_0, _IMM_11_0_T @[src/main/scala/Backend/FU.scala 332:14]
    when EQ : @[src/main/scala/Backend/FU.scala 338:21]
      connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 338:35]
      node _target_address_T_3 = add(instruction_PC, IMM_12_0) @[src/main/scala/Backend/FU.scala 338:76]
      node _target_address_T_4 = tail(_target_address_T_3, 1) @[src/main/scala/Backend/FU.scala 338:76]
      connect target_address, _target_address_T_4 @[src/main/scala/Backend/FU.scala 338:58]
    else :
      when NE : @[src/main/scala/Backend/FU.scala 339:21]
        connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 339:35]
        node _target_address_T_5 = add(instruction_PC, IMM_12_0) @[src/main/scala/Backend/FU.scala 339:76]
        node _target_address_T_6 = tail(_target_address_T_5, 1) @[src/main/scala/Backend/FU.scala 339:76]
        connect target_address, _target_address_T_6 @[src/main/scala/Backend/FU.scala 339:58]
      else :
        when LT : @[src/main/scala/Backend/FU.scala 340:21]
          connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 340:35]
          node _target_address_T_7 = add(instruction_PC, IMM_12_0) @[src/main/scala/Backend/FU.scala 340:76]
          node _target_address_T_8 = tail(_target_address_T_7, 1) @[src/main/scala/Backend/FU.scala 340:76]
          connect target_address, _target_address_T_8 @[src/main/scala/Backend/FU.scala 340:58]
        else :
          when GE : @[src/main/scala/Backend/FU.scala 341:21]
            connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 341:35]
            node _target_address_T_9 = add(instruction_PC, IMM_12_0) @[src/main/scala/Backend/FU.scala 341:76]
            node _target_address_T_10 = tail(_target_address_T_9, 1) @[src/main/scala/Backend/FU.scala 341:76]
            connect target_address, _target_address_T_10 @[src/main/scala/Backend/FU.scala 341:58]
          else :
            when LTU : @[src/main/scala/Backend/FU.scala 342:21]
              connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 342:35]
              node _target_address_T_11 = add(instruction_PC, IMM_12_0) @[src/main/scala/Backend/FU.scala 342:76]
              node _target_address_T_12 = tail(_target_address_T_11, 1) @[src/main/scala/Backend/FU.scala 342:76]
              connect target_address, _target_address_T_12 @[src/main/scala/Backend/FU.scala 342:58]
            else :
              when GEU : @[src/main/scala/Backend/FU.scala 343:21]
                connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 343:35]
                node _target_address_T_13 = add(instruction_PC, IMM_12_0) @[src/main/scala/Backend/FU.scala 343:76]
                node _target_address_T_14 = tail(_target_address_T_13, 1) @[src/main/scala/Backend/FU.scala 343:76]
                connect target_address, _target_address_T_14 @[src/main/scala/Backend/FU.scala 343:58]
              else :
                when JAL : @[src/main/scala/Backend/FU.scala 344:21]
                  connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 344:35]
                  node _target_address_T_15 = add(instruction_PC, IMM_20_0) @[src/main/scala/Backend/FU.scala 344:76]
                  node _target_address_T_16 = tail(_target_address_T_15, 1) @[src/main/scala/Backend/FU.scala 344:76]
                  connect target_address, _target_address_T_16 @[src/main/scala/Backend/FU.scala 344:58]
                else :
                  when JALR : @[src/main/scala/Backend/FU.scala 345:21]
                    connect branch_taken, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 345:35]
                    node _target_address_T_17 = add(io.FU_input.bits.RS1_data, IMM_11_0) @[src/main/scala/Backend/FU.scala 345:76]
                    node _target_address_T_18 = tail(_target_address_T_17, 1) @[src/main/scala/Backend/FU.scala 345:76]
                    connect target_address, _target_address_T_18 @[src/main/scala/Backend/FU.scala 345:58]
    reg io_FU_output_bits_fetch_PC_REG : UInt, clock @[src/main/scala/Backend/FU.scala 349:56]
    connect io_FU_output_bits_fetch_PC_REG, io.FU_input.bits.fetch_PC @[src/main/scala/Backend/FU.scala 349:56]
    connect io.FU_output.bits.fetch_PC, io_FU_output_bits_fetch_PC_REG @[src/main/scala/Backend/FU.scala 349:45]
    reg io_FU_output_bits_fetch_packet_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 350:56]
    connect io_FU_output_bits_fetch_packet_index_REG, io.FU_input.bits.decoded_instruction.packet_index @[src/main/scala/Backend/FU.scala 350:56]
    connect io.FU_output.bits.fetch_packet_index, io_FU_output_bits_fetch_packet_index_REG @[src/main/scala/Backend/FU.scala 350:45]
    connect io.FU_input.ready, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 353:23]
    node _io_FU_output_bits_branch_valid_T = or(BRANCH, JAL) @[src/main/scala/Backend/FU.scala 354:61]
    node _io_FU_output_bits_branch_valid_T_1 = or(_io_FU_output_bits_branch_valid_T, JALR) @[src/main/scala/Backend/FU.scala 354:68]
    reg io_FU_output_bits_branch_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 354:53]
    connect io_FU_output_bits_branch_valid_REG, _io_FU_output_bits_branch_valid_T_1 @[src/main/scala/Backend/FU.scala 354:53]
    connect io.FU_output.bits.branch_valid, io_FU_output_bits_branch_valid_REG @[src/main/scala/Backend/FU.scala 354:41]
    reg io_FU_output_bits_branch_taken_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 357:56]
    connect io_FU_output_bits_branch_taken_REG, branch_taken @[src/main/scala/Backend/FU.scala 357:56]
    connect io.FU_output.bits.branch_taken, io_FU_output_bits_branch_taken_REG @[src/main/scala/Backend/FU.scala 357:41]
    reg io_FU_output_bits_target_address_REG : UInt, clock @[src/main/scala/Backend/FU.scala 358:56]
    connect io_FU_output_bits_target_address_REG, target_address @[src/main/scala/Backend/FU.scala 358:56]
    connect io.FU_output.bits.target_address, io_FU_output_bits_target_address_REG @[src/main/scala/Backend/FU.scala 358:41]
    reg io_FU_output_bits_RD_REG : UInt, clock @[src/main/scala/Backend/FU.scala 361:56]
    connect io_FU_output_bits_RD_REG, io.FU_input.bits.decoded_instruction.RD @[src/main/scala/Backend/FU.scala 361:56]
    connect io.FU_output.bits.RD, io_FU_output_bits_RD_REG @[src/main/scala/Backend/FU.scala 361:41]
    reg io_FU_output_bits_RD_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 362:56]
    connect io_FU_output_bits_RD_valid_REG, io.FU_input.bits.decoded_instruction.RD_valid @[src/main/scala/Backend/FU.scala 362:56]
    connect io.FU_output.bits.RD_valid, io_FU_output_bits_RD_valid_REG @[src/main/scala/Backend/FU.scala 362:41]
    node _io_FU_output_bits_RD_data_T = add(instruction_PC, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 363:72]
    node _io_FU_output_bits_RD_data_T_1 = tail(_io_FU_output_bits_RD_data_T, 1) @[src/main/scala/Backend/FU.scala 363:72]
    reg io_FU_output_bits_RD_data_REG : UInt, clock @[src/main/scala/Backend/FU.scala 363:56]
    connect io_FU_output_bits_RD_data_REG, _io_FU_output_bits_RD_data_T_1 @[src/main/scala/Backend/FU.scala 363:56]
    connect io.FU_output.bits.RD_data, io_FU_output_bits_RD_data_REG @[src/main/scala/Backend/FU.scala 363:41]
    reg io_FU_output_bits_ROB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 364:56]
    connect io_FU_output_bits_ROB_index_REG, io.FU_input.bits.decoded_instruction.ROB_index @[src/main/scala/Backend/FU.scala 364:56]
    connect io.FU_output.bits.ROB_index, io_FU_output_bits_ROB_index_REG @[src/main/scala/Backend/FU.scala 364:41]
    reg io_FU_output_bits_FTQ_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 365:56]
    connect io_FU_output_bits_FTQ_index_REG, io.FU_input.bits.decoded_instruction.FTQ_index @[src/main/scala/Backend/FU.scala 365:56]
    connect io.FU_output.bits.FTQ_index, io_FU_output_bits_FTQ_index_REG @[src/main/scala/Backend/FU.scala 365:41]
    reg io_FU_output_bits_MOB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 366:56]
    connect io_FU_output_bits_MOB_index_REG, io.FU_input.bits.decoded_instruction.MOB_index @[src/main/scala/Backend/FU.scala 366:56]
    connect io.FU_output.bits.MOB_index, io_FU_output_bits_MOB_index_REG @[src/main/scala/Backend/FU.scala 366:41]
    connect io.FU_output.bits.address, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 367:41]
    invalidate io.FU_output.bits.address @[src/main/scala/Backend/FU.scala 370:43]
    invalidate io.FU_output.bits.memory_type @[src/main/scala/Backend/FU.scala 371:43]
    invalidate io.FU_output.bits.access_width @[src/main/scala/Backend/FU.scala 372:43]
    invalidate io.FU_output.bits.unsigned @[src/main/scala/Backend/FU.scala 373:43]
    invalidate io.FU_output.bits.wr_data @[src/main/scala/Backend/FU.scala 374:43]
    node _io_FU_output_valid_T = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 377:78]
    node _io_FU_output_valid_T_1 = and(io.FU_input.valid, _io_FU_output_valid_T) @[src/main/scala/Backend/FU.scala 377:75]
    reg io_FU_output_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 377:56]
    connect io_FU_output_valid_REG, _io_FU_output_valid_T_1 @[src/main/scala/Backend/FU.scala 377:56]
    connect io.FU_output.valid, io_FU_output_valid_REG @[src/main/scala/Backend/FU.scala 377:41]

  module FU : @[src/main/scala/Backend/FU.scala 384:7]
    input clock : Clock @[src/main/scala/Backend/FU.scala 384:7]
    input reset : Reset @[src/main/scala/Backend/FU.scala 384:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Backend/FU.scala 391:16]

    node is_ALU = and(io.FU_input.bits.decoded_instruction.needs_ALU, io.FU_input.valid) @[src/main/scala/Backend/FU.scala 406:66]
    node is_CTRL = and(io.FU_input.bits.decoded_instruction.needs_branch_unit, io.FU_input.valid) @[src/main/scala/Backend/FU.scala 407:74]
    inst ALU of ALU @[src/main/scala/Backend/FU.scala 411:39]
    connect ALU.clock, clock
    connect ALU.reset, reset
    inst branch_unit of branch_unit @[src/main/scala/Backend/FU.scala 412:55]
    connect branch_unit.clock, clock
    connect branch_unit.reset, reset
    connect ALU.io.FU_input, io.FU_input @[src/main/scala/Backend/FU.scala 415:25]
    connect ALU.io.flush, io.flush @[src/main/scala/Backend/FU.scala 416:25]
    connect branch_unit.io.FU_input, io.FU_input @[src/main/scala/Backend/FU.scala 420:24]
    connect branch_unit.io.flush, io.flush @[src/main/scala/Backend/FU.scala 421:24]
    invalidate io.FU_output.bits.fetch_packet_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.FTQ_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.ROB_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.MOB_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.wr_data @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.unsigned @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.access_width @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.memory_type @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.address @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.branch_valid @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.target_address @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.branch_taken @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.fetch_PC @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD_valid @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD_data @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.valid @[src/main/scala/Backend/FU.scala 424:18]
    reg REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 428:21]
    connect REG, is_ALU @[src/main/scala/Backend/FU.scala 428:21]
    when REG : @[src/main/scala/Backend/FU.scala 428:31]
      connect io.FU_output, ALU.io.FU_output @[src/main/scala/Backend/FU.scala 429:26]
    reg REG_1 : UInt<1>, clock @[src/main/scala/Backend/FU.scala 435:21]
    connect REG_1, is_CTRL @[src/main/scala/Backend/FU.scala 435:21]
    when REG_1 : @[src/main/scala/Backend/FU.scala 435:32]
      connect io.FU_output, branch_unit.io.FU_output @[src/main/scala/Backend/FU.scala 436:26]
    wire monitor_output : UInt<1> @[src/main/scala/Backend/FU.scala 441:30]
    reg monitor_output_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 442:30]
    connect monitor_output_REG, io.FU_input.valid @[src/main/scala/Backend/FU.scala 442:30]
    connect monitor_output, monitor_output_REG @[src/main/scala/Backend/FU.scala 442:20]

  module ALU_1 : @[src/main/scala/Backend/FU.scala 38:7]
    input clock : Clock @[src/main/scala/Backend/FU.scala 38:7]
    input reset : Reset @[src/main/scala/Backend/FU.scala 38:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Backend/FU.scala 42:16]

    node _instruction_PC_T = mul(io.FU_input.bits.decoded_instruction.packet_index, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 59:112]
    node _instruction_PC_T_1 = add(io.FU_input.bits.fetch_PC, _instruction_PC_T) @[src/main/scala/Backend/FU.scala 59:59]
    node instruction_PC = tail(_instruction_PC_T_1, 1) @[src/main/scala/Backend/FU.scala 59:59]
    regreset arithmetic_result : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 76:36]
    wire add_result : UInt<32> @[src/main/scala/Backend/FU.scala 80:31]
    wire sub_result : UInt<32> @[src/main/scala/Backend/FU.scala 81:31]
    wire slt_result : UInt<32> @[src/main/scala/Backend/FU.scala 82:31]
    wire sltu_result : UInt<32> @[src/main/scala/Backend/FU.scala 83:31]
    wire and_result : UInt<32> @[src/main/scala/Backend/FU.scala 84:31]
    wire or_result : UInt<32> @[src/main/scala/Backend/FU.scala 85:31]
    wire xor_result : UInt<32> @[src/main/scala/Backend/FU.scala 86:31]
    wire sll_result : UInt<32> @[src/main/scala/Backend/FU.scala 87:31]
    wire srl_result : UInt<32> @[src/main/scala/Backend/FU.scala 88:31]
    wire sra_result : SInt<32> @[src/main/scala/Backend/FU.scala 89:31]
    wire lui_result : UInt<32> @[src/main/scala/Backend/FU.scala 90:31]
    wire auipc_result : UInt<32> @[src/main/scala/Backend/FU.scala 91:31]
    wire RS1_signed : SInt<32> @[src/main/scala/Backend/FU.scala 93:31]
    wire RS1_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 94:31]
    wire RS2_signed : SInt<32> @[src/main/scala/Backend/FU.scala 96:31]
    wire RS2_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 97:31]
    wire IMM_signed : SInt<32> @[src/main/scala/Backend/FU.scala 99:35]
    wire IMM_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 100:35]
    node _RS1_signed_T = asSInt(io.FU_input.bits.RS1_data) @[src/main/scala/Backend/FU.scala 102:41]
    connect RS1_signed, _RS1_signed_T @[src/main/scala/Backend/FU.scala 102:29]
    connect RS1_unsigned, io.FU_input.bits.RS1_data @[src/main/scala/Backend/FU.scala 103:29]
    node _RS2_signed_T = asSInt(io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 105:41]
    connect RS2_signed, _RS2_signed_T @[src/main/scala/Backend/FU.scala 105:29]
    connect RS2_unsigned, io.FU_input.bits.RS2_data @[src/main/scala/Backend/FU.scala 106:29]
    node _IMM_signed_T = bits(io.FU_input.bits.decoded_instruction.IMM, 12, 0) @[src/main/scala/Backend/FU.scala 108:35]
    node _IMM_signed_T_1 = asSInt(_IMM_signed_T) @[src/main/scala/Backend/FU.scala 108:42]
    connect IMM_signed, _IMM_signed_T_1 @[src/main/scala/Backend/FU.scala 108:29]
    node _IMM_unsigned_T = asUInt(IMM_signed) @[src/main/scala/Backend/FU.scala 109:43]
    connect IMM_unsigned, _IMM_unsigned_T @[src/main/scala/Backend/FU.scala 109:29]
    node operand2_signed = mux(io.FU_input.bits.decoded_instruction.IS_IMM, IMM_signed, RS2_signed) @[src/main/scala/Backend/FU.scala 115:34]
    node operand2_unsigned = mux(io.FU_input.bits.decoded_instruction.IS_IMM, IMM_unsigned, RS2_unsigned) @[src/main/scala/Backend/FU.scala 116:34]
    wire shamt : UInt<5> @[src/main/scala/Backend/FU.scala 120:21]
    node _T = geq(operand2_unsigned, UInt<6>(0h20)) @[src/main/scala/Backend/FU.scala 122:28]
    when _T : @[src/main/scala/Backend/FU.scala 122:36]
      connect shamt, UInt<6>(0h20) @[src/main/scala/Backend/FU.scala 123:15]
    else :
      node _shamt_T = bits(operand2_unsigned, 4, 0) @[src/main/scala/Backend/FU.scala 125:35]
      connect shamt, _shamt_T @[src/main/scala/Backend/FU.scala 125:15]
    node _add_result_T = add(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 130:42]
    node _add_result_T_1 = tail(_add_result_T, 1) @[src/main/scala/Backend/FU.scala 130:42]
    connect add_result, _add_result_T_1 @[src/main/scala/Backend/FU.scala 130:21]
    node _sub_result_T = sub(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 131:42]
    node _sub_result_T_1 = tail(_sub_result_T, 1) @[src/main/scala/Backend/FU.scala 131:42]
    connect sub_result, _sub_result_T_1 @[src/main/scala/Backend/FU.scala 131:21]
    node _xor_result_T = xor(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 132:42]
    connect xor_result, _xor_result_T @[src/main/scala/Backend/FU.scala 132:21]
    node _or_result_T = or(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 133:42]
    connect or_result, _or_result_T @[src/main/scala/Backend/FU.scala 133:21]
    node _and_result_T = and(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 134:42]
    connect and_result, _and_result_T @[src/main/scala/Backend/FU.scala 134:21]
    node _sll_result_T = dshl(RS1_unsigned, shamt) @[src/main/scala/Backend/FU.scala 136:37]
    connect sll_result, _sll_result_T @[src/main/scala/Backend/FU.scala 136:21]
    node _srl_result_T = dshr(RS1_unsigned, shamt) @[src/main/scala/Backend/FU.scala 137:37]
    connect srl_result, _srl_result_T @[src/main/scala/Backend/FU.scala 137:21]
    node _sra_result_T = dshr(RS1_signed, shamt) @[src/main/scala/Backend/FU.scala 138:37]
    connect sra_result, _sra_result_T @[src/main/scala/Backend/FU.scala 138:21]
    node _slt_result_T = lt(RS1_signed, operand2_signed) @[src/main/scala/Backend/FU.scala 140:35]
    connect slt_result, _slt_result_T @[src/main/scala/Backend/FU.scala 140:21]
    node _sltu_result_T = lt(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 141:37]
    connect sltu_result, _sltu_result_T @[src/main/scala/Backend/FU.scala 141:21]
    node _RS2_shamt_T = geq(io.FU_input.bits.RS2_data, UInt<6>(0h20)) @[src/main/scala/Backend/FU.scala 144:34]
    node _RS2_shamt_T_1 = bits(io.FU_input.bits.RS2_data, 4, 0) @[src/main/scala/Backend/FU.scala 144:57]
    node RS2_shamt = mux(_RS2_shamt_T, UInt<6>(0h20), _RS2_shamt_T_1) @[src/main/scala/Backend/FU.scala 144:24]
    node _lui_result_T = shl(io.FU_input.bits.decoded_instruction.IMM, 12) @[src/main/scala/Backend/FU.scala 148:29]
    connect lui_result, _lui_result_T @[src/main/scala/Backend/FU.scala 148:21]
    node _auipc_result_T = shl(io.FU_input.bits.decoded_instruction.IMM, 12) @[src/main/scala/Backend/FU.scala 149:46]
    node _auipc_result_T_1 = add(instruction_PC, _auipc_result_T) @[src/main/scala/Backend/FU.scala 149:40]
    node _auipc_result_T_2 = tail(_auipc_result_T_1, 1) @[src/main/scala/Backend/FU.scala 149:40]
    connect auipc_result, _auipc_result_T_2 @[src/main/scala/Backend/FU.scala 149:21]
    node _ADD_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 156:39]
    node _ADD_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 156:65]
    node _ADD_T_2 = or(_ADD_T, _ADD_T_1) @[src/main/scala/Backend/FU.scala 156:46]
    node _ADD_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:87]
    node _ADD_T_4 = and(_ADD_T_2, _ADD_T_3) @[src/main/scala/Backend/FU.scala 156:77]
    node _ADD_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:104]
    node _ADD_T_6 = and(_ADD_T_4, _ADD_T_5) @[src/main/scala/Backend/FU.scala 156:101]
    node _ADD_T_7 = eq(io.FU_input.bits.decoded_instruction.SUBTRACT, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:117]
    node ADD = and(_ADD_T_6, _ADD_T_7) @[src/main/scala/Backend/FU.scala 156:114]
    node _SUB_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 157:39]
    node _SUB_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 157:65]
    node _SUB_T_2 = or(_SUB_T, _SUB_T_1) @[src/main/scala/Backend/FU.scala 157:46]
    node _SUB_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 157:87]
    node _SUB_T_4 = and(_SUB_T_2, _SUB_T_3) @[src/main/scala/Backend/FU.scala 157:77]
    node _SUB_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 157:104]
    node _SUB_T_6 = and(_SUB_T_4, _SUB_T_5) @[src/main/scala/Backend/FU.scala 157:101]
    node SUB = and(_SUB_T_6, io.FU_input.bits.decoded_instruction.SUBTRACT) @[src/main/scala/Backend/FU.scala 157:114]
    node _XOR_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 158:39]
    node _XOR_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 158:65]
    node _XOR_T_2 = or(_XOR_T, _XOR_T_1) @[src/main/scala/Backend/FU.scala 158:46]
    node _XOR_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 158:87]
    node _XOR_T_4 = and(_XOR_T_2, _XOR_T_3) @[src/main/scala/Backend/FU.scala 158:77]
    node _XOR_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 158:104]
    node XOR = and(_XOR_T_4, _XOR_T_5) @[src/main/scala/Backend/FU.scala 158:101]
    node _OR_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 159:39]
    node _OR_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 159:65]
    node _OR_T_2 = or(_OR_T, _OR_T_1) @[src/main/scala/Backend/FU.scala 159:46]
    node _OR_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h6)) @[src/main/scala/Backend/FU.scala 159:87]
    node _OR_T_4 = and(_OR_T_2, _OR_T_3) @[src/main/scala/Backend/FU.scala 159:77]
    node _OR_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 159:104]
    node OR = and(_OR_T_4, _OR_T_5) @[src/main/scala/Backend/FU.scala 159:101]
    node _AND_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 160:39]
    node _AND_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 160:65]
    node _AND_T_2 = or(_AND_T, _AND_T_1) @[src/main/scala/Backend/FU.scala 160:46]
    node _AND_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h7)) @[src/main/scala/Backend/FU.scala 160:87]
    node _AND_T_4 = and(_AND_T_2, _AND_T_3) @[src/main/scala/Backend/FU.scala 160:77]
    node _AND_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 160:104]
    node AND = and(_AND_T_4, _AND_T_5) @[src/main/scala/Backend/FU.scala 160:101]
    node _SLL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 161:39]
    node _SLL_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 161:65]
    node _SLL_T_2 = or(_SLL_T, _SLL_T_1) @[src/main/scala/Backend/FU.scala 161:46]
    node _SLL_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Backend/FU.scala 161:87]
    node _SLL_T_4 = and(_SLL_T_2, _SLL_T_3) @[src/main/scala/Backend/FU.scala 161:77]
    node _SLL_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 161:104]
    node SLL = and(_SLL_T_4, _SLL_T_5) @[src/main/scala/Backend/FU.scala 161:101]
    node _SRL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 162:39]
    node _SRL_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 162:65]
    node _SRL_T_2 = or(_SRL_T, _SRL_T_1) @[src/main/scala/Backend/FU.scala 162:46]
    node _SRL_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 162:87]
    node _SRL_T_4 = and(_SRL_T_2, _SRL_T_3) @[src/main/scala/Backend/FU.scala 162:77]
    node _SRL_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 162:104]
    node _SRL_T_6 = and(_SRL_T_4, _SRL_T_5) @[src/main/scala/Backend/FU.scala 162:101]
    node _SRL_T_7 = eq(io.FU_input.bits.decoded_instruction.SUBTRACT, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 162:117]
    node SRL = and(_SRL_T_6, _SRL_T_7) @[src/main/scala/Backend/FU.scala 162:114]
    node _SRA_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 163:39]
    node _SRA_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 163:65]
    node _SRA_T_2 = or(_SRA_T, _SRA_T_1) @[src/main/scala/Backend/FU.scala 163:46]
    node _SRA_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 163:87]
    node _SRA_T_4 = and(_SRA_T_2, _SRA_T_3) @[src/main/scala/Backend/FU.scala 163:77]
    node _SRA_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 163:104]
    node _SRA_T_6 = and(_SRA_T_4, _SRA_T_5) @[src/main/scala/Backend/FU.scala 163:101]
    node SRA = and(_SRA_T_6, io.FU_input.bits.decoded_instruction.SUBTRACT) @[src/main/scala/Backend/FU.scala 163:114]
    node _SLT_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 164:39]
    node _SLT_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 164:65]
    node _SLT_T_2 = or(_SLT_T, _SLT_T_1) @[src/main/scala/Backend/FU.scala 164:46]
    node _SLT_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Backend/FU.scala 164:87]
    node _SLT_T_4 = and(_SLT_T_2, _SLT_T_3) @[src/main/scala/Backend/FU.scala 164:77]
    node _SLT_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 164:104]
    node SLT = and(_SLT_T_4, _SLT_T_5) @[src/main/scala/Backend/FU.scala 164:101]
    node _SLTU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 165:39]
    node _SLTU_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 165:65]
    node _SLTU_T_2 = or(_SLTU_T, _SLTU_T_1) @[src/main/scala/Backend/FU.scala 165:46]
    node _SLTU_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h3)) @[src/main/scala/Backend/FU.scala 165:87]
    node _SLTU_T_4 = and(_SLTU_T_2, _SLTU_T_3) @[src/main/scala/Backend/FU.scala 165:77]
    node _SLTU_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 165:104]
    node SLTU = and(_SLTU_T_4, _SLTU_T_5) @[src/main/scala/Backend/FU.scala 165:101]
    node _LUI_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hd)) @[src/main/scala/Backend/FU.scala 167:38]
    node _LUI_T_1 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 167:66]
    node LUI = and(_LUI_T, _LUI_T_1) @[src/main/scala/Backend/FU.scala 167:63]
    node _AUIPC_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 168:38]
    node _AUIPC_T_1 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 168:68]
    node AUIPC = and(_AUIPC_T, _AUIPC_T_1) @[src/main/scala/Backend/FU.scala 168:65]
    node _MUL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 170:39]
    node _MUL_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 170:57]
    node _MUL_T_2 = and(_MUL_T, _MUL_T_1) @[src/main/scala/Backend/FU.scala 170:47]
    node MUL = and(_MUL_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 170:71]
    node _MULH_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 171:39]
    node _MULH_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Backend/FU.scala 171:57]
    node _MULH_T_2 = and(_MULH_T, _MULH_T_1) @[src/main/scala/Backend/FU.scala 171:47]
    node MULH = and(_MULH_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 171:71]
    node _MULHSU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 172:39]
    node _MULHSU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Backend/FU.scala 172:57]
    node _MULHSU_T_2 = and(_MULHSU_T, _MULHSU_T_1) @[src/main/scala/Backend/FU.scala 172:47]
    node MULHSU = and(_MULHSU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 172:71]
    node _MULHU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 173:39]
    node _MULHU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h3)) @[src/main/scala/Backend/FU.scala 173:57]
    node _MULHU_T_2 = and(_MULHU_T, _MULHU_T_1) @[src/main/scala/Backend/FU.scala 173:47]
    node MULHU = and(_MULHU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 173:71]
    node _DIV_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 174:39]
    node _DIV_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 174:57]
    node _DIV_T_2 = and(_DIV_T, _DIV_T_1) @[src/main/scala/Backend/FU.scala 174:47]
    node DIV = and(_DIV_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 174:71]
    node _DIVU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 175:39]
    node _DIVU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 175:57]
    node _DIVU_T_2 = and(_DIVU_T, _DIVU_T_1) @[src/main/scala/Backend/FU.scala 175:47]
    node DIVU = and(_DIVU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 175:71]
    node _REM_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 176:39]
    node _REM_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h6)) @[src/main/scala/Backend/FU.scala 176:57]
    node _REM_T_2 = and(_REM_T, _REM_T_1) @[src/main/scala/Backend/FU.scala 176:47]
    node REM = and(_REM_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 176:71]
    node _REMU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 177:39]
    node _REMU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h7)) @[src/main/scala/Backend/FU.scala 177:57]
    node _REMU_T_2 = and(_REMU_T, _REMU_T_1) @[src/main/scala/Backend/FU.scala 177:47]
    node REMU = and(_REMU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 177:71]
    connect arithmetic_result, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 179:23]
    when ADD : @[src/main/scala/Backend/FU.scala 180:21]
      connect arithmetic_result, add_result @[src/main/scala/Backend/FU.scala 181:29]
    else :
      when SUB : @[src/main/scala/Backend/FU.scala 182:21]
        connect arithmetic_result, sub_result @[src/main/scala/Backend/FU.scala 183:29]
      else :
        when XOR : @[src/main/scala/Backend/FU.scala 184:21]
          connect arithmetic_result, xor_result @[src/main/scala/Backend/FU.scala 185:29]
        else :
          when OR : @[src/main/scala/Backend/FU.scala 186:21]
            connect arithmetic_result, or_result @[src/main/scala/Backend/FU.scala 187:29]
          else :
            when AND : @[src/main/scala/Backend/FU.scala 188:21]
              connect arithmetic_result, and_result @[src/main/scala/Backend/FU.scala 189:29]
            else :
              when SLL : @[src/main/scala/Backend/FU.scala 190:21]
                connect arithmetic_result, sll_result @[src/main/scala/Backend/FU.scala 191:29]
              else :
                when SRL : @[src/main/scala/Backend/FU.scala 192:21]
                  connect arithmetic_result, srl_result @[src/main/scala/Backend/FU.scala 193:29]
                else :
                  when SRA : @[src/main/scala/Backend/FU.scala 194:21]
                    node _arithmetic_result_T = asUInt(sra_result) @[src/main/scala/Backend/FU.scala 195:43]
                    connect arithmetic_result, _arithmetic_result_T @[src/main/scala/Backend/FU.scala 195:29]
                  else :
                    when SLT : @[src/main/scala/Backend/FU.scala 196:21]
                      connect arithmetic_result, slt_result @[src/main/scala/Backend/FU.scala 197:29]
                    else :
                      when SLTU : @[src/main/scala/Backend/FU.scala 198:21]
                        connect arithmetic_result, sltu_result @[src/main/scala/Backend/FU.scala 199:29]
                      else :
                        when LUI : @[src/main/scala/Backend/FU.scala 200:20]
                          connect arithmetic_result, lui_result @[src/main/scala/Backend/FU.scala 201:29]
                        else :
                          when AUIPC : @[src/main/scala/Backend/FU.scala 202:22]
                            connect arithmetic_result, auipc_result @[src/main/scala/Backend/FU.scala 203:29]
    connect io.FU_input.ready, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 208:29]
    invalidate io.FU_output.bits.branch_taken @[src/main/scala/Backend/FU.scala 211:45]
    invalidate io.FU_output.bits.target_address @[src/main/scala/Backend/FU.scala 212:45]
    connect io.FU_output.bits.branch_valid, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 213:45]
    reg io_FU_output_bits_fetch_PC_REG : UInt, clock @[src/main/scala/Backend/FU.scala 215:55]
    connect io_FU_output_bits_fetch_PC_REG, io.FU_input.bits.fetch_PC @[src/main/scala/Backend/FU.scala 215:55]
    connect io.FU_output.bits.fetch_PC, io_FU_output_bits_fetch_PC_REG @[src/main/scala/Backend/FU.scala 215:45]
    reg io_FU_output_bits_fetch_packet_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 216:55]
    connect io_FU_output_bits_fetch_packet_index_REG, io.FU_input.bits.decoded_instruction.packet_index @[src/main/scala/Backend/FU.scala 216:55]
    connect io.FU_output.bits.fetch_packet_index, io_FU_output_bits_fetch_packet_index_REG @[src/main/scala/Backend/FU.scala 216:45]
    reg io_FU_output_bits_RD_REG : UInt, clock @[src/main/scala/Backend/FU.scala 219:46]
    connect io_FU_output_bits_RD_REG, io.FU_input.bits.decoded_instruction.RD @[src/main/scala/Backend/FU.scala 219:46]
    connect io.FU_output.bits.RD, io_FU_output_bits_RD_REG @[src/main/scala/Backend/FU.scala 219:34]
    reg io_FU_output_bits_RD_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 220:46]
    connect io_FU_output_bits_RD_valid_REG, io.FU_input.bits.decoded_instruction.RD_valid @[src/main/scala/Backend/FU.scala 220:46]
    connect io.FU_output.bits.RD_valid, io_FU_output_bits_RD_valid_REG @[src/main/scala/Backend/FU.scala 220:34]
    connect io.FU_output.bits.RD_data, arithmetic_result @[src/main/scala/Backend/FU.scala 221:34]
    reg io_FU_output_bits_MOB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 224:46]
    connect io_FU_output_bits_MOB_index_REG, io.FU_input.bits.decoded_instruction.MOB_index @[src/main/scala/Backend/FU.scala 224:46]
    connect io.FU_output.bits.MOB_index, io_FU_output_bits_MOB_index_REG @[src/main/scala/Backend/FU.scala 224:34]
    reg io_FU_output_bits_FTQ_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 225:46]
    connect io_FU_output_bits_FTQ_index_REG, io.FU_input.bits.decoded_instruction.FTQ_index @[src/main/scala/Backend/FU.scala 225:46]
    connect io.FU_output.bits.FTQ_index, io_FU_output_bits_FTQ_index_REG @[src/main/scala/Backend/FU.scala 225:34]
    connect io.FU_output.bits.address, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 226:34]
    invalidate io.FU_output.bits.address @[src/main/scala/Backend/FU.scala 228:43]
    invalidate io.FU_output.bits.memory_type @[src/main/scala/Backend/FU.scala 229:43]
    invalidate io.FU_output.bits.access_width @[src/main/scala/Backend/FU.scala 230:43]
    invalidate io.FU_output.bits.unsigned @[src/main/scala/Backend/FU.scala 231:43]
    invalidate io.FU_output.bits.wr_data @[src/main/scala/Backend/FU.scala 232:43]
    reg io_FU_output_bits_ROB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 236:46]
    connect io_FU_output_bits_ROB_index_REG, io.FU_input.bits.decoded_instruction.ROB_index @[src/main/scala/Backend/FU.scala 236:46]
    connect io.FU_output.bits.ROB_index, io_FU_output_bits_ROB_index_REG @[src/main/scala/Backend/FU.scala 236:34]
    node _io_FU_output_valid_T = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 237:68]
    node _io_FU_output_valid_T_1 = and(io.FU_input.valid, _io_FU_output_valid_T) @[src/main/scala/Backend/FU.scala 237:65]
    reg io_FU_output_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 237:46]
    connect io_FU_output_valid_REG, _io_FU_output_valid_T_1 @[src/main/scala/Backend/FU.scala 237:46]
    connect io.FU_output.valid, io_FU_output_valid_REG @[src/main/scala/Backend/FU.scala 237:34]

  module FU_1 : @[src/main/scala/Backend/FU.scala 384:7]
    input clock : Clock @[src/main/scala/Backend/FU.scala 384:7]
    input reset : Reset @[src/main/scala/Backend/FU.scala 384:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Backend/FU.scala 391:16]

    node is_ALU = and(io.FU_input.bits.decoded_instruction.needs_ALU, io.FU_input.valid) @[src/main/scala/Backend/FU.scala 406:66]
    node is_CTRL = and(io.FU_input.bits.decoded_instruction.needs_branch_unit, io.FU_input.valid) @[src/main/scala/Backend/FU.scala 407:74]
    inst ALU of ALU_1 @[src/main/scala/Backend/FU.scala 411:39]
    connect ALU.clock, clock
    connect ALU.reset, reset
    connect ALU.io.FU_input, io.FU_input @[src/main/scala/Backend/FU.scala 415:25]
    connect ALU.io.flush, io.flush @[src/main/scala/Backend/FU.scala 416:25]
    invalidate io.FU_output.bits.fetch_packet_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.FTQ_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.ROB_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.MOB_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.wr_data @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.unsigned @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.access_width @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.memory_type @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.address @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.branch_valid @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.target_address @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.branch_taken @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.fetch_PC @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD_valid @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD_data @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.valid @[src/main/scala/Backend/FU.scala 424:18]
    reg REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 428:21]
    connect REG, is_ALU @[src/main/scala/Backend/FU.scala 428:21]
    when REG : @[src/main/scala/Backend/FU.scala 428:31]
      connect io.FU_output, ALU.io.FU_output @[src/main/scala/Backend/FU.scala 429:26]
    wire monitor_output : UInt<1> @[src/main/scala/Backend/FU.scala 441:30]
    reg monitor_output_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 442:30]
    connect monitor_output_REG, io.FU_input.valid @[src/main/scala/Backend/FU.scala 442:30]
    connect monitor_output, monitor_output_REG @[src/main/scala/Backend/FU.scala 442:20]

  module ALU_2 : @[src/main/scala/Backend/FU.scala 38:7]
    input clock : Clock @[src/main/scala/Backend/FU.scala 38:7]
    input reset : Reset @[src/main/scala/Backend/FU.scala 38:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Backend/FU.scala 42:16]

    node _instruction_PC_T = mul(io.FU_input.bits.decoded_instruction.packet_index, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 59:112]
    node _instruction_PC_T_1 = add(io.FU_input.bits.fetch_PC, _instruction_PC_T) @[src/main/scala/Backend/FU.scala 59:59]
    node instruction_PC = tail(_instruction_PC_T_1, 1) @[src/main/scala/Backend/FU.scala 59:59]
    regreset arithmetic_result : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 76:36]
    wire add_result : UInt<32> @[src/main/scala/Backend/FU.scala 80:31]
    wire sub_result : UInt<32> @[src/main/scala/Backend/FU.scala 81:31]
    wire slt_result : UInt<32> @[src/main/scala/Backend/FU.scala 82:31]
    wire sltu_result : UInt<32> @[src/main/scala/Backend/FU.scala 83:31]
    wire and_result : UInt<32> @[src/main/scala/Backend/FU.scala 84:31]
    wire or_result : UInt<32> @[src/main/scala/Backend/FU.scala 85:31]
    wire xor_result : UInt<32> @[src/main/scala/Backend/FU.scala 86:31]
    wire sll_result : UInt<32> @[src/main/scala/Backend/FU.scala 87:31]
    wire srl_result : UInt<32> @[src/main/scala/Backend/FU.scala 88:31]
    wire sra_result : SInt<32> @[src/main/scala/Backend/FU.scala 89:31]
    wire lui_result : UInt<32> @[src/main/scala/Backend/FU.scala 90:31]
    wire auipc_result : UInt<32> @[src/main/scala/Backend/FU.scala 91:31]
    wire RS1_signed : SInt<32> @[src/main/scala/Backend/FU.scala 93:31]
    wire RS1_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 94:31]
    wire RS2_signed : SInt<32> @[src/main/scala/Backend/FU.scala 96:31]
    wire RS2_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 97:31]
    wire IMM_signed : SInt<32> @[src/main/scala/Backend/FU.scala 99:35]
    wire IMM_unsigned : UInt<32> @[src/main/scala/Backend/FU.scala 100:35]
    node _RS1_signed_T = asSInt(io.FU_input.bits.RS1_data) @[src/main/scala/Backend/FU.scala 102:41]
    connect RS1_signed, _RS1_signed_T @[src/main/scala/Backend/FU.scala 102:29]
    connect RS1_unsigned, io.FU_input.bits.RS1_data @[src/main/scala/Backend/FU.scala 103:29]
    node _RS2_signed_T = asSInt(io.FU_input.bits.RS2_data) @[src/main/scala/Backend/FU.scala 105:41]
    connect RS2_signed, _RS2_signed_T @[src/main/scala/Backend/FU.scala 105:29]
    connect RS2_unsigned, io.FU_input.bits.RS2_data @[src/main/scala/Backend/FU.scala 106:29]
    node _IMM_signed_T = bits(io.FU_input.bits.decoded_instruction.IMM, 12, 0) @[src/main/scala/Backend/FU.scala 108:35]
    node _IMM_signed_T_1 = asSInt(_IMM_signed_T) @[src/main/scala/Backend/FU.scala 108:42]
    connect IMM_signed, _IMM_signed_T_1 @[src/main/scala/Backend/FU.scala 108:29]
    node _IMM_unsigned_T = asUInt(IMM_signed) @[src/main/scala/Backend/FU.scala 109:43]
    connect IMM_unsigned, _IMM_unsigned_T @[src/main/scala/Backend/FU.scala 109:29]
    node operand2_signed = mux(io.FU_input.bits.decoded_instruction.IS_IMM, IMM_signed, RS2_signed) @[src/main/scala/Backend/FU.scala 115:34]
    node operand2_unsigned = mux(io.FU_input.bits.decoded_instruction.IS_IMM, IMM_unsigned, RS2_unsigned) @[src/main/scala/Backend/FU.scala 116:34]
    wire shamt : UInt<5> @[src/main/scala/Backend/FU.scala 120:21]
    node _T = geq(operand2_unsigned, UInt<6>(0h20)) @[src/main/scala/Backend/FU.scala 122:28]
    when _T : @[src/main/scala/Backend/FU.scala 122:36]
      connect shamt, UInt<6>(0h20) @[src/main/scala/Backend/FU.scala 123:15]
    else :
      node _shamt_T = bits(operand2_unsigned, 4, 0) @[src/main/scala/Backend/FU.scala 125:35]
      connect shamt, _shamt_T @[src/main/scala/Backend/FU.scala 125:15]
    node _add_result_T = add(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 130:42]
    node _add_result_T_1 = tail(_add_result_T, 1) @[src/main/scala/Backend/FU.scala 130:42]
    connect add_result, _add_result_T_1 @[src/main/scala/Backend/FU.scala 130:21]
    node _sub_result_T = sub(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 131:42]
    node _sub_result_T_1 = tail(_sub_result_T, 1) @[src/main/scala/Backend/FU.scala 131:42]
    connect sub_result, _sub_result_T_1 @[src/main/scala/Backend/FU.scala 131:21]
    node _xor_result_T = xor(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 132:42]
    connect xor_result, _xor_result_T @[src/main/scala/Backend/FU.scala 132:21]
    node _or_result_T = or(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 133:42]
    connect or_result, _or_result_T @[src/main/scala/Backend/FU.scala 133:21]
    node _and_result_T = and(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 134:42]
    connect and_result, _and_result_T @[src/main/scala/Backend/FU.scala 134:21]
    node _sll_result_T = dshl(RS1_unsigned, shamt) @[src/main/scala/Backend/FU.scala 136:37]
    connect sll_result, _sll_result_T @[src/main/scala/Backend/FU.scala 136:21]
    node _srl_result_T = dshr(RS1_unsigned, shamt) @[src/main/scala/Backend/FU.scala 137:37]
    connect srl_result, _srl_result_T @[src/main/scala/Backend/FU.scala 137:21]
    node _sra_result_T = dshr(RS1_signed, shamt) @[src/main/scala/Backend/FU.scala 138:37]
    connect sra_result, _sra_result_T @[src/main/scala/Backend/FU.scala 138:21]
    node _slt_result_T = lt(RS1_signed, operand2_signed) @[src/main/scala/Backend/FU.scala 140:35]
    connect slt_result, _slt_result_T @[src/main/scala/Backend/FU.scala 140:21]
    node _sltu_result_T = lt(RS1_unsigned, operand2_unsigned) @[src/main/scala/Backend/FU.scala 141:37]
    connect sltu_result, _sltu_result_T @[src/main/scala/Backend/FU.scala 141:21]
    node _RS2_shamt_T = geq(io.FU_input.bits.RS2_data, UInt<6>(0h20)) @[src/main/scala/Backend/FU.scala 144:34]
    node _RS2_shamt_T_1 = bits(io.FU_input.bits.RS2_data, 4, 0) @[src/main/scala/Backend/FU.scala 144:57]
    node RS2_shamt = mux(_RS2_shamt_T, UInt<6>(0h20), _RS2_shamt_T_1) @[src/main/scala/Backend/FU.scala 144:24]
    node _lui_result_T = shl(io.FU_input.bits.decoded_instruction.IMM, 12) @[src/main/scala/Backend/FU.scala 148:29]
    connect lui_result, _lui_result_T @[src/main/scala/Backend/FU.scala 148:21]
    node _auipc_result_T = shl(io.FU_input.bits.decoded_instruction.IMM, 12) @[src/main/scala/Backend/FU.scala 149:46]
    node _auipc_result_T_1 = add(instruction_PC, _auipc_result_T) @[src/main/scala/Backend/FU.scala 149:40]
    node _auipc_result_T_2 = tail(_auipc_result_T_1, 1) @[src/main/scala/Backend/FU.scala 149:40]
    connect auipc_result, _auipc_result_T_2 @[src/main/scala/Backend/FU.scala 149:21]
    node _ADD_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 156:39]
    node _ADD_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 156:65]
    node _ADD_T_2 = or(_ADD_T, _ADD_T_1) @[src/main/scala/Backend/FU.scala 156:46]
    node _ADD_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:87]
    node _ADD_T_4 = and(_ADD_T_2, _ADD_T_3) @[src/main/scala/Backend/FU.scala 156:77]
    node _ADD_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:104]
    node _ADD_T_6 = and(_ADD_T_4, _ADD_T_5) @[src/main/scala/Backend/FU.scala 156:101]
    node _ADD_T_7 = eq(io.FU_input.bits.decoded_instruction.SUBTRACT, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 156:117]
    node ADD = and(_ADD_T_6, _ADD_T_7) @[src/main/scala/Backend/FU.scala 156:114]
    node _SUB_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 157:39]
    node _SUB_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 157:65]
    node _SUB_T_2 = or(_SUB_T, _SUB_T_1) @[src/main/scala/Backend/FU.scala 157:46]
    node _SUB_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 157:87]
    node _SUB_T_4 = and(_SUB_T_2, _SUB_T_3) @[src/main/scala/Backend/FU.scala 157:77]
    node _SUB_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 157:104]
    node _SUB_T_6 = and(_SUB_T_4, _SUB_T_5) @[src/main/scala/Backend/FU.scala 157:101]
    node SUB = and(_SUB_T_6, io.FU_input.bits.decoded_instruction.SUBTRACT) @[src/main/scala/Backend/FU.scala 157:114]
    node _XOR_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 158:39]
    node _XOR_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 158:65]
    node _XOR_T_2 = or(_XOR_T, _XOR_T_1) @[src/main/scala/Backend/FU.scala 158:46]
    node _XOR_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 158:87]
    node _XOR_T_4 = and(_XOR_T_2, _XOR_T_3) @[src/main/scala/Backend/FU.scala 158:77]
    node _XOR_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 158:104]
    node XOR = and(_XOR_T_4, _XOR_T_5) @[src/main/scala/Backend/FU.scala 158:101]
    node _OR_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 159:39]
    node _OR_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 159:65]
    node _OR_T_2 = or(_OR_T, _OR_T_1) @[src/main/scala/Backend/FU.scala 159:46]
    node _OR_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h6)) @[src/main/scala/Backend/FU.scala 159:87]
    node _OR_T_4 = and(_OR_T_2, _OR_T_3) @[src/main/scala/Backend/FU.scala 159:77]
    node _OR_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 159:104]
    node OR = and(_OR_T_4, _OR_T_5) @[src/main/scala/Backend/FU.scala 159:101]
    node _AND_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 160:39]
    node _AND_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 160:65]
    node _AND_T_2 = or(_AND_T, _AND_T_1) @[src/main/scala/Backend/FU.scala 160:46]
    node _AND_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h7)) @[src/main/scala/Backend/FU.scala 160:87]
    node _AND_T_4 = and(_AND_T_2, _AND_T_3) @[src/main/scala/Backend/FU.scala 160:77]
    node _AND_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 160:104]
    node AND = and(_AND_T_4, _AND_T_5) @[src/main/scala/Backend/FU.scala 160:101]
    node _SLL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 161:39]
    node _SLL_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 161:65]
    node _SLL_T_2 = or(_SLL_T, _SLL_T_1) @[src/main/scala/Backend/FU.scala 161:46]
    node _SLL_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Backend/FU.scala 161:87]
    node _SLL_T_4 = and(_SLL_T_2, _SLL_T_3) @[src/main/scala/Backend/FU.scala 161:77]
    node _SLL_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 161:104]
    node SLL = and(_SLL_T_4, _SLL_T_5) @[src/main/scala/Backend/FU.scala 161:101]
    node _SRL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 162:39]
    node _SRL_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 162:65]
    node _SRL_T_2 = or(_SRL_T, _SRL_T_1) @[src/main/scala/Backend/FU.scala 162:46]
    node _SRL_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 162:87]
    node _SRL_T_4 = and(_SRL_T_2, _SRL_T_3) @[src/main/scala/Backend/FU.scala 162:77]
    node _SRL_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 162:104]
    node _SRL_T_6 = and(_SRL_T_4, _SRL_T_5) @[src/main/scala/Backend/FU.scala 162:101]
    node _SRL_T_7 = eq(io.FU_input.bits.decoded_instruction.SUBTRACT, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 162:117]
    node SRL = and(_SRL_T_6, _SRL_T_7) @[src/main/scala/Backend/FU.scala 162:114]
    node _SRA_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 163:39]
    node _SRA_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 163:65]
    node _SRA_T_2 = or(_SRA_T, _SRA_T_1) @[src/main/scala/Backend/FU.scala 163:46]
    node _SRA_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 163:87]
    node _SRA_T_4 = and(_SRA_T_2, _SRA_T_3) @[src/main/scala/Backend/FU.scala 163:77]
    node _SRA_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 163:104]
    node _SRA_T_6 = and(_SRA_T_4, _SRA_T_5) @[src/main/scala/Backend/FU.scala 163:101]
    node SRA = and(_SRA_T_6, io.FU_input.bits.decoded_instruction.SUBTRACT) @[src/main/scala/Backend/FU.scala 163:114]
    node _SLT_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 164:39]
    node _SLT_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 164:65]
    node _SLT_T_2 = or(_SLT_T, _SLT_T_1) @[src/main/scala/Backend/FU.scala 164:46]
    node _SLT_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Backend/FU.scala 164:87]
    node _SLT_T_4 = and(_SLT_T_2, _SLT_T_3) @[src/main/scala/Backend/FU.scala 164:77]
    node _SLT_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 164:104]
    node SLT = and(_SLT_T_4, _SLT_T_5) @[src/main/scala/Backend/FU.scala 164:101]
    node _SLTU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 165:39]
    node _SLTU_T_1 = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 165:65]
    node _SLTU_T_2 = or(_SLTU_T, _SLTU_T_1) @[src/main/scala/Backend/FU.scala 165:46]
    node _SLTU_T_3 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h3)) @[src/main/scala/Backend/FU.scala 165:87]
    node _SLTU_T_4 = and(_SLTU_T_2, _SLTU_T_3) @[src/main/scala/Backend/FU.scala 165:77]
    node _SLTU_T_5 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 165:104]
    node SLTU = and(_SLTU_T_4, _SLTU_T_5) @[src/main/scala/Backend/FU.scala 165:101]
    node _LUI_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hd)) @[src/main/scala/Backend/FU.scala 167:38]
    node _LUI_T_1 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 167:66]
    node LUI = and(_LUI_T, _LUI_T_1) @[src/main/scala/Backend/FU.scala 167:63]
    node _AUIPC_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 168:38]
    node _AUIPC_T_1 = eq(io.FU_input.bits.decoded_instruction.MULTIPLY, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 168:68]
    node AUIPC = and(_AUIPC_T, _AUIPC_T_1) @[src/main/scala/Backend/FU.scala 168:65]
    node _MUL_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 170:39]
    node _MUL_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 170:57]
    node _MUL_T_2 = and(_MUL_T, _MUL_T_1) @[src/main/scala/Backend/FU.scala 170:47]
    node MUL = and(_MUL_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 170:71]
    node _MULH_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 171:39]
    node _MULH_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Backend/FU.scala 171:57]
    node _MULH_T_2 = and(_MULH_T, _MULH_T_1) @[src/main/scala/Backend/FU.scala 171:47]
    node MULH = and(_MULH_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 171:71]
    node _MULHSU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 172:39]
    node _MULHSU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Backend/FU.scala 172:57]
    node _MULHSU_T_2 = and(_MULHSU_T, _MULHSU_T_1) @[src/main/scala/Backend/FU.scala 172:47]
    node MULHSU = and(_MULHSU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 172:71]
    node _MULHU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 173:39]
    node _MULHU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h3)) @[src/main/scala/Backend/FU.scala 173:57]
    node _MULHU_T_2 = and(_MULHU_T, _MULHU_T_1) @[src/main/scala/Backend/FU.scala 173:47]
    node MULHU = and(_MULHU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 173:71]
    node _DIV_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 174:39]
    node _DIV_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Backend/FU.scala 174:57]
    node _DIV_T_2 = and(_DIV_T, _DIV_T_1) @[src/main/scala/Backend/FU.scala 174:47]
    node DIV = and(_DIV_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 174:71]
    node _DIVU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 175:39]
    node _DIVU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Backend/FU.scala 175:57]
    node _DIVU_T_2 = and(_DIVU_T, _DIVU_T_1) @[src/main/scala/Backend/FU.scala 175:47]
    node DIVU = and(_DIVU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 175:71]
    node _REM_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 176:39]
    node _REM_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h6)) @[src/main/scala/Backend/FU.scala 176:57]
    node _REM_T_2 = and(_REM_T, _REM_T_1) @[src/main/scala/Backend/FU.scala 176:47]
    node REM = and(_REM_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 176:71]
    node _REMU_T = eq(io.FU_input.bits.decoded_instruction.instructionType, UInt<4>(0hc)) @[src/main/scala/Backend/FU.scala 177:39]
    node _REMU_T_1 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h7)) @[src/main/scala/Backend/FU.scala 177:57]
    node _REMU_T_2 = and(_REMU_T, _REMU_T_1) @[src/main/scala/Backend/FU.scala 177:47]
    node REMU = and(_REMU_T_2, io.FU_input.bits.decoded_instruction.MULTIPLY) @[src/main/scala/Backend/FU.scala 177:71]
    connect arithmetic_result, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 179:23]
    when ADD : @[src/main/scala/Backend/FU.scala 180:21]
      connect arithmetic_result, add_result @[src/main/scala/Backend/FU.scala 181:29]
    else :
      when SUB : @[src/main/scala/Backend/FU.scala 182:21]
        connect arithmetic_result, sub_result @[src/main/scala/Backend/FU.scala 183:29]
      else :
        when XOR : @[src/main/scala/Backend/FU.scala 184:21]
          connect arithmetic_result, xor_result @[src/main/scala/Backend/FU.scala 185:29]
        else :
          when OR : @[src/main/scala/Backend/FU.scala 186:21]
            connect arithmetic_result, or_result @[src/main/scala/Backend/FU.scala 187:29]
          else :
            when AND : @[src/main/scala/Backend/FU.scala 188:21]
              connect arithmetic_result, and_result @[src/main/scala/Backend/FU.scala 189:29]
            else :
              when SLL : @[src/main/scala/Backend/FU.scala 190:21]
                connect arithmetic_result, sll_result @[src/main/scala/Backend/FU.scala 191:29]
              else :
                when SRL : @[src/main/scala/Backend/FU.scala 192:21]
                  connect arithmetic_result, srl_result @[src/main/scala/Backend/FU.scala 193:29]
                else :
                  when SRA : @[src/main/scala/Backend/FU.scala 194:21]
                    node _arithmetic_result_T = asUInt(sra_result) @[src/main/scala/Backend/FU.scala 195:43]
                    connect arithmetic_result, _arithmetic_result_T @[src/main/scala/Backend/FU.scala 195:29]
                  else :
                    when SLT : @[src/main/scala/Backend/FU.scala 196:21]
                      connect arithmetic_result, slt_result @[src/main/scala/Backend/FU.scala 197:29]
                    else :
                      when SLTU : @[src/main/scala/Backend/FU.scala 198:21]
                        connect arithmetic_result, sltu_result @[src/main/scala/Backend/FU.scala 199:29]
                      else :
                        when LUI : @[src/main/scala/Backend/FU.scala 200:20]
                          connect arithmetic_result, lui_result @[src/main/scala/Backend/FU.scala 201:29]
                        else :
                          when AUIPC : @[src/main/scala/Backend/FU.scala 202:22]
                            connect arithmetic_result, auipc_result @[src/main/scala/Backend/FU.scala 203:29]
    connect io.FU_input.ready, UInt<1>(0h1) @[src/main/scala/Backend/FU.scala 208:29]
    invalidate io.FU_output.bits.branch_taken @[src/main/scala/Backend/FU.scala 211:45]
    invalidate io.FU_output.bits.target_address @[src/main/scala/Backend/FU.scala 212:45]
    connect io.FU_output.bits.branch_valid, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 213:45]
    reg io_FU_output_bits_fetch_PC_REG : UInt, clock @[src/main/scala/Backend/FU.scala 215:55]
    connect io_FU_output_bits_fetch_PC_REG, io.FU_input.bits.fetch_PC @[src/main/scala/Backend/FU.scala 215:55]
    connect io.FU_output.bits.fetch_PC, io_FU_output_bits_fetch_PC_REG @[src/main/scala/Backend/FU.scala 215:45]
    reg io_FU_output_bits_fetch_packet_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 216:55]
    connect io_FU_output_bits_fetch_packet_index_REG, io.FU_input.bits.decoded_instruction.packet_index @[src/main/scala/Backend/FU.scala 216:55]
    connect io.FU_output.bits.fetch_packet_index, io_FU_output_bits_fetch_packet_index_REG @[src/main/scala/Backend/FU.scala 216:45]
    reg io_FU_output_bits_RD_REG : UInt, clock @[src/main/scala/Backend/FU.scala 219:46]
    connect io_FU_output_bits_RD_REG, io.FU_input.bits.decoded_instruction.RD @[src/main/scala/Backend/FU.scala 219:46]
    connect io.FU_output.bits.RD, io_FU_output_bits_RD_REG @[src/main/scala/Backend/FU.scala 219:34]
    reg io_FU_output_bits_RD_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 220:46]
    connect io_FU_output_bits_RD_valid_REG, io.FU_input.bits.decoded_instruction.RD_valid @[src/main/scala/Backend/FU.scala 220:46]
    connect io.FU_output.bits.RD_valid, io_FU_output_bits_RD_valid_REG @[src/main/scala/Backend/FU.scala 220:34]
    connect io.FU_output.bits.RD_data, arithmetic_result @[src/main/scala/Backend/FU.scala 221:34]
    reg io_FU_output_bits_MOB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 224:46]
    connect io_FU_output_bits_MOB_index_REG, io.FU_input.bits.decoded_instruction.MOB_index @[src/main/scala/Backend/FU.scala 224:46]
    connect io.FU_output.bits.MOB_index, io_FU_output_bits_MOB_index_REG @[src/main/scala/Backend/FU.scala 224:34]
    reg io_FU_output_bits_FTQ_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 225:46]
    connect io_FU_output_bits_FTQ_index_REG, io.FU_input.bits.decoded_instruction.FTQ_index @[src/main/scala/Backend/FU.scala 225:46]
    connect io.FU_output.bits.FTQ_index, io_FU_output_bits_FTQ_index_REG @[src/main/scala/Backend/FU.scala 225:34]
    connect io.FU_output.bits.address, UInt<1>(0h0) @[src/main/scala/Backend/FU.scala 226:34]
    invalidate io.FU_output.bits.address @[src/main/scala/Backend/FU.scala 228:43]
    invalidate io.FU_output.bits.memory_type @[src/main/scala/Backend/FU.scala 229:43]
    invalidate io.FU_output.bits.access_width @[src/main/scala/Backend/FU.scala 230:43]
    invalidate io.FU_output.bits.unsigned @[src/main/scala/Backend/FU.scala 231:43]
    invalidate io.FU_output.bits.wr_data @[src/main/scala/Backend/FU.scala 232:43]
    reg io_FU_output_bits_ROB_index_REG : UInt, clock @[src/main/scala/Backend/FU.scala 236:46]
    connect io_FU_output_bits_ROB_index_REG, io.FU_input.bits.decoded_instruction.ROB_index @[src/main/scala/Backend/FU.scala 236:46]
    connect io.FU_output.bits.ROB_index, io_FU_output_bits_ROB_index_REG @[src/main/scala/Backend/FU.scala 236:34]
    node _io_FU_output_valid_T = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Backend/FU.scala 237:68]
    node _io_FU_output_valid_T_1 = and(io.FU_input.valid, _io_FU_output_valid_T) @[src/main/scala/Backend/FU.scala 237:65]
    reg io_FU_output_valid_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 237:46]
    connect io_FU_output_valid_REG, _io_FU_output_valid_T_1 @[src/main/scala/Backend/FU.scala 237:46]
    connect io.FU_output.valid, io_FU_output_valid_REG @[src/main/scala/Backend/FU.scala 237:34]

  module FU_2 : @[src/main/scala/Backend/FU.scala 384:7]
    input clock : Clock @[src/main/scala/Backend/FU.scala 384:7]
    input reset : Reset @[src/main/scala/Backend/FU.scala 384:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Backend/FU.scala 391:16]

    node is_ALU = and(io.FU_input.bits.decoded_instruction.needs_ALU, io.FU_input.valid) @[src/main/scala/Backend/FU.scala 406:66]
    node is_CTRL = and(io.FU_input.bits.decoded_instruction.needs_branch_unit, io.FU_input.valid) @[src/main/scala/Backend/FU.scala 407:74]
    inst ALU of ALU_2 @[src/main/scala/Backend/FU.scala 411:39]
    connect ALU.clock, clock
    connect ALU.reset, reset
    connect ALU.io.FU_input, io.FU_input @[src/main/scala/Backend/FU.scala 415:25]
    connect ALU.io.flush, io.flush @[src/main/scala/Backend/FU.scala 416:25]
    invalidate io.FU_output.bits.fetch_packet_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.FTQ_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.ROB_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.MOB_index @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.wr_data @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.unsigned @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.access_width @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.memory_type @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.address @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.branch_valid @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.target_address @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.branch_taken @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.fetch_PC @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD_valid @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD_data @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.bits.RD @[src/main/scala/Backend/FU.scala 424:18]
    invalidate io.FU_output.valid @[src/main/scala/Backend/FU.scala 424:18]
    reg REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 428:21]
    connect REG, is_ALU @[src/main/scala/Backend/FU.scala 428:21]
    when REG : @[src/main/scala/Backend/FU.scala 428:31]
      connect io.FU_output, ALU.io.FU_output @[src/main/scala/Backend/FU.scala 429:26]
    wire monitor_output : UInt<1> @[src/main/scala/Backend/FU.scala 441:30]
    reg monitor_output_REG : UInt<1>, clock @[src/main/scala/Backend/FU.scala 442:30]
    connect monitor_output_REG, io.FU_input.valid @[src/main/scala/Backend/FU.scala 442:30]
    connect monitor_output, monitor_output_REG @[src/main/scala/Backend/FU.scala 442:20]

  module AGU : @[src/main/scala/Memory/AGU.scala 39:7]
    input clock : Clock @[src/main/scala/Memory/AGU.scala 39:7]
    input reset : Reset @[src/main/scala/Memory/AGU.scala 39:7]
    output io : { flip flush : UInt<1>, flip FU_input : { flip ready : UInt<1>, valid : UInt<1>, bits : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}}, FU_output : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}} @[src/main/scala/Memory/AGU.scala 41:16]

    wire _io_FU_output_bits_WIRE : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>} @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.fetch_packet_index, UInt<2>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.FTQ_index, UInt<4>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.ROB_index, UInt<6>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.wr_data, UInt<32>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.unsigned, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.address, UInt<32>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.branch_valid, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.target_address, UInt<32>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.branch_taken, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.RD_valid, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.RD_data, UInt<32>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect _io_FU_output_bits_WIRE.RD, UInt<7>(0h0) @[src/main/scala/Memory/AGU.scala 52:38]
    connect io.FU_output.bits, _io_FU_output_bits_WIRE @[src/main/scala/Memory/AGU.scala 52:23]
    wire _imm : SInt<32> @[src/main/scala/Memory/AGU.scala 59:40]
    wire imm : UInt<32> @[src/main/scala/Memory/AGU.scala 60:40]
    node _imm_T = asSInt(io.FU_input.bits.decoded_instruction.IMM) @[src/main/scala/Memory/AGU.scala 62:78]
    connect _imm, _imm_T @[src/main/scala/Memory/AGU.scala 62:31]
    node _imm_T_1 = asUInt(_imm) @[src/main/scala/Memory/AGU.scala 63:40]
    connect imm, _imm_T_1 @[src/main/scala/Memory/AGU.scala 63:31]
    node _PC_T = mul(io.FU_input.bits.decoded_instruction.packet_index, UInt<3>(0h4)) @[src/main/scala/Memory/AGU.scala 68:115]
    node _PC_T_1 = add(io.FU_input.bits.fetch_PC, _PC_T) @[src/main/scala/Memory/AGU.scala 68:62]
    node PC = tail(_PC_T_1, 1) @[src/main/scala/Memory/AGU.scala 68:62]
    node _is_load_T = eq(io.FU_input.bits.decoded_instruction.memory_type, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 73:85]
    node is_load = and(_is_load_T, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 73:110]
    node _is_store_T = eq(io.FU_input.bits.decoded_instruction.memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 74:85]
    node is_store = and(_is_store_T, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 74:110]
    node _SB_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Memory/AGU.scala 75:56]
    node _SB_T_1 = and(is_store, _SB_T) @[src/main/scala/Memory/AGU.scala 75:45]
    node SB = and(_SB_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 75:83]
    node _SH_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 76:56]
    node _SH_T_1 = and(is_store, _SH_T) @[src/main/scala/Memory/AGU.scala 76:45]
    node SH = and(_SH_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 76:83]
    node _SW_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 77:56]
    node _SW_T_1 = and(is_store, _SW_T) @[src/main/scala/Memory/AGU.scala 77:45]
    node SW = and(_SW_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 77:83]
    node _LB_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Memory/AGU.scala 79:56]
    node _LB_T_1 = and(is_load, _LB_T) @[src/main/scala/Memory/AGU.scala 79:45]
    node LB = and(_LB_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 79:83]
    node _LH_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 80:56]
    node _LH_T_1 = and(is_load, _LH_T) @[src/main/scala/Memory/AGU.scala 80:45]
    node LH = and(_LH_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 80:83]
    node _LW_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 81:56]
    node _LW_T_1 = and(is_load, _LW_T) @[src/main/scala/Memory/AGU.scala 81:45]
    node LW = and(_LW_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 81:83]
    node _LBU_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h4)) @[src/main/scala/Memory/AGU.scala 83:56]
    node _LBU_T_1 = and(is_load, _LBU_T) @[src/main/scala/Memory/AGU.scala 83:45]
    node LBU = and(_LBU_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 83:83]
    node _LHU_T = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<3>(0h5)) @[src/main/scala/Memory/AGU.scala 84:56]
    node _LHU_T_1 = and(is_load, _LHU_T) @[src/main/scala/Memory/AGU.scala 84:45]
    node LHU = and(_LHU_T_1, io.FU_input.valid) @[src/main/scala/Memory/AGU.scala 84:83]
    wire wr_data : UInt<32> @[src/main/scala/Memory/AGU.scala 89:23]
    connect wr_data, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 91:13]
    when SB : @[src/main/scala/Memory/AGU.scala 92:13]
      node _wr_data_T = and(io.FU_input.bits.RS2_data, UInt<8>(0hff)) @[src/main/scala/Memory/AGU.scala 92:34]
      connect wr_data, _wr_data_T @[src/main/scala/Memory/AGU.scala 92:22]
    when SH : @[src/main/scala/Memory/AGU.scala 93:13]
      node _wr_data_T_1 = and(io.FU_input.bits.RS2_data, UInt<16>(0hffff)) @[src/main/scala/Memory/AGU.scala 93:34]
      connect wr_data, _wr_data_T_1 @[src/main/scala/Memory/AGU.scala 93:22]
    when SW : @[src/main/scala/Memory/AGU.scala 94:13]
      node _wr_data_T_2 = and(io.FU_input.bits.RS2_data, UInt<32>(0hffffffff)) @[src/main/scala/Memory/AGU.scala 94:41]
      connect wr_data, _wr_data_T_2 @[src/main/scala/Memory/AGU.scala 94:22]
    wire memory_type : UInt<2> @[src/main/scala/Memory/AGU.scala 99:31]
    wire access_width : UInt<2> @[src/main/scala/Memory/AGU.scala 100:31]
    wire unsigned : UInt<1> @[src/main/scala/Memory/AGU.scala 101:31]
    wire address : UInt<32> @[src/main/scala/Memory/AGU.scala 102:31]
    when is_load : @[src/main/scala/Memory/AGU.scala 104:18]
      connect memory_type, UInt<1>(0h1) @[src/main/scala/Memory/AGU.scala 105:21]
    else :
      when is_store : @[src/main/scala/Memory/AGU.scala 106:25]
        connect memory_type, UInt<2>(0h2) @[src/main/scala/Memory/AGU.scala 107:21]
      else :
        connect memory_type, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 109:21]
    connect access_width, UInt<1>(0h0) @[src/main/scala/Memory/AGU.scala 112:18]
    node _T = or(SB, LB) @[src/main/scala/Memory/AGU.scala 113:13]
    node _T_1 = or(_T, LBU) @[src/main/scala/Memory/AGU.scala 113:19]
    when _T_1 : @[src/main/scala/Memory/AGU.scala 113:26]
      connect access_width, UInt<1>(0h1) @[src/main/scala/Memory/AGU.scala 114:22]
    else :
      node _T_2 = or(SH, LH) @[src/main/scala/Memory/AGU.scala 115:19]
      node _T_3 = or(_T_2, LHU) @[src/main/scala/Memory/AGU.scala 115:25]
      when _T_3 : @[src/main/scala/Memory/AGU.scala 115:32]
        connect access_width, UInt<2>(0h2) @[src/main/scala/Memory/AGU.scala 116:22]
      else :
        node _T_4 = or(SW, LW) @[src/main/scala/Memory/AGU.scala 117:19]
        when _T_4 : @[src/main/scala/Memory/AGU.scala 117:25]
          connect access_width, UInt<2>(0h3) @[src/main/scala/Memory/AGU.scala 118:22]
    node _unsigned_T = or(LBU, LHU) @[src/main/scala/Memory/AGU.scala 121:28]
    connect unsigned, _unsigned_T @[src/main/scala/Memory/AGU.scala 121:21]
    node _address_T = add(io.FU_input.bits.RS1_data, imm) @[src/main/scala/Memory/AGU.scala 122:33]
    node _address_T_1 = tail(_address_T, 1) @[src/main/scala/Memory/AGU.scala 122:33]
    connect address, _address_T_1 @[src/main/scala/Memory/AGU.scala 122:21]
    node _io_FU_output_valid_T = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Memory/AGU.scala 125:69]
    node _io_FU_output_valid_T_1 = and(io.FU_input.valid, _io_FU_output_valid_T) @[src/main/scala/Memory/AGU.scala 125:66]
    reg io_FU_output_valid_REG : UInt<1>, clock @[src/main/scala/Memory/AGU.scala 125:47]
    connect io_FU_output_valid_REG, _io_FU_output_valid_T_1 @[src/main/scala/Memory/AGU.scala 125:47]
    connect io.FU_output.valid, io_FU_output_valid_REG @[src/main/scala/Memory/AGU.scala 125:37]
    reg io_FU_output_bits_memory_type_REG : UInt<2>, clock @[src/main/scala/Memory/AGU.scala 126:47]
    connect io_FU_output_bits_memory_type_REG, memory_type @[src/main/scala/Memory/AGU.scala 126:47]
    connect io.FU_output.bits.memory_type, io_FU_output_bits_memory_type_REG @[src/main/scala/Memory/AGU.scala 126:37]
    reg io_FU_output_bits_RD_REG : UInt, clock @[src/main/scala/Memory/AGU.scala 127:47]
    connect io_FU_output_bits_RD_REG, io.FU_input.bits.decoded_instruction.RD @[src/main/scala/Memory/AGU.scala 127:47]
    connect io.FU_output.bits.RD, io_FU_output_bits_RD_REG @[src/main/scala/Memory/AGU.scala 127:37]
    reg io_FU_output_bits_access_width_REG : UInt<2>, clock @[src/main/scala/Memory/AGU.scala 128:47]
    connect io_FU_output_bits_access_width_REG, access_width @[src/main/scala/Memory/AGU.scala 128:47]
    connect io.FU_output.bits.access_width, io_FU_output_bits_access_width_REG @[src/main/scala/Memory/AGU.scala 128:37]
    reg io_FU_output_bits_unsigned_REG : UInt<1>, clock @[src/main/scala/Memory/AGU.scala 129:47]
    connect io_FU_output_bits_unsigned_REG, unsigned @[src/main/scala/Memory/AGU.scala 129:47]
    connect io.FU_output.bits.unsigned, io_FU_output_bits_unsigned_REG @[src/main/scala/Memory/AGU.scala 129:37]
    reg io_FU_output_bits_address_REG : UInt, clock @[src/main/scala/Memory/AGU.scala 130:47]
    connect io_FU_output_bits_address_REG, address @[src/main/scala/Memory/AGU.scala 130:47]
    connect io.FU_output.bits.address, io_FU_output_bits_address_REG @[src/main/scala/Memory/AGU.scala 130:37]
    reg io_FU_output_bits_wr_data_REG : UInt, clock @[src/main/scala/Memory/AGU.scala 131:47]
    connect io_FU_output_bits_wr_data_REG, wr_data @[src/main/scala/Memory/AGU.scala 131:47]
    connect io.FU_output.bits.wr_data, io_FU_output_bits_wr_data_REG @[src/main/scala/Memory/AGU.scala 131:37]
    connect io.FU_input.ready, UInt<1>(0h1) @[src/main/scala/Memory/AGU.scala 136:37]
    reg test : UInt<1>, clock @[src/main/scala/Memory/AGU.scala 143:23]
    connect test, io.flush @[src/main/scala/Memory/AGU.scala 143:23]
    node _T_5 = eq(io.flush, UInt<1>(0h0)) @[src/main/scala/Memory/AGU.scala 147:56]
    node _T_6 = and(io.FU_input.valid, _T_5) @[src/main/scala/Memory/AGU.scala 147:53]
    node delay = intrinsic(circt_ltl_delay<delay = 1, length = 0> : UInt<1>, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 149:48]
    node concat = intrinsic(circt_ltl_concat : UInt<1>, _T_6, delay) @[src/main/scala/Memory/AGU.scala 149:48]
    node implication = intrinsic(circt_ltl_implication : UInt<1>, concat, io.FU_output.valid) @[src/main/scala/Memory/AGU.scala 149:48]
    node _T_7 = eq(io.FU_output.valid, UInt<1>(0h0)) @[src/main/scala/Memory/AGU.scala 152:39]
    node delay_1 = intrinsic(circt_ltl_delay<delay = 1, length = 0> : UInt<1>, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 153:44]
    node concat_1 = intrinsic(circt_ltl_concat : UInt<1>, io.flush, delay_1) @[src/main/scala/Memory/AGU.scala 153:44]
    node implication_1 = intrinsic(circt_ltl_implication : UInt<1>, concat_1, _T_7) @[src/main/scala/Memory/AGU.scala 153:44]
    node _T_8 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Memory/AGU.scala 157:101]
    node _T_9 = and(io.FU_input.valid, _T_8) @[src/main/scala/Memory/AGU.scala 157:53]
    node _T_10 = eq(io.FU_input.bits.decoded_instruction.memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 157:168]
    node _T_11 = and(_T_9, _T_10) @[src/main/scala/Memory/AGU.scala 157:115]
    node _T_12 = leq(io.FU_output.bits.wr_data, UInt<8>(0hff)) @[src/main/scala/Memory/AGU.scala 158:70]
    node delay_2 = intrinsic(circt_ltl_delay<delay = 1, length = 0> : UInt<1>, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 159:41]
    node concat_2 = intrinsic(circt_ltl_concat : UInt<1>, _T_11, delay_2) @[src/main/scala/Memory/AGU.scala 159:41]
    node implication_2 = intrinsic(circt_ltl_implication : UInt<1>, concat_2, _T_12) @[src/main/scala/Memory/AGU.scala 159:41]
    node _T_13 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h0)) @[src/main/scala/Memory/AGU.scala 163:54]
    node _T_14 = and(io.FU_input.valid, _T_13) @[src/main/scala/Memory/AGU.scala 162:27]
    node _T_15 = eq(io.FU_input.bits.decoded_instruction.memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 164:59]
    node _T_16 = and(_T_14, _T_15) @[src/main/scala/Memory/AGU.scala 163:66]
    node _T_17 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 163:54]
    node _T_18 = and(io.FU_input.valid, _T_17) @[src/main/scala/Memory/AGU.scala 162:27]
    node _T_19 = eq(io.FU_input.bits.decoded_instruction.memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 164:59]
    node _T_20 = and(_T_18, _T_19) @[src/main/scala/Memory/AGU.scala 163:66]
    node _T_21 = eq(io.FU_input.bits.decoded_instruction.FUNCT3, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 163:54]
    node _T_22 = and(io.FU_input.valid, _T_21) @[src/main/scala/Memory/AGU.scala 162:27]
    node _T_23 = eq(io.FU_input.bits.decoded_instruction.memory_type, UInt<2>(0h2)) @[src/main/scala/Memory/AGU.scala 164:59]
    node _T_24 = and(_T_22, _T_23) @[src/main/scala/Memory/AGU.scala 163:66]
    node _T_25 = leq(io.FU_output.bits.wr_data, UInt<8>(0hff)) @[src/main/scala/Memory/AGU.scala 173:67]
    node _T_26 = leq(io.FU_output.bits.wr_data, UInt<16>(0hffff)) @[src/main/scala/Memory/AGU.scala 174:69]
    node _T_27 = leq(io.FU_output.bits.wr_data, UInt<32>(0hffffffff)) @[src/main/scala/Memory/AGU.scala 175:73]
    node delay_3 = intrinsic(circt_ltl_delay<delay = 1, length = 0> : UInt<1>, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 178:38]
    node concat_3 = intrinsic(circt_ltl_concat : UInt<1>, _T_16, delay_3) @[src/main/scala/Memory/AGU.scala 178:38]
    node implication_3 = intrinsic(circt_ltl_implication : UInt<1>, concat_3, _T_25) @[src/main/scala/Memory/AGU.scala 178:38]
    node delay_4 = intrinsic(circt_ltl_delay<delay = 1, length = 0> : UInt<1>, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 179:38]
    node concat_4 = intrinsic(circt_ltl_concat : UInt<1>, _T_20, delay_4) @[src/main/scala/Memory/AGU.scala 179:38]
    node implication_4 = intrinsic(circt_ltl_implication : UInt<1>, concat_4, _T_26) @[src/main/scala/Memory/AGU.scala 179:38]
    node delay_5 = intrinsic(circt_ltl_delay<delay = 1, length = 0> : UInt<1>, UInt<1>(0h1)) @[src/main/scala/Memory/AGU.scala 180:38]
    node concat_5 = intrinsic(circt_ltl_concat : UInt<1>, _T_24, delay_5) @[src/main/scala/Memory/AGU.scala 180:38]
    node implication_5 = intrinsic(circt_ltl_implication : UInt<1>, concat_5, _T_27) @[src/main/scala/Memory/AGU.scala 180:38]
    node has_been_reset = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable = eq(has_been_reset, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_1 = intrinsic(circt_ltl_disable : UInt<1>, implication_1, disable) @[src/main/scala/Memory/AGU.scala 185:19]
    node clock_1 = intrinsic(circt_ltl_clock : UInt<1>, disable_1, clock) @[src/main/scala/Memory/AGU.scala 185:19]
    intrinsic(circt_verif_assert, clock_1) @[src/main/scala/Memory/AGU.scala 185:19]
    node has_been_reset_1 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_2 = eq(has_been_reset_1, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_3 = intrinsic(circt_ltl_disable : UInt<1>, implication, disable_2) @[src/main/scala/Memory/AGU.scala 186:19]
    node clock_2 = intrinsic(circt_ltl_clock : UInt<1>, disable_3, clock) @[src/main/scala/Memory/AGU.scala 186:19]
    intrinsic(circt_verif_assert, clock_2) @[src/main/scala/Memory/AGU.scala 186:19]
    node has_been_reset_2 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_4 = eq(has_been_reset_2, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_5 = intrinsic(circt_ltl_disable : UInt<1>, implication_3, disable_4) @[src/main/scala/Memory/AGU.scala 187:19]
    node clock_3 = intrinsic(circt_ltl_clock : UInt<1>, disable_5, clock) @[src/main/scala/Memory/AGU.scala 187:19]
    intrinsic(circt_verif_assert, clock_3) @[src/main/scala/Memory/AGU.scala 187:19]
    node has_been_reset_3 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_6 = eq(has_been_reset_3, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_7 = intrinsic(circt_ltl_disable : UInt<1>, implication_4, disable_6) @[src/main/scala/Memory/AGU.scala 188:19]
    node clock_4 = intrinsic(circt_ltl_clock : UInt<1>, disable_7, clock) @[src/main/scala/Memory/AGU.scala 188:19]
    intrinsic(circt_verif_assert, clock_4) @[src/main/scala/Memory/AGU.scala 188:19]
    node has_been_reset_4 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_8 = eq(has_been_reset_4, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_9 = intrinsic(circt_ltl_disable : UInt<1>, implication_5, disable_8) @[src/main/scala/Memory/AGU.scala 189:19]
    node clock_5 = intrinsic(circt_ltl_clock : UInt<1>, disable_9, clock) @[src/main/scala/Memory/AGU.scala 189:19]
    intrinsic(circt_verif_assert, clock_5) @[src/main/scala/Memory/AGU.scala 189:19]

  module backend : @[src/main/scala/Backend/backend.scala 47:7]
    input clock : Clock @[src/main/scala/Backend/backend.scala 47:7]
    input reset : Reset @[src/main/scala/Backend/backend.scala 47:7]
    output io : { flip flush : UInt<1>, flip backend_memory_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}, backend_memory_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, PC_file_exec_addr : UInt<6>, flip PC_file_exec_data : UInt<32>, flip fetch_PC : UInt<32>, flip backend_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, MEMRS_ready : UInt<1>[4], INTRS_ready : UInt<1>[4], MOB_ready : UInt<1>[4], FU_outputs : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}[4]} @[src/main/scala/Backend/backend.scala 51:16]

    inst INT_RS of RS @[src/main/scala/Backend/backend.scala 83:27]
    connect INT_RS.clock, clock
    connect INT_RS.reset, reset
    inst MEM_RS of MEMRS @[src/main/scala/Backend/backend.scala 84:27]
    connect MEM_RS.clock, clock
    connect MEM_RS.reset, reset
    inst MOB of MOB @[src/main/scala/Backend/backend.scala 90:24]
    connect MOB.clock, clock
    connect MOB.reset, reset
    connect INT_RS.io.commit, io.commit @[src/main/scala/Backend/backend.scala 96:22]
    connect INT_RS.io.backend_packet[0].bits.access_width, io.backend_packet.bits.decoded_instruction[0].access_width @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.memory_type, io.backend_packet.bits.decoded_instruction[0].memory_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[0].IS_IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[0].MULTIPLY @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[0].SUBTRACT @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[0].needs_CSRs @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[0].needs_branch_unit @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[0].needs_ALU @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.RS_type, io.backend_packet.bits.decoded_instruction[0].RS_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.portID, io.backend_packet.bits.decoded_instruction[0].portID @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.instructionType, io.backend_packet.bits.decoded_instruction[0].instructionType @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[0].FTQ_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.MOB_index, io.backend_packet.bits.decoded_instruction[0].MOB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.ROB_index, io.backend_packet.bits.decoded_instruction[0].ROB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.packet_index, io.backend_packet.bits.decoded_instruction[0].packet_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[0].FUNCT3 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.IMM, io.backend_packet.bits.decoded_instruction[0].IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[0].RS2_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.RS2, io.backend_packet.bits.decoded_instruction[0].RS2 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[0].RS1_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.RS1, io.backend_packet.bits.decoded_instruction[0].RS1 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.RD_valid, io.backend_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.RD, io.backend_packet.bits.decoded_instruction[0].RD @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[0].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[0].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[0].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 98:46]
    node _INT_RS_io_backend_packet_0_valid_T = eq(io.backend_packet.bits.decoded_instruction[0].RS_type, UInt<1>(0h0)) @[src/main/scala/Backend/backend.scala 99:104]
    node _INT_RS_io_backend_packet_0_valid_T_1 = and(_INT_RS_io_backend_packet_0_valid_T, io.backend_packet.bits.valid_bits[0]) @[src/main/scala/Backend/backend.scala 99:122]
    node _INT_RS_io_backend_packet_0_valid_T_2 = and(_INT_RS_io_backend_packet_0_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 99:162]
    connect INT_RS.io.backend_packet[0].valid, _INT_RS_io_backend_packet_0_valid_T_2 @[src/main/scala/Backend/backend.scala 99:46]
    connect INT_RS.io.backend_packet[1].bits.access_width, io.backend_packet.bits.decoded_instruction[1].access_width @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.memory_type, io.backend_packet.bits.decoded_instruction[1].memory_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[1].IS_IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[1].MULTIPLY @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[1].SUBTRACT @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[1].needs_CSRs @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[1].needs_branch_unit @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[1].needs_ALU @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.RS_type, io.backend_packet.bits.decoded_instruction[1].RS_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.portID, io.backend_packet.bits.decoded_instruction[1].portID @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.instructionType, io.backend_packet.bits.decoded_instruction[1].instructionType @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[1].FTQ_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.MOB_index, io.backend_packet.bits.decoded_instruction[1].MOB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.ROB_index, io.backend_packet.bits.decoded_instruction[1].ROB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.packet_index, io.backend_packet.bits.decoded_instruction[1].packet_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[1].FUNCT3 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.IMM, io.backend_packet.bits.decoded_instruction[1].IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[1].RS2_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.RS2, io.backend_packet.bits.decoded_instruction[1].RS2 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[1].RS1_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.RS1, io.backend_packet.bits.decoded_instruction[1].RS1 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.RD_valid, io.backend_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.RD, io.backend_packet.bits.decoded_instruction[1].RD @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[1].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[1].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[1].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 98:46]
    node _INT_RS_io_backend_packet_1_valid_T = eq(io.backend_packet.bits.decoded_instruction[1].RS_type, UInt<1>(0h0)) @[src/main/scala/Backend/backend.scala 99:104]
    node _INT_RS_io_backend_packet_1_valid_T_1 = and(_INT_RS_io_backend_packet_1_valid_T, io.backend_packet.bits.valid_bits[1]) @[src/main/scala/Backend/backend.scala 99:122]
    node _INT_RS_io_backend_packet_1_valid_T_2 = and(_INT_RS_io_backend_packet_1_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 99:162]
    connect INT_RS.io.backend_packet[1].valid, _INT_RS_io_backend_packet_1_valid_T_2 @[src/main/scala/Backend/backend.scala 99:46]
    connect INT_RS.io.backend_packet[2].bits.access_width, io.backend_packet.bits.decoded_instruction[2].access_width @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.memory_type, io.backend_packet.bits.decoded_instruction[2].memory_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[2].IS_IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[2].MULTIPLY @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[2].SUBTRACT @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[2].needs_CSRs @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[2].needs_branch_unit @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[2].needs_ALU @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.RS_type, io.backend_packet.bits.decoded_instruction[2].RS_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.portID, io.backend_packet.bits.decoded_instruction[2].portID @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.instructionType, io.backend_packet.bits.decoded_instruction[2].instructionType @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[2].FTQ_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.MOB_index, io.backend_packet.bits.decoded_instruction[2].MOB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.ROB_index, io.backend_packet.bits.decoded_instruction[2].ROB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.packet_index, io.backend_packet.bits.decoded_instruction[2].packet_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[2].FUNCT3 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.IMM, io.backend_packet.bits.decoded_instruction[2].IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[2].RS2_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.RS2, io.backend_packet.bits.decoded_instruction[2].RS2 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[2].RS1_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.RS1, io.backend_packet.bits.decoded_instruction[2].RS1 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.RD_valid, io.backend_packet.bits.decoded_instruction[2].RD_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.RD, io.backend_packet.bits.decoded_instruction[2].RD @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[2].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[2].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[2].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 98:46]
    node _INT_RS_io_backend_packet_2_valid_T = eq(io.backend_packet.bits.decoded_instruction[2].RS_type, UInt<1>(0h0)) @[src/main/scala/Backend/backend.scala 99:104]
    node _INT_RS_io_backend_packet_2_valid_T_1 = and(_INT_RS_io_backend_packet_2_valid_T, io.backend_packet.bits.valid_bits[2]) @[src/main/scala/Backend/backend.scala 99:122]
    node _INT_RS_io_backend_packet_2_valid_T_2 = and(_INT_RS_io_backend_packet_2_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 99:162]
    connect INT_RS.io.backend_packet[2].valid, _INT_RS_io_backend_packet_2_valid_T_2 @[src/main/scala/Backend/backend.scala 99:46]
    connect INT_RS.io.backend_packet[3].bits.access_width, io.backend_packet.bits.decoded_instruction[3].access_width @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.memory_type, io.backend_packet.bits.decoded_instruction[3].memory_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[3].IS_IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[3].MULTIPLY @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[3].SUBTRACT @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[3].needs_CSRs @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[3].needs_branch_unit @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[3].needs_ALU @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.RS_type, io.backend_packet.bits.decoded_instruction[3].RS_type @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.portID, io.backend_packet.bits.decoded_instruction[3].portID @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.instructionType, io.backend_packet.bits.decoded_instruction[3].instructionType @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[3].FTQ_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.MOB_index, io.backend_packet.bits.decoded_instruction[3].MOB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.ROB_index, io.backend_packet.bits.decoded_instruction[3].ROB_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.packet_index, io.backend_packet.bits.decoded_instruction[3].packet_index @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[3].FUNCT3 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.IMM, io.backend_packet.bits.decoded_instruction[3].IMM @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[3].RS2_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.RS2, io.backend_packet.bits.decoded_instruction[3].RS2 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[3].RS1_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.RS1, io.backend_packet.bits.decoded_instruction[3].RS1 @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.RD_valid, io.backend_packet.bits.decoded_instruction[3].RD_valid @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.RD, io.backend_packet.bits.decoded_instruction[3].RD @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[3].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 98:46]
    connect INT_RS.io.backend_packet[3].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[3].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 98:46]
    node _INT_RS_io_backend_packet_3_valid_T = eq(io.backend_packet.bits.decoded_instruction[3].RS_type, UInt<1>(0h0)) @[src/main/scala/Backend/backend.scala 99:104]
    node _INT_RS_io_backend_packet_3_valid_T_1 = and(_INT_RS_io_backend_packet_3_valid_T, io.backend_packet.bits.valid_bits[3]) @[src/main/scala/Backend/backend.scala 99:122]
    node _INT_RS_io_backend_packet_3_valid_T_2 = and(_INT_RS_io_backend_packet_3_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 99:162]
    connect INT_RS.io.backend_packet[3].valid, _INT_RS_io_backend_packet_3_valid_T_2 @[src/main/scala/Backend/backend.scala 99:46]
    connect MEM_RS.io.commit, io.commit @[src/main/scala/Backend/backend.scala 105:22]
    connect MEM_RS.io.backend_packet[0].bits.access_width, io.backend_packet.bits.decoded_instruction[0].access_width @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.memory_type, io.backend_packet.bits.decoded_instruction[0].memory_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[0].IS_IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[0].MULTIPLY @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[0].SUBTRACT @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[0].needs_CSRs @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[0].needs_branch_unit @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[0].needs_ALU @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.RS_type, io.backend_packet.bits.decoded_instruction[0].RS_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.portID, io.backend_packet.bits.decoded_instruction[0].portID @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.instructionType, io.backend_packet.bits.decoded_instruction[0].instructionType @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[0].FTQ_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.MOB_index, io.backend_packet.bits.decoded_instruction[0].MOB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.ROB_index, io.backend_packet.bits.decoded_instruction[0].ROB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.packet_index, io.backend_packet.bits.decoded_instruction[0].packet_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[0].FUNCT3 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.IMM, io.backend_packet.bits.decoded_instruction[0].IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[0].RS2_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.RS2, io.backend_packet.bits.decoded_instruction[0].RS2 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[0].RS1_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.RS1, io.backend_packet.bits.decoded_instruction[0].RS1 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.RD_valid, io.backend_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.RD, io.backend_packet.bits.decoded_instruction[0].RD @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[0].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[0].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[0].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 107:46]
    node _MEM_RS_io_backend_packet_0_valid_T = eq(io.backend_packet.bits.decoded_instruction[0].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 108:104]
    node _MEM_RS_io_backend_packet_0_valid_T_1 = and(_MEM_RS_io_backend_packet_0_valid_T, io.backend_packet.bits.valid_bits[0]) @[src/main/scala/Backend/backend.scala 108:123]
    node _MEM_RS_io_backend_packet_0_valid_T_2 = and(_MEM_RS_io_backend_packet_0_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 108:163]
    connect MEM_RS.io.backend_packet[0].valid, _MEM_RS_io_backend_packet_0_valid_T_2 @[src/main/scala/Backend/backend.scala 108:46]
    connect MEM_RS.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 109:28]
    connect MEM_RS.io.backend_packet[1].bits.access_width, io.backend_packet.bits.decoded_instruction[1].access_width @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.memory_type, io.backend_packet.bits.decoded_instruction[1].memory_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[1].IS_IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[1].MULTIPLY @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[1].SUBTRACT @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[1].needs_CSRs @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[1].needs_branch_unit @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[1].needs_ALU @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.RS_type, io.backend_packet.bits.decoded_instruction[1].RS_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.portID, io.backend_packet.bits.decoded_instruction[1].portID @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.instructionType, io.backend_packet.bits.decoded_instruction[1].instructionType @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[1].FTQ_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.MOB_index, io.backend_packet.bits.decoded_instruction[1].MOB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.ROB_index, io.backend_packet.bits.decoded_instruction[1].ROB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.packet_index, io.backend_packet.bits.decoded_instruction[1].packet_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[1].FUNCT3 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.IMM, io.backend_packet.bits.decoded_instruction[1].IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[1].RS2_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.RS2, io.backend_packet.bits.decoded_instruction[1].RS2 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[1].RS1_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.RS1, io.backend_packet.bits.decoded_instruction[1].RS1 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.RD_valid, io.backend_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.RD, io.backend_packet.bits.decoded_instruction[1].RD @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[1].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[1].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[1].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 107:46]
    node _MEM_RS_io_backend_packet_1_valid_T = eq(io.backend_packet.bits.decoded_instruction[1].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 108:104]
    node _MEM_RS_io_backend_packet_1_valid_T_1 = and(_MEM_RS_io_backend_packet_1_valid_T, io.backend_packet.bits.valid_bits[1]) @[src/main/scala/Backend/backend.scala 108:123]
    node _MEM_RS_io_backend_packet_1_valid_T_2 = and(_MEM_RS_io_backend_packet_1_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 108:163]
    connect MEM_RS.io.backend_packet[1].valid, _MEM_RS_io_backend_packet_1_valid_T_2 @[src/main/scala/Backend/backend.scala 108:46]
    connect MEM_RS.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 109:28]
    connect MEM_RS.io.backend_packet[2].bits.access_width, io.backend_packet.bits.decoded_instruction[2].access_width @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.memory_type, io.backend_packet.bits.decoded_instruction[2].memory_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[2].IS_IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[2].MULTIPLY @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[2].SUBTRACT @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[2].needs_CSRs @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[2].needs_branch_unit @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[2].needs_ALU @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.RS_type, io.backend_packet.bits.decoded_instruction[2].RS_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.portID, io.backend_packet.bits.decoded_instruction[2].portID @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.instructionType, io.backend_packet.bits.decoded_instruction[2].instructionType @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[2].FTQ_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.MOB_index, io.backend_packet.bits.decoded_instruction[2].MOB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.ROB_index, io.backend_packet.bits.decoded_instruction[2].ROB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.packet_index, io.backend_packet.bits.decoded_instruction[2].packet_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[2].FUNCT3 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.IMM, io.backend_packet.bits.decoded_instruction[2].IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[2].RS2_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.RS2, io.backend_packet.bits.decoded_instruction[2].RS2 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[2].RS1_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.RS1, io.backend_packet.bits.decoded_instruction[2].RS1 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.RD_valid, io.backend_packet.bits.decoded_instruction[2].RD_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.RD, io.backend_packet.bits.decoded_instruction[2].RD @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[2].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[2].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[2].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 107:46]
    node _MEM_RS_io_backend_packet_2_valid_T = eq(io.backend_packet.bits.decoded_instruction[2].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 108:104]
    node _MEM_RS_io_backend_packet_2_valid_T_1 = and(_MEM_RS_io_backend_packet_2_valid_T, io.backend_packet.bits.valid_bits[2]) @[src/main/scala/Backend/backend.scala 108:123]
    node _MEM_RS_io_backend_packet_2_valid_T_2 = and(_MEM_RS_io_backend_packet_2_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 108:163]
    connect MEM_RS.io.backend_packet[2].valid, _MEM_RS_io_backend_packet_2_valid_T_2 @[src/main/scala/Backend/backend.scala 108:46]
    connect MEM_RS.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 109:28]
    connect MEM_RS.io.backend_packet[3].bits.access_width, io.backend_packet.bits.decoded_instruction[3].access_width @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.memory_type, io.backend_packet.bits.decoded_instruction[3].memory_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[3].IS_IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[3].MULTIPLY @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[3].SUBTRACT @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[3].needs_CSRs @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[3].needs_branch_unit @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[3].needs_ALU @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.RS_type, io.backend_packet.bits.decoded_instruction[3].RS_type @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.portID, io.backend_packet.bits.decoded_instruction[3].portID @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.instructionType, io.backend_packet.bits.decoded_instruction[3].instructionType @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[3].FTQ_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.MOB_index, io.backend_packet.bits.decoded_instruction[3].MOB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.ROB_index, io.backend_packet.bits.decoded_instruction[3].ROB_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.packet_index, io.backend_packet.bits.decoded_instruction[3].packet_index @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[3].FUNCT3 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.IMM, io.backend_packet.bits.decoded_instruction[3].IMM @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[3].RS2_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.RS2, io.backend_packet.bits.decoded_instruction[3].RS2 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[3].RS1_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.RS1, io.backend_packet.bits.decoded_instruction[3].RS1 @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.RD_valid, io.backend_packet.bits.decoded_instruction[3].RD_valid @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.RD, io.backend_packet.bits.decoded_instruction[3].RD @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[3].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 107:46]
    connect MEM_RS.io.backend_packet[3].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[3].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 107:46]
    node _MEM_RS_io_backend_packet_3_valid_T = eq(io.backend_packet.bits.decoded_instruction[3].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 108:104]
    node _MEM_RS_io_backend_packet_3_valid_T_1 = and(_MEM_RS_io_backend_packet_3_valid_T, io.backend_packet.bits.valid_bits[3]) @[src/main/scala/Backend/backend.scala 108:123]
    node _MEM_RS_io_backend_packet_3_valid_T_2 = and(_MEM_RS_io_backend_packet_3_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 108:163]
    connect MEM_RS.io.backend_packet[3].valid, _MEM_RS_io_backend_packet_3_valid_T_2 @[src/main/scala/Backend/backend.scala 108:46]
    connect MEM_RS.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 109:28]
    connect MOB.io.commit, io.commit @[src/main/scala/Backend/backend.scala 113:19]
    connect MOB.io.reserve[0].bits.access_width, io.backend_packet.bits.decoded_instruction[0].access_width @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.memory_type, io.backend_packet.bits.decoded_instruction[0].memory_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[0].IS_IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[0].MULTIPLY @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[0].SUBTRACT @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[0].needs_CSRs @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[0].needs_branch_unit @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[0].needs_ALU @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.RS_type, io.backend_packet.bits.decoded_instruction[0].RS_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.portID, io.backend_packet.bits.decoded_instruction[0].portID @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.instructionType, io.backend_packet.bits.decoded_instruction[0].instructionType @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[0].FTQ_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.MOB_index, io.backend_packet.bits.decoded_instruction[0].MOB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.ROB_index, io.backend_packet.bits.decoded_instruction[0].ROB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.packet_index, io.backend_packet.bits.decoded_instruction[0].packet_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[0].FUNCT3 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.IMM, io.backend_packet.bits.decoded_instruction[0].IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[0].RS2_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.RS2, io.backend_packet.bits.decoded_instruction[0].RS2 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[0].RS1_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.RS1, io.backend_packet.bits.decoded_instruction[0].RS1 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.RD_valid, io.backend_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.RD, io.backend_packet.bits.decoded_instruction[0].RD @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[0].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[0].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[0].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 115:36]
    node _MOB_io_reserve_0_valid_T = eq(io.backend_packet.bits.decoded_instruction[0].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 116:94]
    node _MOB_io_reserve_0_valid_T_1 = and(_MOB_io_reserve_0_valid_T, io.backend_packet.bits.valid_bits[0]) @[src/main/scala/Backend/backend.scala 116:113]
    node _MOB_io_reserve_0_valid_T_2 = and(_MOB_io_reserve_0_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 116:153]
    connect MOB.io.reserve[0].valid, _MOB_io_reserve_0_valid_T_2 @[src/main/scala/Backend/backend.scala 116:36]
    connect MOB.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 117:25]
    connect MOB.io.reserve[1].bits.access_width, io.backend_packet.bits.decoded_instruction[1].access_width @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.memory_type, io.backend_packet.bits.decoded_instruction[1].memory_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[1].IS_IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[1].MULTIPLY @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[1].SUBTRACT @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[1].needs_CSRs @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[1].needs_branch_unit @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[1].needs_ALU @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.RS_type, io.backend_packet.bits.decoded_instruction[1].RS_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.portID, io.backend_packet.bits.decoded_instruction[1].portID @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.instructionType, io.backend_packet.bits.decoded_instruction[1].instructionType @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[1].FTQ_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.MOB_index, io.backend_packet.bits.decoded_instruction[1].MOB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.ROB_index, io.backend_packet.bits.decoded_instruction[1].ROB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.packet_index, io.backend_packet.bits.decoded_instruction[1].packet_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[1].FUNCT3 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.IMM, io.backend_packet.bits.decoded_instruction[1].IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[1].RS2_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.RS2, io.backend_packet.bits.decoded_instruction[1].RS2 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[1].RS1_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.RS1, io.backend_packet.bits.decoded_instruction[1].RS1 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.RD_valid, io.backend_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.RD, io.backend_packet.bits.decoded_instruction[1].RD @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[1].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[1].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[1].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 115:36]
    node _MOB_io_reserve_1_valid_T = eq(io.backend_packet.bits.decoded_instruction[1].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 116:94]
    node _MOB_io_reserve_1_valid_T_1 = and(_MOB_io_reserve_1_valid_T, io.backend_packet.bits.valid_bits[1]) @[src/main/scala/Backend/backend.scala 116:113]
    node _MOB_io_reserve_1_valid_T_2 = and(_MOB_io_reserve_1_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 116:153]
    connect MOB.io.reserve[1].valid, _MOB_io_reserve_1_valid_T_2 @[src/main/scala/Backend/backend.scala 116:36]
    connect MOB.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 117:25]
    connect MOB.io.reserve[2].bits.access_width, io.backend_packet.bits.decoded_instruction[2].access_width @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.memory_type, io.backend_packet.bits.decoded_instruction[2].memory_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[2].IS_IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[2].MULTIPLY @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[2].SUBTRACT @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[2].needs_CSRs @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[2].needs_branch_unit @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[2].needs_ALU @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.RS_type, io.backend_packet.bits.decoded_instruction[2].RS_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.portID, io.backend_packet.bits.decoded_instruction[2].portID @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.instructionType, io.backend_packet.bits.decoded_instruction[2].instructionType @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[2].FTQ_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.MOB_index, io.backend_packet.bits.decoded_instruction[2].MOB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.ROB_index, io.backend_packet.bits.decoded_instruction[2].ROB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.packet_index, io.backend_packet.bits.decoded_instruction[2].packet_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[2].FUNCT3 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.IMM, io.backend_packet.bits.decoded_instruction[2].IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[2].RS2_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.RS2, io.backend_packet.bits.decoded_instruction[2].RS2 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[2].RS1_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.RS1, io.backend_packet.bits.decoded_instruction[2].RS1 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.RD_valid, io.backend_packet.bits.decoded_instruction[2].RD_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.RD, io.backend_packet.bits.decoded_instruction[2].RD @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[2].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[2].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[2].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 115:36]
    node _MOB_io_reserve_2_valid_T = eq(io.backend_packet.bits.decoded_instruction[2].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 116:94]
    node _MOB_io_reserve_2_valid_T_1 = and(_MOB_io_reserve_2_valid_T, io.backend_packet.bits.valid_bits[2]) @[src/main/scala/Backend/backend.scala 116:113]
    node _MOB_io_reserve_2_valid_T_2 = and(_MOB_io_reserve_2_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 116:153]
    connect MOB.io.reserve[2].valid, _MOB_io_reserve_2_valid_T_2 @[src/main/scala/Backend/backend.scala 116:36]
    connect MOB.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 117:25]
    connect MOB.io.reserve[3].bits.access_width, io.backend_packet.bits.decoded_instruction[3].access_width @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.memory_type, io.backend_packet.bits.decoded_instruction[3].memory_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.IS_IMM, io.backend_packet.bits.decoded_instruction[3].IS_IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.MULTIPLY, io.backend_packet.bits.decoded_instruction[3].MULTIPLY @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.SUBTRACT, io.backend_packet.bits.decoded_instruction[3].SUBTRACT @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.needs_CSRs, io.backend_packet.bits.decoded_instruction[3].needs_CSRs @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.needs_branch_unit, io.backend_packet.bits.decoded_instruction[3].needs_branch_unit @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.needs_ALU, io.backend_packet.bits.decoded_instruction[3].needs_ALU @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.RS_type, io.backend_packet.bits.decoded_instruction[3].RS_type @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.portID, io.backend_packet.bits.decoded_instruction[3].portID @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.instructionType, io.backend_packet.bits.decoded_instruction[3].instructionType @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.FTQ_index, io.backend_packet.bits.decoded_instruction[3].FTQ_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.MOB_index, io.backend_packet.bits.decoded_instruction[3].MOB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.ROB_index, io.backend_packet.bits.decoded_instruction[3].ROB_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.packet_index, io.backend_packet.bits.decoded_instruction[3].packet_index @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.FUNCT3, io.backend_packet.bits.decoded_instruction[3].FUNCT3 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.IMM, io.backend_packet.bits.decoded_instruction[3].IMM @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.RS2_valid, io.backend_packet.bits.decoded_instruction[3].RS2_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.RS2, io.backend_packet.bits.decoded_instruction[3].RS2 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.RS1_valid, io.backend_packet.bits.decoded_instruction[3].RS1_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.RS1, io.backend_packet.bits.decoded_instruction[3].RS1 @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.RD_valid, io.backend_packet.bits.decoded_instruction[3].RD_valid @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.RD, io.backend_packet.bits.decoded_instruction[3].RD @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.ready_bits.RS2_ready, io.backend_packet.bits.decoded_instruction[3].ready_bits.RS2_ready @[src/main/scala/Backend/backend.scala 115:36]
    connect MOB.io.reserve[3].bits.ready_bits.RS1_ready, io.backend_packet.bits.decoded_instruction[3].ready_bits.RS1_ready @[src/main/scala/Backend/backend.scala 115:36]
    node _MOB_io_reserve_3_valid_T = eq(io.backend_packet.bits.decoded_instruction[3].RS_type, UInt<1>(0h1)) @[src/main/scala/Backend/backend.scala 116:94]
    node _MOB_io_reserve_3_valid_T_1 = and(_MOB_io_reserve_3_valid_T, io.backend_packet.bits.valid_bits[3]) @[src/main/scala/Backend/backend.scala 116:113]
    node _MOB_io_reserve_3_valid_T_2 = and(_MOB_io_reserve_3_valid_T_1, io.backend_packet.valid) @[src/main/scala/Backend/backend.scala 116:153]
    connect MOB.io.reserve[3].valid, _MOB_io_reserve_3_valid_T_2 @[src/main/scala/Backend/backend.scala 116:36]
    connect MOB.io.fetch_PC, io.fetch_PC @[src/main/scala/Backend/backend.scala 117:25]
    connect io.MEMRS_ready[0], MEM_RS.io.backend_packet[0].ready @[src/main/scala/Backend/backend.scala 122:34]
    connect io.INTRS_ready[0], INT_RS.io.backend_packet[0].ready @[src/main/scala/Backend/backend.scala 123:34]
    connect io.MOB_ready[0], MOB.io.reserve[0].ready @[src/main/scala/Backend/backend.scala 124:34]
    connect io.MEMRS_ready[1], MEM_RS.io.backend_packet[1].ready @[src/main/scala/Backend/backend.scala 122:34]
    connect io.INTRS_ready[1], INT_RS.io.backend_packet[1].ready @[src/main/scala/Backend/backend.scala 123:34]
    connect io.MOB_ready[1], MOB.io.reserve[1].ready @[src/main/scala/Backend/backend.scala 124:34]
    connect io.MEMRS_ready[2], MEM_RS.io.backend_packet[2].ready @[src/main/scala/Backend/backend.scala 122:34]
    connect io.INTRS_ready[2], INT_RS.io.backend_packet[2].ready @[src/main/scala/Backend/backend.scala 123:34]
    connect io.MOB_ready[2], MOB.io.reserve[2].ready @[src/main/scala/Backend/backend.scala 124:34]
    connect io.MEMRS_ready[3], MEM_RS.io.backend_packet[3].ready @[src/main/scala/Backend/backend.scala 122:34]
    connect io.INTRS_ready[3], INT_RS.io.backend_packet[3].ready @[src/main/scala/Backend/backend.scala 123:34]
    connect io.MOB_ready[3], MOB.io.reserve[3].ready @[src/main/scala/Backend/backend.scala 124:34]
    inst INT_PRF of sim_nReadmWrite @[src/main/scala/Backend/backend.scala 133:25]
    connect INT_PRF.clock, clock
    connect INT_PRF.reset, reset
    wire read_decoded_instructions : { decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, RS1_data : UInt<32>, RS2_data : UInt<32>, fetch_PC : UInt<32>}[4] @[src/main/scala/Backend/backend.scala 137:45]
    connect INT_PRF.io.raddr_0, INT_RS.io.RF_inputs[0].bits.RS1 @[src/main/scala/Backend/backend.scala 140:25]
    connect INT_PRF.io.raddr_1, INT_RS.io.RF_inputs[0].bits.RS2 @[src/main/scala/Backend/backend.scala 141:25]
    connect INT_PRF.io.raddr_2, INT_RS.io.RF_inputs[1].bits.RS1 @[src/main/scala/Backend/backend.scala 142:25]
    connect INT_PRF.io.raddr_3, INT_RS.io.RF_inputs[1].bits.RS2 @[src/main/scala/Backend/backend.scala 143:25]
    connect INT_PRF.io.raddr_4, INT_RS.io.RF_inputs[2].bits.RS1 @[src/main/scala/Backend/backend.scala 144:25]
    connect INT_PRF.io.raddr_5, INT_RS.io.RF_inputs[2].bits.RS2 @[src/main/scala/Backend/backend.scala 145:25]
    connect INT_PRF.io.raddr_6, MEM_RS.io.RF_inputs[3].bits.RS1 @[src/main/scala/Backend/backend.scala 146:25]
    connect INT_PRF.io.raddr_7, MEM_RS.io.RF_inputs[3].bits.RS2 @[src/main/scala/Backend/backend.scala 147:25]
    connect io.PC_file_exec_addr, INT_RS.io.RF_inputs[0].bits.ROB_index @[src/main/scala/Backend/backend.scala 149:26]
    connect read_decoded_instructions[0].RS1_data, INT_PRF.io.rdata_0 @[src/main/scala/Backend/backend.scala 153:43]
    connect read_decoded_instructions[0].RS2_data, INT_PRF.io.rdata_1 @[src/main/scala/Backend/backend.scala 154:43]
    connect read_decoded_instructions[0].fetch_PC, io.PC_file_exec_data @[src/main/scala/Backend/backend.scala 155:43]
    connect read_decoded_instructions[1].RS1_data, INT_PRF.io.rdata_2 @[src/main/scala/Backend/backend.scala 157:43]
    connect read_decoded_instructions[1].RS2_data, INT_PRF.io.rdata_3 @[src/main/scala/Backend/backend.scala 158:43]
    connect read_decoded_instructions[1].fetch_PC, UInt<1>(0h0) @[src/main/scala/Backend/backend.scala 159:43]
    connect read_decoded_instructions[2].RS1_data, INT_PRF.io.rdata_4 @[src/main/scala/Backend/backend.scala 161:43]
    connect read_decoded_instructions[2].RS2_data, INT_PRF.io.rdata_5 @[src/main/scala/Backend/backend.scala 162:43]
    connect read_decoded_instructions[2].fetch_PC, UInt<1>(0h0) @[src/main/scala/Backend/backend.scala 163:43]
    connect read_decoded_instructions[3].RS1_data, INT_PRF.io.rdata_6 @[src/main/scala/Backend/backend.scala 165:43]
    connect read_decoded_instructions[3].RS2_data, INT_PRF.io.rdata_7 @[src/main/scala/Backend/backend.scala 166:43]
    connect read_decoded_instructions[3].fetch_PC, UInt<1>(0h0) @[src/main/scala/Backend/backend.scala 167:43]
    reg read_decoded_instructions_0_decoded_instruction_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Backend/backend.scala 172:64]
    connect read_decoded_instructions_0_decoded_instruction_REG, INT_RS.io.RF_inputs[0].bits @[src/main/scala/Backend/backend.scala 172:64]
    connect read_decoded_instructions[0].decoded_instruction, read_decoded_instructions_0_decoded_instruction_REG @[src/main/scala/Backend/backend.scala 172:54]
    reg read_decoded_instructions_1_decoded_instruction_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Backend/backend.scala 173:64]
    connect read_decoded_instructions_1_decoded_instruction_REG, INT_RS.io.RF_inputs[1].bits @[src/main/scala/Backend/backend.scala 173:64]
    connect read_decoded_instructions[1].decoded_instruction, read_decoded_instructions_1_decoded_instruction_REG @[src/main/scala/Backend/backend.scala 173:54]
    reg read_decoded_instructions_2_decoded_instruction_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Backend/backend.scala 174:64]
    connect read_decoded_instructions_2_decoded_instruction_REG, INT_RS.io.RF_inputs[2].bits @[src/main/scala/Backend/backend.scala 174:64]
    connect read_decoded_instructions[2].decoded_instruction, read_decoded_instructions_2_decoded_instruction_REG @[src/main/scala/Backend/backend.scala 174:54]
    reg read_decoded_instructions_3_decoded_instruction_REG : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}, clock @[src/main/scala/Backend/backend.scala 175:64]
    connect read_decoded_instructions_3_decoded_instruction_REG, MEM_RS.io.RF_inputs[3].bits @[src/main/scala/Backend/backend.scala 175:64]
    connect read_decoded_instructions[3].decoded_instruction, read_decoded_instructions_3_decoded_instruction_REG @[src/main/scala/Backend/backend.scala 175:54]
    inst FU0 of FU @[src/main/scala/Backend/backend.scala 186:21]
    connect FU0.clock, clock
    connect FU0.reset, reset
    inst FU1 of FU_1 @[src/main/scala/Backend/backend.scala 187:21]
    connect FU1.clock, clock
    connect FU1.reset, reset
    inst FU2 of FU_2 @[src/main/scala/Backend/backend.scala 188:21]
    connect FU2.clock, clock
    connect FU2.reset, reset
    inst FU3 of AGU @[src/main/scala/Backend/backend.scala 189:21]
    connect FU3.clock, clock
    connect FU3.reset, reset
    connect FU0.io.FU_input.bits, read_decoded_instructions[0] @[src/main/scala/Backend/backend.scala 193:37]
    reg FU0_io_FU_input_valid_REG : UInt<1>, clock @[src/main/scala/Backend/backend.scala 194:47]
    connect FU0_io_FU_input_valid_REG, INT_RS.io.RF_inputs[0].valid @[src/main/scala/Backend/backend.scala 194:47]
    connect FU0.io.FU_input.valid, FU0_io_FU_input_valid_REG @[src/main/scala/Backend/backend.scala 194:37]
    connect FU1.io.FU_input.bits, read_decoded_instructions[1] @[src/main/scala/Backend/backend.scala 196:37]
    reg FU1_io_FU_input_valid_REG : UInt<1>, clock @[src/main/scala/Backend/backend.scala 197:47]
    connect FU1_io_FU_input_valid_REG, INT_RS.io.RF_inputs[1].valid @[src/main/scala/Backend/backend.scala 197:47]
    connect FU1.io.FU_input.valid, FU1_io_FU_input_valid_REG @[src/main/scala/Backend/backend.scala 197:37]
    connect FU2.io.FU_input.bits, read_decoded_instructions[2] @[src/main/scala/Backend/backend.scala 199:37]
    reg FU2_io_FU_input_valid_REG : UInt<1>, clock @[src/main/scala/Backend/backend.scala 200:47]
    connect FU2_io_FU_input_valid_REG, INT_RS.io.RF_inputs[2].valid @[src/main/scala/Backend/backend.scala 200:47]
    connect FU2.io.FU_input.valid, FU2_io_FU_input_valid_REG @[src/main/scala/Backend/backend.scala 200:37]
    connect FU3.io.FU_input.bits, read_decoded_instructions[3] @[src/main/scala/Backend/backend.scala 202:37]
    reg FU3_io_FU_input_valid_REG : UInt<1>, clock @[src/main/scala/Backend/backend.scala 203:47]
    connect FU3_io_FU_input_valid_REG, MEM_RS.io.RF_inputs[3].valid @[src/main/scala/Backend/backend.scala 203:47]
    connect FU3.io.FU_input.valid, FU3_io_FU_input_valid_REG @[src/main/scala/Backend/backend.scala 203:37]
    connect INT_RS.io.RF_inputs[0].ready, FU0.io.FU_input.ready @[src/main/scala/Backend/backend.scala 207:41]
    connect INT_RS.io.RF_inputs[1].ready, FU1.io.FU_input.ready @[src/main/scala/Backend/backend.scala 208:41]
    connect INT_RS.io.RF_inputs[2].ready, FU2.io.FU_input.ready @[src/main/scala/Backend/backend.scala 209:41]
    connect MEM_RS.io.RF_inputs[0].ready, FU0.io.FU_input.ready @[src/main/scala/Backend/backend.scala 213:40]
    connect MEM_RS.io.RF_inputs[1].ready, FU1.io.FU_input.ready @[src/main/scala/Backend/backend.scala 214:40]
    connect MEM_RS.io.RF_inputs[2].ready, FU2.io.FU_input.ready @[src/main/scala/Backend/backend.scala 215:40]
    connect MEM_RS.io.RF_inputs[3].ready, FU3.io.FU_input.ready @[src/main/scala/Backend/backend.scala 216:40]
    connect MOB.io.AGU_output, FU3.io.FU_output @[src/main/scala/Backend/backend.scala 223:23]
    connect MOB.io.flush, io.flush @[src/main/scala/Backend/backend.scala 224:18]
    connect INT_PRF.io.waddr_0, FU0.io.FU_output.bits.RD @[src/main/scala/Backend/backend.scala 232:25]
    connect INT_PRF.io.waddr_1, FU1.io.FU_output.bits.RD @[src/main/scala/Backend/backend.scala 233:25]
    connect INT_PRF.io.waddr_2, FU2.io.FU_output.bits.RD @[src/main/scala/Backend/backend.scala 234:25]
    connect INT_PRF.io.waddr_3, MOB.io.MOB_output.bits.RD @[src/main/scala/Backend/backend.scala 235:25]
    node _INT_PRF_io_wen_0_T = and(FU0.io.FU_output.valid, FU0.io.FU_output.bits.RD_valid) @[src/main/scala/Backend/backend.scala 237:54]
    connect INT_PRF.io.wen_0, _INT_PRF_io_wen_0_T @[src/main/scala/Backend/backend.scala 237:25]
    node _INT_PRF_io_wen_1_T = and(FU1.io.FU_output.valid, FU1.io.FU_output.bits.RD_valid) @[src/main/scala/Backend/backend.scala 238:54]
    connect INT_PRF.io.wen_1, _INT_PRF_io_wen_1_T @[src/main/scala/Backend/backend.scala 238:25]
    node _INT_PRF_io_wen_2_T = and(FU2.io.FU_output.valid, FU2.io.FU_output.bits.RD_valid) @[src/main/scala/Backend/backend.scala 239:54]
    connect INT_PRF.io.wen_2, _INT_PRF_io_wen_2_T @[src/main/scala/Backend/backend.scala 239:25]
    node _INT_PRF_io_wen_3_T = and(MOB.io.MOB_output.valid, MOB.io.MOB_output.bits.RD_valid) @[src/main/scala/Backend/backend.scala 240:55]
    connect INT_PRF.io.wen_3, _INT_PRF_io_wen_3_T @[src/main/scala/Backend/backend.scala 240:25]
    connect INT_PRF.io.wdata_0, FU0.io.FU_output.bits.RD_data @[src/main/scala/Backend/backend.scala 242:25]
    connect INT_PRF.io.wdata_1, FU1.io.FU_output.bits.RD_data @[src/main/scala/Backend/backend.scala 243:25]
    connect INT_PRF.io.wdata_2, FU2.io.FU_output.bits.RD_data @[src/main/scala/Backend/backend.scala 244:25]
    connect INT_PRF.io.wdata_3, MOB.io.MOB_output.bits.RD_data @[src/main/scala/Backend/backend.scala 245:25]
    connect INT_RS.io.FU_outputs[0], FU0.io.FU_output @[src/main/scala/Backend/backend.scala 251:29]
    connect INT_RS.io.FU_outputs[1], FU1.io.FU_output @[src/main/scala/Backend/backend.scala 252:29]
    connect INT_RS.io.FU_outputs[2], FU2.io.FU_output @[src/main/scala/Backend/backend.scala 253:29]
    connect INT_RS.io.FU_outputs[3], FU3.io.FU_output @[src/main/scala/Backend/backend.scala 254:29]
    connect MEM_RS.io.FU_outputs[0], FU0.io.FU_output @[src/main/scala/Backend/backend.scala 257:29]
    connect MEM_RS.io.FU_outputs[1], FU1.io.FU_output @[src/main/scala/Backend/backend.scala 258:29]
    connect MEM_RS.io.FU_outputs[2], FU2.io.FU_output @[src/main/scala/Backend/backend.scala 259:29]
    connect MEM_RS.io.FU_outputs[3], FU3.io.FU_output @[src/main/scala/Backend/backend.scala 260:29]
    connect io.FU_outputs[0], FU0.io.FU_output @[src/main/scala/Backend/backend.scala 266:22]
    connect io.FU_outputs[1], FU1.io.FU_output @[src/main/scala/Backend/backend.scala 267:22]
    connect io.FU_outputs[2], FU2.io.FU_output @[src/main/scala/Backend/backend.scala 268:22]
    connect io.FU_outputs[3], FU3.io.FU_output @[src/main/scala/Backend/backend.scala 269:22]
    connect INT_RS.io.commit.bits.RD_valid[0], io.commit.bits.RD_valid[0] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RD_valid[1], io.commit.bits.RD_valid[1] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RD_valid[2], io.commit.bits.RD_valid[2] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RD_valid[3], io.commit.bits.RD_valid[3] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RD[0], io.commit.bits.RD[0] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RD[1], io.commit.bits.RD[1] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RD[2], io.commit.bits.RD[2] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RD[3], io.commit.bits.RD[3] @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.free_list_front_pointer, io.commit.bits.free_list_front_pointer @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.RAT_index, io.commit.bits.RAT_index @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.NEXT, io.commit.bits.NEXT @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.TOS, io.commit.bits.TOS @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.GHR, io.commit.bits.GHR @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.expected_PC, io.commit.bits.expected_PC @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.is_misprediction, io.commit.bits.is_misprediction @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.fetch_packet_index, io.commit.bits.fetch_packet_index @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.br_type, io.commit.bits.br_type @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.ROB_index, io.commit.bits.ROB_index @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.T_NT, io.commit.bits.T_NT @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.bits.fetch_PC, io.commit.bits.fetch_PC @[src/main/scala/Backend/backend.scala 271:22]
    connect INT_RS.io.commit.valid, io.commit.valid @[src/main/scala/Backend/backend.scala 271:22]
    connect MEM_RS.io.commit.bits.RD_valid[0], io.commit.bits.RD_valid[0] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RD_valid[1], io.commit.bits.RD_valid[1] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RD_valid[2], io.commit.bits.RD_valid[2] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RD_valid[3], io.commit.bits.RD_valid[3] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RD[0], io.commit.bits.RD[0] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RD[1], io.commit.bits.RD[1] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RD[2], io.commit.bits.RD[2] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RD[3], io.commit.bits.RD[3] @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.free_list_front_pointer, io.commit.bits.free_list_front_pointer @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.RAT_index, io.commit.bits.RAT_index @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.NEXT, io.commit.bits.NEXT @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.TOS, io.commit.bits.TOS @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.GHR, io.commit.bits.GHR @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.expected_PC, io.commit.bits.expected_PC @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.is_misprediction, io.commit.bits.is_misprediction @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.fetch_packet_index, io.commit.bits.fetch_packet_index @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.br_type, io.commit.bits.br_type @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.ROB_index, io.commit.bits.ROB_index @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.T_NT, io.commit.bits.T_NT @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.bits.fetch_PC, io.commit.bits.fetch_PC @[src/main/scala/Backend/backend.scala 272:22]
    connect MEM_RS.io.commit.valid, io.commit.valid @[src/main/scala/Backend/backend.scala 272:22]
    connect INT_RS.io.flush, io.flush @[src/main/scala/Backend/backend.scala 283:21]
    connect MEM_RS.io.flush, io.flush @[src/main/scala/Backend/backend.scala 284:21]
    connect FU0.io.flush, io.flush @[src/main/scala/Backend/backend.scala 286:21]
    connect FU1.io.flush, io.flush @[src/main/scala/Backend/backend.scala 287:21]
    connect FU2.io.flush, io.flush @[src/main/scala/Backend/backend.scala 288:21]
    connect FU3.io.flush, io.flush @[src/main/scala/Backend/backend.scala 289:21]
    connect io.backend_memory_request.bits, MOB.io.backend_memory_request.bits @[src/main/scala/Backend/backend.scala 292:37]
    connect io.backend_memory_request.valid, MOB.io.backend_memory_request.valid @[src/main/scala/Backend/backend.scala 292:37]
    connect MOB.io.backend_memory_request.ready, io.backend_memory_request.ready @[src/main/scala/Backend/backend.scala 292:37]
    connect MOB.io.backend_memory_response, io.backend_memory_response @[src/main/scala/Backend/backend.scala 293:37]
    invalidate io.backend_packet.ready @[src/main/scala/Backend/backend.scala 296:29]

  module FTQ : @[src/main/scala/Frontend/FTQ.scala 44:7]
    input clock : Clock @[src/main/scala/Frontend/FTQ.scala 44:7]
    input reset : Reset @[src/main/scala/Frontend/FTQ.scala 44:7]
    output io : { flip flush : UInt<1>, flip FU_outputs : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}[4], flip predictions : { flip ready : UInt<1>, valid : UInt<1>, bits : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, FTQ : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}, FTQ_index : UInt<4>} @[src/main/scala/Frontend/FTQ.scala 48:16]

    regreset front_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 69:34]
    regreset back_pointer : UInt<5>, clock, reset, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 70:34]
    node front_index = bits(front_pointer, 3, 0) @[src/main/scala/Frontend/FTQ.scala 72:37]
    node back_index = bits(back_pointer, 3, 0) @[src/main/scala/Frontend/FTQ.scala 73:35]
    wire _FTQ_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_2 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_3 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_4 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_4.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_5 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_5.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_6 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_6.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_7 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_7.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_8 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_8.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_9 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_9.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_10 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_10.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_11 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_11.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_12 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_12.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_13 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_13.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_14 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_14.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_15 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    connect _FTQ_WIRE_15.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 76:64]
    wire _FTQ_WIRE_16 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}[16] @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[0], _FTQ_WIRE @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[1], _FTQ_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[2], _FTQ_WIRE_2 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[3], _FTQ_WIRE_3 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[4], _FTQ_WIRE_4 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[5], _FTQ_WIRE_5 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[6], _FTQ_WIRE_6 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[7], _FTQ_WIRE_7 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[8], _FTQ_WIRE_8 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[9], _FTQ_WIRE_9 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[10], _FTQ_WIRE_10 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[11], _FTQ_WIRE_11 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[12], _FTQ_WIRE_12 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[13], _FTQ_WIRE_13 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[14], _FTQ_WIRE_14 @[src/main/scala/Frontend/FTQ.scala 76:30]
    connect _FTQ_WIRE_16[15], _FTQ_WIRE_15 @[src/main/scala/Frontend/FTQ.scala 76:30]
    regreset FTQ : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}[16], clock, reset, _FTQ_WIRE_16 @[src/main/scala/Frontend/FTQ.scala 76:22]
    node _T = and(io.predictions.valid, io.predictions.ready) @[src/main/scala/Frontend/FTQ.scala 92:31]
    when _T : @[src/main/scala/Frontend/FTQ.scala 92:55]
      connect FTQ[back_index], io.predictions.bits @[src/main/scala/Frontend/FTQ.scala 93:37]
      connect FTQ[back_index].valid, UInt<1>(0h1) @[src/main/scala/Frontend/FTQ.scala 94:37]
      node _back_pointer_T = add(back_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/FTQ.scala 95:38]
      node _back_pointer_T_1 = tail(_back_pointer_T, 1) @[src/main/scala/Frontend/FTQ.scala 95:38]
      connect back_pointer, _back_pointer_T_1 @[src/main/scala/Frontend/FTQ.scala 95:22]
    node is_more_dominant = leq(io.FU_outputs[0].bits.fetch_packet_index, FTQ[io.FU_outputs[0].bits.FTQ_index].dominant_index) @[src/main/scala/Frontend/FTQ.scala 115:77]
    node _T_1 = and(io.FU_outputs[0].valid, io.FU_outputs[0].bits.branch_valid) @[src/main/scala/Frontend/FTQ.scala 118:19]
    node _T_2 = and(_T_1, is_more_dominant) @[src/main/scala/Frontend/FTQ.scala 118:32]
    node _T_3 = and(_T_2, io.FU_outputs[0].bits.branch_taken) @[src/main/scala/Frontend/FTQ.scala 118:52]
    when _T_3 : @[src/main/scala/Frontend/FTQ.scala 118:64]
      connect FTQ[io.FU_outputs[0].bits.FTQ_index].dominant_index, io.FU_outputs[0].bits.fetch_packet_index @[src/main/scala/Frontend/FTQ.scala 119:41]
      connect FTQ[io.FU_outputs[0].bits.FTQ_index].resolved_PC, io.FU_outputs[0].bits.target_address @[src/main/scala/Frontend/FTQ.scala 120:41]
      connect FTQ[io.FU_outputs[0].bits.FTQ_index].T_NT, UInt<1>(0h1) @[src/main/scala/Frontend/FTQ.scala 121:41]
    node _PC_match_T = and(FTQ[front_index].fetch_PC, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/FTQ.scala 129:47]
    node _PC_match_T_1 = and(io.commit.bits.fetch_PC, UInt<32>(0hfffffff0)) @[src/main/scala/Frontend/FTQ.scala 129:94]
    node PC_match = eq(_PC_match_T, _PC_match_T_1) @[src/main/scala/Frontend/FTQ.scala 129:65]
    node _dq_T = and(FTQ[front_index].valid, io.commit.valid) @[src/main/scala/Frontend/FTQ.scala 131:37]
    node dq = and(_dq_T, PC_match) @[src/main/scala/Frontend/FTQ.scala 131:56]
    when dq : @[src/main/scala/Frontend/FTQ.scala 135:13]
      wire _FTQ_WIRE_17 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect _FTQ_WIRE_17.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 136:41]
      connect FTQ[front_index], _FTQ_WIRE_17 @[src/main/scala/Frontend/FTQ.scala 136:26]
      node _front_pointer_T = add(front_pointer, UInt<1>(0h1)) @[src/main/scala/Frontend/FTQ.scala 137:40]
      node _front_pointer_T_1 = tail(_front_pointer_T, 1) @[src/main/scala/Frontend/FTQ.scala 137:40]
      connect front_pointer, _front_pointer_T_1 @[src/main/scala/Frontend/FTQ.scala 137:23]
    when io.flush : @[src/main/scala/Frontend/FTQ.scala 143:19]
      wire _FTQ_0_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_0_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_0_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_0_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[0], _FTQ_0_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_1_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_1_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_1_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_1_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[1], _FTQ_1_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_2_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_2_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_2_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_2_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[2], _FTQ_2_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_3_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_3_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_3_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_3_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[3], _FTQ_3_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_4_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_4_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_4_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_4_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[4], _FTQ_4_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_5_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_5_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_5_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_5_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[5], _FTQ_5_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_6_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_6_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_6_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_6_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[6], _FTQ_6_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_7_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_7_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_7_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_7_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[7], _FTQ_7_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_8_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_8_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_8_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_8_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[8], _FTQ_8_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_9_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_9_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_9_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_9_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[9], _FTQ_9_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_10_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_10_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_10_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_10_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[10], _FTQ_10_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_11_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_11_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_11_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_11_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[11], _FTQ_11_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_12_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_12_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_12_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_12_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[12], _FTQ_12_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_13_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_13_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_13_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_13_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[13], _FTQ_13_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_14_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_14_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_14_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_14_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[14], _FTQ_14_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      wire _FTQ_15_WIRE : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      connect _FTQ_15_WIRE.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:48]
      wire _FTQ_15_WIRE_1 : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>} @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.resolved_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.dominant_index, UInt<2>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.TOS, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.NEXT, UInt<7>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.GHR, UInt<16>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.predicted_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.fetch_PC, UInt<32>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect _FTQ_15_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 145:35]
      connect FTQ[15], _FTQ_15_WIRE_1 @[src/main/scala/Frontend/FTQ.scala 145:20]
      connect front_pointer, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 147:23]
      connect back_pointer, UInt<1>(0h0) @[src/main/scala/Frontend/FTQ.scala 148:22]
    connect io.FTQ, FTQ[front_index] @[src/main/scala/Frontend/FTQ.scala 157:12]
    connect io.FTQ_index, back_index @[src/main/scala/Frontend/FTQ.scala 158:18]
    node _full_T = neq(front_pointer, back_pointer) @[src/main/scala/Frontend/FTQ.scala 167:31]
    node _full_T_1 = eq(front_index, back_index) @[src/main/scala/Frontend/FTQ.scala 167:65]
    node full = and(_full_T, _full_T_1) @[src/main/scala/Frontend/FTQ.scala 167:49]
    node _io_predictions_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/Frontend/FTQ.scala 169:29]
    connect io.predictions.ready, _io_predictions_ready_T @[src/main/scala/Frontend/FTQ.scala 169:26]

  module ROB_shared_mem : @[src/main/scala/memories/memories.scala 203:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 203:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 203:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { fetch_PC : UInt<32>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, readDataB : { fetch_PC : UInt<32>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}, flip addrC : UInt<6>, readDataC : { fetch_PC : UInt<32>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}} @[src/main/scala/memories/memories.scala 204:14]

    smem mem : { fetch_PC : UInt<32>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>} [64] @[src/main/scala/memories/memories.scala 222:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 225:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 226:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 226:14]
    wire _io_readDataB_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 229:27]
    invalidate _io_readDataB_WIRE @[src/main/scala/memories/memories.scala 229:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 229:27]
      connect _io_readDataB_WIRE, io.addrB @[src/main/scala/memories/memories.scala 229:27]
      read mport io_readDataB_MPORT = mem[_io_readDataB_WIRE], clock @[src/main/scala/memories/memories.scala 229:27]
    connect io.readDataB, io_readDataB_MPORT @[src/main/scala/memories/memories.scala 229:16]
    wire _io_readDataC_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 230:27]
    invalidate _io_readDataC_WIRE @[src/main/scala/memories/memories.scala 230:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 230:27]
      connect _io_readDataC_WIRE, io.addrC @[src/main/scala/memories/memories.scala 230:27]
      read mport io_readDataC_MPORT = mem[_io_readDataC_WIRE], clock @[src/main/scala/memories/memories.scala 230:27]
    connect io.readDataC, io_readDataC_MPORT @[src/main/scala/memories/memories.scala 230:16]

  module ROB_WB_mem : @[src/main/scala/memories/memories.scala 235:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 235:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 235:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, flip writeDataB : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableB : UInt<1>, flip addrC : UInt<6>, flip writeDataC : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableC : UInt<1>, flip addrD : UInt<6>, flip writeDataD : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableD : UInt<1>, flip addrE : UInt<6>, flip writeDataE : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableE : UInt<1>, flip addrG : UInt<6>, readDataG : { busy : UInt<1>, exception : UInt<1>}} @[src/main/scala/memories/memories.scala 236:14]

    smem mem : { busy : UInt<1>, exception : UInt<1>} [64] @[src/main/scala/memories/memories.scala 266:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 269:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 270:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 270:14]
    when io.writeEnableB : @[src/main/scala/memories/memories.scala 273:25]
      write mport MPORT_1 = mem[io.addrB], clock @[src/main/scala/memories/memories.scala 274:14]
      connect MPORT_1, io.writeDataB @[src/main/scala/memories/memories.scala 274:14]
    when io.writeEnableC : @[src/main/scala/memories/memories.scala 277:25]
      write mport MPORT_2 = mem[io.addrC], clock @[src/main/scala/memories/memories.scala 278:14]
      connect MPORT_2, io.writeDataC @[src/main/scala/memories/memories.scala 278:14]
    when io.writeEnableD : @[src/main/scala/memories/memories.scala 281:25]
      write mport MPORT_3 = mem[io.addrD], clock @[src/main/scala/memories/memories.scala 282:14]
      connect MPORT_3, io.writeDataD @[src/main/scala/memories/memories.scala 282:14]
    when io.writeEnableE : @[src/main/scala/memories/memories.scala 285:25]
      write mport MPORT_4 = mem[io.addrE], clock @[src/main/scala/memories/memories.scala 286:14]
      connect MPORT_4, io.writeDataE @[src/main/scala/memories/memories.scala 286:14]
    wire _io_readDataG_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 289:27]
    invalidate _io_readDataG_WIRE @[src/main/scala/memories/memories.scala 289:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 289:27]
      connect _io_readDataG_WIRE, io.addrG @[src/main/scala/memories/memories.scala 289:27]
      read mport io_readDataG_MPORT = mem[_io_readDataG_WIRE], clock @[src/main/scala/memories/memories.scala 289:27]
    connect io.readDataG, io_readDataG_MPORT @[src/main/scala/memories/memories.scala 289:16]

  module ROB_WB_mem_1 : @[src/main/scala/memories/memories.scala 235:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 235:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 235:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, flip writeDataB : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableB : UInt<1>, flip addrC : UInt<6>, flip writeDataC : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableC : UInt<1>, flip addrD : UInt<6>, flip writeDataD : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableD : UInt<1>, flip addrE : UInt<6>, flip writeDataE : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableE : UInt<1>, flip addrG : UInt<6>, readDataG : { busy : UInt<1>, exception : UInt<1>}} @[src/main/scala/memories/memories.scala 236:14]

    smem mem : { busy : UInt<1>, exception : UInt<1>} [64] @[src/main/scala/memories/memories.scala 266:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 269:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 270:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 270:14]
    when io.writeEnableB : @[src/main/scala/memories/memories.scala 273:25]
      write mport MPORT_1 = mem[io.addrB], clock @[src/main/scala/memories/memories.scala 274:14]
      connect MPORT_1, io.writeDataB @[src/main/scala/memories/memories.scala 274:14]
    when io.writeEnableC : @[src/main/scala/memories/memories.scala 277:25]
      write mport MPORT_2 = mem[io.addrC], clock @[src/main/scala/memories/memories.scala 278:14]
      connect MPORT_2, io.writeDataC @[src/main/scala/memories/memories.scala 278:14]
    when io.writeEnableD : @[src/main/scala/memories/memories.scala 281:25]
      write mport MPORT_3 = mem[io.addrD], clock @[src/main/scala/memories/memories.scala 282:14]
      connect MPORT_3, io.writeDataD @[src/main/scala/memories/memories.scala 282:14]
    when io.writeEnableE : @[src/main/scala/memories/memories.scala 285:25]
      write mport MPORT_4 = mem[io.addrE], clock @[src/main/scala/memories/memories.scala 286:14]
      connect MPORT_4, io.writeDataE @[src/main/scala/memories/memories.scala 286:14]
    wire _io_readDataG_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 289:27]
    invalidate _io_readDataG_WIRE @[src/main/scala/memories/memories.scala 289:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 289:27]
      connect _io_readDataG_WIRE, io.addrG @[src/main/scala/memories/memories.scala 289:27]
      read mport io_readDataG_MPORT = mem[_io_readDataG_WIRE], clock @[src/main/scala/memories/memories.scala 289:27]
    connect io.readDataG, io_readDataG_MPORT @[src/main/scala/memories/memories.scala 289:16]

  module ROB_WB_mem_2 : @[src/main/scala/memories/memories.scala 235:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 235:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 235:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, flip writeDataB : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableB : UInt<1>, flip addrC : UInt<6>, flip writeDataC : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableC : UInt<1>, flip addrD : UInt<6>, flip writeDataD : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableD : UInt<1>, flip addrE : UInt<6>, flip writeDataE : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableE : UInt<1>, flip addrG : UInt<6>, readDataG : { busy : UInt<1>, exception : UInt<1>}} @[src/main/scala/memories/memories.scala 236:14]

    smem mem : { busy : UInt<1>, exception : UInt<1>} [64] @[src/main/scala/memories/memories.scala 266:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 269:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 270:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 270:14]
    when io.writeEnableB : @[src/main/scala/memories/memories.scala 273:25]
      write mport MPORT_1 = mem[io.addrB], clock @[src/main/scala/memories/memories.scala 274:14]
      connect MPORT_1, io.writeDataB @[src/main/scala/memories/memories.scala 274:14]
    when io.writeEnableC : @[src/main/scala/memories/memories.scala 277:25]
      write mport MPORT_2 = mem[io.addrC], clock @[src/main/scala/memories/memories.scala 278:14]
      connect MPORT_2, io.writeDataC @[src/main/scala/memories/memories.scala 278:14]
    when io.writeEnableD : @[src/main/scala/memories/memories.scala 281:25]
      write mport MPORT_3 = mem[io.addrD], clock @[src/main/scala/memories/memories.scala 282:14]
      connect MPORT_3, io.writeDataD @[src/main/scala/memories/memories.scala 282:14]
    when io.writeEnableE : @[src/main/scala/memories/memories.scala 285:25]
      write mport MPORT_4 = mem[io.addrE], clock @[src/main/scala/memories/memories.scala 286:14]
      connect MPORT_4, io.writeDataE @[src/main/scala/memories/memories.scala 286:14]
    wire _io_readDataG_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 289:27]
    invalidate _io_readDataG_WIRE @[src/main/scala/memories/memories.scala 289:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 289:27]
      connect _io_readDataG_WIRE, io.addrG @[src/main/scala/memories/memories.scala 289:27]
      read mport io_readDataG_MPORT = mem[_io_readDataG_WIRE], clock @[src/main/scala/memories/memories.scala 289:27]
    connect io.readDataG, io_readDataG_MPORT @[src/main/scala/memories/memories.scala 289:16]

  module ROB_WB_mem_3 : @[src/main/scala/memories/memories.scala 235:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 235:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 235:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, flip writeDataB : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableB : UInt<1>, flip addrC : UInt<6>, flip writeDataC : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableC : UInt<1>, flip addrD : UInt<6>, flip writeDataD : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableD : UInt<1>, flip addrE : UInt<6>, flip writeDataE : { busy : UInt<1>, exception : UInt<1>}, flip writeEnableE : UInt<1>, flip addrG : UInt<6>, readDataG : { busy : UInt<1>, exception : UInt<1>}} @[src/main/scala/memories/memories.scala 236:14]

    smem mem : { busy : UInt<1>, exception : UInt<1>} [64] @[src/main/scala/memories/memories.scala 266:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 269:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 270:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 270:14]
    when io.writeEnableB : @[src/main/scala/memories/memories.scala 273:25]
      write mport MPORT_1 = mem[io.addrB], clock @[src/main/scala/memories/memories.scala 274:14]
      connect MPORT_1, io.writeDataB @[src/main/scala/memories/memories.scala 274:14]
    when io.writeEnableC : @[src/main/scala/memories/memories.scala 277:25]
      write mport MPORT_2 = mem[io.addrC], clock @[src/main/scala/memories/memories.scala 278:14]
      connect MPORT_2, io.writeDataC @[src/main/scala/memories/memories.scala 278:14]
    when io.writeEnableD : @[src/main/scala/memories/memories.scala 281:25]
      write mport MPORT_3 = mem[io.addrD], clock @[src/main/scala/memories/memories.scala 282:14]
      connect MPORT_3, io.writeDataD @[src/main/scala/memories/memories.scala 282:14]
    when io.writeEnableE : @[src/main/scala/memories/memories.scala 285:25]
      write mport MPORT_4 = mem[io.addrE], clock @[src/main/scala/memories/memories.scala 286:14]
      connect MPORT_4, io.writeDataE @[src/main/scala/memories/memories.scala 286:14]
    wire _io_readDataG_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 289:27]
    invalidate _io_readDataG_WIRE @[src/main/scala/memories/memories.scala 289:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 289:27]
      connect _io_readDataG_WIRE, io.addrG @[src/main/scala/memories/memories.scala 289:27]
      read mport io_readDataG_MPORT = mem[_io_readDataG_WIRE], clock @[src/main/scala/memories/memories.scala 289:27]
    connect io.readDataG, io_readDataG_MPORT @[src/main/scala/memories/memories.scala 289:16]

  module ROB_entry_mem : @[src/main/scala/memories/memories.scala 295:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 295:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 295:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, readDataB : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}} @[src/main/scala/memories/memories.scala 296:14]

    smem mem : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} [64] @[src/main/scala/memories/memories.scala 310:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 313:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 314:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 314:14]
    wire _io_readDataB_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 317:27]
    invalidate _io_readDataB_WIRE @[src/main/scala/memories/memories.scala 317:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 317:27]
      connect _io_readDataB_WIRE, io.addrB @[src/main/scala/memories/memories.scala 317:27]
      read mport io_readDataB_MPORT = mem[_io_readDataB_WIRE], clock @[src/main/scala/memories/memories.scala 317:27]
    connect io.readDataB, io_readDataB_MPORT @[src/main/scala/memories/memories.scala 317:16]

  module ROB_entry_mem_1 : @[src/main/scala/memories/memories.scala 295:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 295:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 295:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, readDataB : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}} @[src/main/scala/memories/memories.scala 296:14]

    smem mem : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} [64] @[src/main/scala/memories/memories.scala 310:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 313:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 314:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 314:14]
    wire _io_readDataB_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 317:27]
    invalidate _io_readDataB_WIRE @[src/main/scala/memories/memories.scala 317:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 317:27]
      connect _io_readDataB_WIRE, io.addrB @[src/main/scala/memories/memories.scala 317:27]
      read mport io_readDataB_MPORT = mem[_io_readDataB_WIRE], clock @[src/main/scala/memories/memories.scala 317:27]
    connect io.readDataB, io_readDataB_MPORT @[src/main/scala/memories/memories.scala 317:16]

  module ROB_entry_mem_2 : @[src/main/scala/memories/memories.scala 295:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 295:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 295:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, readDataB : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}} @[src/main/scala/memories/memories.scala 296:14]

    smem mem : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} [64] @[src/main/scala/memories/memories.scala 310:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 313:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 314:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 314:14]
    wire _io_readDataB_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 317:27]
    invalidate _io_readDataB_WIRE @[src/main/scala/memories/memories.scala 317:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 317:27]
      connect _io_readDataB_WIRE, io.addrB @[src/main/scala/memories/memories.scala 317:27]
      read mport io_readDataB_MPORT = mem[_io_readDataB_WIRE], clock @[src/main/scala/memories/memories.scala 317:27]
    connect io.readDataB, io_readDataB_MPORT @[src/main/scala/memories/memories.scala 317:16]

  module ROB_entry_mem_3 : @[src/main/scala/memories/memories.scala 295:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 295:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 295:7]
    output io : { flip addrA : UInt<6>, flip writeDataA : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}, flip writeEnableA : UInt<1>, flip addrB : UInt<6>, readDataB : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}} @[src/main/scala/memories/memories.scala 296:14]

    smem mem : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} [64] @[src/main/scala/memories/memories.scala 310:24]
    when io.writeEnableA : @[src/main/scala/memories/memories.scala 313:25]
      write mport MPORT = mem[io.addrA], clock @[src/main/scala/memories/memories.scala 314:14]
      connect MPORT, io.writeDataA @[src/main/scala/memories/memories.scala 314:14]
    wire _io_readDataB_WIRE : UInt<6> @[src/main/scala/memories/memories.scala 317:27]
    invalidate _io_readDataB_WIRE @[src/main/scala/memories/memories.scala 317:27]
    when UInt<1>(0h1) : @[src/main/scala/memories/memories.scala 317:27]
      connect _io_readDataB_WIRE, io.addrB @[src/main/scala/memories/memories.scala 317:27]
      read mport io_readDataB_MPORT = mem[_io_readDataB_WIRE], clock @[src/main/scala/memories/memories.scala 317:27]
    connect io.readDataB, io_readDataB_MPORT @[src/main/scala/memories/memories.scala 317:16]

  module ROB : @[src/main/scala/Backend/ROB.scala 42:7]
    input clock : Clock @[src/main/scala/Backend/ROB.scala 42:7]
    input reset : Reset @[src/main/scala/Backend/ROB.scala 42:7]
    output io : { flip flush : UInt<1>, flip ROB_packet : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, decoded_instruction : { ready_bits : { RS1_ready : UInt<1>, RS2_ready : UInt<1>}, RD : UInt<7>, RD_valid : UInt<1>, RS1 : UInt<7>, RS1_valid : UInt<1>, RS2 : UInt<7>, RS2_valid : UInt<1>, IMM : UInt<21>, FUNCT3 : UInt<3>, packet_index : UInt<2>, ROB_index : UInt<6>, MOB_index : UInt<4>, FTQ_index : UInt<4>, instructionType : UInt<5>, portID : UInt<2>, RS_type : UInt<2>, needs_ALU : UInt<1>, needs_branch_unit : UInt<1>, needs_CSRs : UInt<1>, SUBTRACT : UInt<1>, MULTIPLY : UInt<1>, IS_IMM : UInt<1>, memory_type : UInt<2>, access_width : UInt<2>}[4], valid_bits : UInt<1>[4], RAT_index : UInt<4>, free_list_front_pointer : UInt<8>}}, flip FU_outputs : { valid : UInt<1>, bits : { RD : UInt<7>, RD_data : UInt<32>, RD_valid : UInt<1>, fetch_PC : UInt<32>, branch_taken : UInt<1>, target_address : UInt<32>, branch_valid : UInt<1>, address : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, unsigned : UInt<1>, wr_data : UInt<32>, MOB_index : UInt<4>, ROB_index : UInt<6>, FTQ_index : UInt<4>, fetch_packet_index : UInt<2>}}[4], ROB_output : { row_valid : UInt<1>, fetch_PC : UInt<32>, RAT_index : UInt<4>, ROB_index : UInt<6>, free_list_front_pointer : UInt<8>, ROB_entries : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}[4], complete : UInt<1>[4]}, flip commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, ROB_index : UInt<6>, flip PC_file_exec_addr : UInt<6>, PC_file_exec_data : UInt<32>} @[src/main/scala/Backend/ROB.scala 46:16]

    regreset front_pointer : UInt<7>, clock, reset, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 78:32]
    regreset back_pointer : UInt<7>, clock, reset, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 79:32]
    wire front_index : UInt<6> @[src/main/scala/Backend/ROB.scala 81:27]
    wire back_index : UInt<6> @[src/main/scala/Backend/ROB.scala 82:27]
    connect io.ROB_index, back_index @[src/main/scala/Backend/ROB.scala 84:18]
    wire allocate : UInt<1> @[src/main/scala/Backend/ROB.scala 90:24]
    node _allocate_T = and(io.ROB_packet.valid, io.ROB_packet.ready) @[src/main/scala/Backend/ROB.scala 92:37]
    connect allocate, _allocate_T @[src/main/scala/Backend/ROB.scala 92:14]
    wire _row_valid_mem_WIRE : UInt<1>[64] @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[0], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[1], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[2], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[3], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[4], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[5], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[6], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[7], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[8], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[9], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[10], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[11], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[12], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[13], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[14], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[15], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[16], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[17], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[18], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[19], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[20], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[21], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[22], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[23], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[24], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[25], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[26], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[27], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[28], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[29], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[30], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[31], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[32], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[33], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[34], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[35], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[36], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[37], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[38], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[39], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[40], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[41], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[42], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[43], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[44], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[45], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[46], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[47], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[48], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[49], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[50], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[51], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[52], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[53], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[54], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[55], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[56], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[57], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[58], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[59], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[60], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[61], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[62], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    connect _row_valid_mem_WIRE[63], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 107:44]
    regreset row_valid_mem : UInt<1>[64], clock, reset, _row_valid_mem_WIRE @[src/main/scala/Backend/ROB.scala 107:36]
    node _row_valid_T = bits(front_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 108:56]
    when io.ROB_packet.valid : @[src/main/scala/Backend/ROB.scala 110:30]
      node _T = bits(back_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 111:35]
      connect row_valid_mem[_T], UInt<1>(0h1) @[src/main/scala/Backend/ROB.scala 111:57]
    when io.commit.valid : @[src/main/scala/Backend/ROB.scala 114:26]
      node _T_1 = bits(front_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 115:36]
      connect row_valid_mem[_T_1], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 115:58]
    when io.flush : @[src/main/scala/Backend/ROB.scala 118:19]
      connect row_valid_mem[0], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[1], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[2], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[3], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[4], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[5], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[6], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[7], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[8], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[9], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[10], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[11], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[12], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[13], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[14], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[15], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[16], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[17], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[18], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[19], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[20], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[21], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[22], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[23], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[24], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[25], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[26], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[27], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[28], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[29], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[30], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[31], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[32], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[33], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[34], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[35], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[36], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[37], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[38], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[39], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[40], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[41], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[42], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[43], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[44], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[45], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[46], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[47], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[48], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[49], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[50], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[51], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[52], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[53], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[54], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[55], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[56], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[57], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[58], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[59], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[60], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[61], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[62], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
      connect row_valid_mem[63], UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 119:23]
    inst shared_mem of ROB_shared_mem @[src/main/scala/Backend/ROB.scala 130:33]
    connect shared_mem.clock, clock
    connect shared_mem.reset, reset
    wire shared_mem_input : { fetch_PC : UInt<32>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>} @[src/main/scala/Backend/ROB.scala 131:32]
    connect shared_mem_input.fetch_PC, io.ROB_packet.bits.fetch_PC @[src/main/scala/Backend/ROB.scala 133:49]
    connect shared_mem_input.RAT_index, io.ROB_packet.bits.RAT_index @[src/main/scala/Backend/ROB.scala 134:49]
    connect shared_mem_input.free_list_front_pointer, io.ROB_packet.bits.free_list_front_pointer @[src/main/scala/Backend/ROB.scala 135:49]
    connect shared_mem.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 138:33]
    connect shared_mem.io.writeDataA.free_list_front_pointer, shared_mem_input.free_list_front_pointer @[src/main/scala/Backend/ROB.scala 139:33]
    connect shared_mem.io.writeDataA.RAT_index, shared_mem_input.RAT_index @[src/main/scala/Backend/ROB.scala 139:33]
    connect shared_mem.io.writeDataA.fetch_PC, shared_mem_input.fetch_PC @[src/main/scala/Backend/ROB.scala 139:33]
    connect shared_mem.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 140:33]
    connect shared_mem.io.addrB, front_index @[src/main/scala/Backend/ROB.scala 143:44]
    connect shared_mem.io.addrC, io.PC_file_exec_addr @[src/main/scala/Backend/ROB.scala 146:33]
    connect io.PC_file_exec_data, shared_mem.io.readDataC.fetch_PC @[src/main/scala/Backend/ROB.scala 147:33]
    inst ROB_WB_banks_0 of ROB_WB_mem @[src/main/scala/Backend/ROB.scala 159:15]
    connect ROB_WB_banks_0.clock, clock
    connect ROB_WB_banks_0.reset, reset
    inst ROB_WB_banks_1 of ROB_WB_mem_1 @[src/main/scala/Backend/ROB.scala 159:15]
    connect ROB_WB_banks_1.clock, clock
    connect ROB_WB_banks_1.reset, reset
    inst ROB_WB_banks_2 of ROB_WB_mem_2 @[src/main/scala/Backend/ROB.scala 159:15]
    connect ROB_WB_banks_2.clock, clock
    connect ROB_WB_banks_2.reset, reset
    inst ROB_WB_banks_3 of ROB_WB_mem_3 @[src/main/scala/Backend/ROB.scala 159:15]
    connect ROB_WB_banks_3.clock, clock
    connect ROB_WB_banks_3.reset, reset
    wire ROB_WB_data : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 163:31]
    connect ROB_WB_data.busy, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 164:26]
    connect ROB_WB_data.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 165:31]
    connect ROB_WB_banks_0.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 168:43]
    connect ROB_WB_banks_0.io.writeDataA.exception, ROB_WB_data.exception @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_0.io.writeDataA.busy, ROB_WB_data.busy @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_0.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 170:43]
    wire ROB_WB_data_FU0 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 175:35]
    connect ROB_WB_data_FU0.busy, io.FU_outputs[0].valid @[src/main/scala/Backend/ROB.scala 176:42]
    connect ROB_WB_data_FU0.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 177:42]
    connect ROB_WB_banks_0.io.addrB, io.FU_outputs[0].bits.ROB_index @[src/main/scala/Backend/ROB.scala 178:42]
    connect ROB_WB_banks_0.io.writeDataB.exception, ROB_WB_data_FU0.exception @[src/main/scala/Backend/ROB.scala 179:42]
    connect ROB_WB_banks_0.io.writeDataB.busy, ROB_WB_data_FU0.busy @[src/main/scala/Backend/ROB.scala 179:42]
    node _ROB_WB_banks_0_io_writeEnableB_T = eq(io.FU_outputs[0].bits.fetch_packet_index, UInt<1>(0h0)) @[src/main/scala/Backend/ROB.scala 180:114]
    node _ROB_WB_banks_0_io_writeEnableB_T_1 = and(io.FU_outputs[0].valid, _ROB_WB_banks_0_io_writeEnableB_T) @[src/main/scala/Backend/ROB.scala 180:69]
    connect ROB_WB_banks_0.io.writeEnableB, _ROB_WB_banks_0_io_writeEnableB_T_1 @[src/main/scala/Backend/ROB.scala 180:42]
    wire ROB_WB_data_FU1 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 183:35]
    connect ROB_WB_data_FU1.busy, io.FU_outputs[1].valid @[src/main/scala/Backend/ROB.scala 184:42]
    connect ROB_WB_data_FU1.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 185:42]
    connect ROB_WB_banks_0.io.addrC, io.FU_outputs[1].bits.ROB_index @[src/main/scala/Backend/ROB.scala 186:42]
    connect ROB_WB_banks_0.io.writeDataC.exception, ROB_WB_data_FU1.exception @[src/main/scala/Backend/ROB.scala 187:42]
    connect ROB_WB_banks_0.io.writeDataC.busy, ROB_WB_data_FU1.busy @[src/main/scala/Backend/ROB.scala 187:42]
    node _ROB_WB_banks_0_io_writeEnableC_T = eq(io.FU_outputs[1].bits.fetch_packet_index, UInt<1>(0h0)) @[src/main/scala/Backend/ROB.scala 188:114]
    node _ROB_WB_banks_0_io_writeEnableC_T_1 = and(io.FU_outputs[1].valid, _ROB_WB_banks_0_io_writeEnableC_T) @[src/main/scala/Backend/ROB.scala 188:69]
    connect ROB_WB_banks_0.io.writeEnableC, _ROB_WB_banks_0_io_writeEnableC_T_1 @[src/main/scala/Backend/ROB.scala 188:42]
    wire ROB_WB_data_FU2 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 191:35]
    connect ROB_WB_data_FU2.busy, io.FU_outputs[2].valid @[src/main/scala/Backend/ROB.scala 192:42]
    connect ROB_WB_data_FU2.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 193:42]
    connect ROB_WB_banks_0.io.addrD, io.FU_outputs[2].bits.ROB_index @[src/main/scala/Backend/ROB.scala 194:42]
    connect ROB_WB_banks_0.io.writeDataD.exception, ROB_WB_data_FU2.exception @[src/main/scala/Backend/ROB.scala 195:42]
    connect ROB_WB_banks_0.io.writeDataD.busy, ROB_WB_data_FU2.busy @[src/main/scala/Backend/ROB.scala 195:42]
    node _ROB_WB_banks_0_io_writeEnableD_T = eq(io.FU_outputs[2].bits.fetch_packet_index, UInt<1>(0h0)) @[src/main/scala/Backend/ROB.scala 196:114]
    node _ROB_WB_banks_0_io_writeEnableD_T_1 = and(io.FU_outputs[2].valid, _ROB_WB_banks_0_io_writeEnableD_T) @[src/main/scala/Backend/ROB.scala 196:69]
    connect ROB_WB_banks_0.io.writeEnableD, _ROB_WB_banks_0_io_writeEnableD_T_1 @[src/main/scala/Backend/ROB.scala 196:42]
    wire ROB_WB_data_FU3 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 199:35]
    connect ROB_WB_data_FU3.busy, io.FU_outputs[3].valid @[src/main/scala/Backend/ROB.scala 200:42]
    connect ROB_WB_data_FU3.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 201:42]
    connect ROB_WB_banks_0.io.addrE, io.FU_outputs[3].bits.ROB_index @[src/main/scala/Backend/ROB.scala 202:42]
    connect ROB_WB_banks_0.io.writeDataE.exception, ROB_WB_data_FU3.exception @[src/main/scala/Backend/ROB.scala 203:42]
    connect ROB_WB_banks_0.io.writeDataE.busy, ROB_WB_data_FU3.busy @[src/main/scala/Backend/ROB.scala 203:42]
    node _ROB_WB_banks_0_io_writeEnableE_T = eq(io.FU_outputs[3].bits.fetch_packet_index, UInt<1>(0h0)) @[src/main/scala/Backend/ROB.scala 204:114]
    node _ROB_WB_banks_0_io_writeEnableE_T_1 = and(io.FU_outputs[3].valid, _ROB_WB_banks_0_io_writeEnableE_T) @[src/main/scala/Backend/ROB.scala 204:69]
    connect ROB_WB_banks_0.io.writeEnableE, _ROB_WB_banks_0_io_writeEnableE_T_1 @[src/main/scala/Backend/ROB.scala 204:42]
    connect ROB_WB_banks_0.io.addrG, front_index @[src/main/scala/Backend/ROB.scala 207:40]
    wire ROB_WB_data_1 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 163:31]
    connect ROB_WB_data_1.busy, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 164:26]
    connect ROB_WB_data_1.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 165:31]
    connect ROB_WB_banks_1.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 168:43]
    connect ROB_WB_banks_1.io.writeDataA.exception, ROB_WB_data_1.exception @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_1.io.writeDataA.busy, ROB_WB_data_1.busy @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_1.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 170:43]
    wire ROB_WB_data_FU0_1 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 175:35]
    connect ROB_WB_data_FU0_1.busy, io.FU_outputs[0].valid @[src/main/scala/Backend/ROB.scala 176:42]
    connect ROB_WB_data_FU0_1.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 177:42]
    connect ROB_WB_banks_1.io.addrB, io.FU_outputs[0].bits.ROB_index @[src/main/scala/Backend/ROB.scala 178:42]
    connect ROB_WB_banks_1.io.writeDataB.exception, ROB_WB_data_FU0_1.exception @[src/main/scala/Backend/ROB.scala 179:42]
    connect ROB_WB_banks_1.io.writeDataB.busy, ROB_WB_data_FU0_1.busy @[src/main/scala/Backend/ROB.scala 179:42]
    node _ROB_WB_banks_1_io_writeEnableB_T = eq(io.FU_outputs[0].bits.fetch_packet_index, UInt<1>(0h1)) @[src/main/scala/Backend/ROB.scala 180:114]
    node _ROB_WB_banks_1_io_writeEnableB_T_1 = and(io.FU_outputs[0].valid, _ROB_WB_banks_1_io_writeEnableB_T) @[src/main/scala/Backend/ROB.scala 180:69]
    connect ROB_WB_banks_1.io.writeEnableB, _ROB_WB_banks_1_io_writeEnableB_T_1 @[src/main/scala/Backend/ROB.scala 180:42]
    wire ROB_WB_data_FU1_1 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 183:35]
    connect ROB_WB_data_FU1_1.busy, io.FU_outputs[1].valid @[src/main/scala/Backend/ROB.scala 184:42]
    connect ROB_WB_data_FU1_1.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 185:42]
    connect ROB_WB_banks_1.io.addrC, io.FU_outputs[1].bits.ROB_index @[src/main/scala/Backend/ROB.scala 186:42]
    connect ROB_WB_banks_1.io.writeDataC.exception, ROB_WB_data_FU1_1.exception @[src/main/scala/Backend/ROB.scala 187:42]
    connect ROB_WB_banks_1.io.writeDataC.busy, ROB_WB_data_FU1_1.busy @[src/main/scala/Backend/ROB.scala 187:42]
    node _ROB_WB_banks_1_io_writeEnableC_T = eq(io.FU_outputs[1].bits.fetch_packet_index, UInt<1>(0h1)) @[src/main/scala/Backend/ROB.scala 188:114]
    node _ROB_WB_banks_1_io_writeEnableC_T_1 = and(io.FU_outputs[1].valid, _ROB_WB_banks_1_io_writeEnableC_T) @[src/main/scala/Backend/ROB.scala 188:69]
    connect ROB_WB_banks_1.io.writeEnableC, _ROB_WB_banks_1_io_writeEnableC_T_1 @[src/main/scala/Backend/ROB.scala 188:42]
    wire ROB_WB_data_FU2_1 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 191:35]
    connect ROB_WB_data_FU2_1.busy, io.FU_outputs[2].valid @[src/main/scala/Backend/ROB.scala 192:42]
    connect ROB_WB_data_FU2_1.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 193:42]
    connect ROB_WB_banks_1.io.addrD, io.FU_outputs[2].bits.ROB_index @[src/main/scala/Backend/ROB.scala 194:42]
    connect ROB_WB_banks_1.io.writeDataD.exception, ROB_WB_data_FU2_1.exception @[src/main/scala/Backend/ROB.scala 195:42]
    connect ROB_WB_banks_1.io.writeDataD.busy, ROB_WB_data_FU2_1.busy @[src/main/scala/Backend/ROB.scala 195:42]
    node _ROB_WB_banks_1_io_writeEnableD_T = eq(io.FU_outputs[2].bits.fetch_packet_index, UInt<1>(0h1)) @[src/main/scala/Backend/ROB.scala 196:114]
    node _ROB_WB_banks_1_io_writeEnableD_T_1 = and(io.FU_outputs[2].valid, _ROB_WB_banks_1_io_writeEnableD_T) @[src/main/scala/Backend/ROB.scala 196:69]
    connect ROB_WB_banks_1.io.writeEnableD, _ROB_WB_banks_1_io_writeEnableD_T_1 @[src/main/scala/Backend/ROB.scala 196:42]
    wire ROB_WB_data_FU3_1 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 199:35]
    connect ROB_WB_data_FU3_1.busy, io.FU_outputs[3].valid @[src/main/scala/Backend/ROB.scala 200:42]
    connect ROB_WB_data_FU3_1.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 201:42]
    connect ROB_WB_banks_1.io.addrE, io.FU_outputs[3].bits.ROB_index @[src/main/scala/Backend/ROB.scala 202:42]
    connect ROB_WB_banks_1.io.writeDataE.exception, ROB_WB_data_FU3_1.exception @[src/main/scala/Backend/ROB.scala 203:42]
    connect ROB_WB_banks_1.io.writeDataE.busy, ROB_WB_data_FU3_1.busy @[src/main/scala/Backend/ROB.scala 203:42]
    node _ROB_WB_banks_1_io_writeEnableE_T = eq(io.FU_outputs[3].bits.fetch_packet_index, UInt<1>(0h1)) @[src/main/scala/Backend/ROB.scala 204:114]
    node _ROB_WB_banks_1_io_writeEnableE_T_1 = and(io.FU_outputs[3].valid, _ROB_WB_banks_1_io_writeEnableE_T) @[src/main/scala/Backend/ROB.scala 204:69]
    connect ROB_WB_banks_1.io.writeEnableE, _ROB_WB_banks_1_io_writeEnableE_T_1 @[src/main/scala/Backend/ROB.scala 204:42]
    connect ROB_WB_banks_1.io.addrG, front_index @[src/main/scala/Backend/ROB.scala 207:40]
    wire ROB_WB_data_2 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 163:31]
    connect ROB_WB_data_2.busy, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 164:26]
    connect ROB_WB_data_2.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 165:31]
    connect ROB_WB_banks_2.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 168:43]
    connect ROB_WB_banks_2.io.writeDataA.exception, ROB_WB_data_2.exception @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_2.io.writeDataA.busy, ROB_WB_data_2.busy @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_2.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 170:43]
    wire ROB_WB_data_FU0_2 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 175:35]
    connect ROB_WB_data_FU0_2.busy, io.FU_outputs[0].valid @[src/main/scala/Backend/ROB.scala 176:42]
    connect ROB_WB_data_FU0_2.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 177:42]
    connect ROB_WB_banks_2.io.addrB, io.FU_outputs[0].bits.ROB_index @[src/main/scala/Backend/ROB.scala 178:42]
    connect ROB_WB_banks_2.io.writeDataB.exception, ROB_WB_data_FU0_2.exception @[src/main/scala/Backend/ROB.scala 179:42]
    connect ROB_WB_banks_2.io.writeDataB.busy, ROB_WB_data_FU0_2.busy @[src/main/scala/Backend/ROB.scala 179:42]
    node _ROB_WB_banks_2_io_writeEnableB_T = eq(io.FU_outputs[0].bits.fetch_packet_index, UInt<2>(0h2)) @[src/main/scala/Backend/ROB.scala 180:114]
    node _ROB_WB_banks_2_io_writeEnableB_T_1 = and(io.FU_outputs[0].valid, _ROB_WB_banks_2_io_writeEnableB_T) @[src/main/scala/Backend/ROB.scala 180:69]
    connect ROB_WB_banks_2.io.writeEnableB, _ROB_WB_banks_2_io_writeEnableB_T_1 @[src/main/scala/Backend/ROB.scala 180:42]
    wire ROB_WB_data_FU1_2 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 183:35]
    connect ROB_WB_data_FU1_2.busy, io.FU_outputs[1].valid @[src/main/scala/Backend/ROB.scala 184:42]
    connect ROB_WB_data_FU1_2.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 185:42]
    connect ROB_WB_banks_2.io.addrC, io.FU_outputs[1].bits.ROB_index @[src/main/scala/Backend/ROB.scala 186:42]
    connect ROB_WB_banks_2.io.writeDataC.exception, ROB_WB_data_FU1_2.exception @[src/main/scala/Backend/ROB.scala 187:42]
    connect ROB_WB_banks_2.io.writeDataC.busy, ROB_WB_data_FU1_2.busy @[src/main/scala/Backend/ROB.scala 187:42]
    node _ROB_WB_banks_2_io_writeEnableC_T = eq(io.FU_outputs[1].bits.fetch_packet_index, UInt<2>(0h2)) @[src/main/scala/Backend/ROB.scala 188:114]
    node _ROB_WB_banks_2_io_writeEnableC_T_1 = and(io.FU_outputs[1].valid, _ROB_WB_banks_2_io_writeEnableC_T) @[src/main/scala/Backend/ROB.scala 188:69]
    connect ROB_WB_banks_2.io.writeEnableC, _ROB_WB_banks_2_io_writeEnableC_T_1 @[src/main/scala/Backend/ROB.scala 188:42]
    wire ROB_WB_data_FU2_2 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 191:35]
    connect ROB_WB_data_FU2_2.busy, io.FU_outputs[2].valid @[src/main/scala/Backend/ROB.scala 192:42]
    connect ROB_WB_data_FU2_2.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 193:42]
    connect ROB_WB_banks_2.io.addrD, io.FU_outputs[2].bits.ROB_index @[src/main/scala/Backend/ROB.scala 194:42]
    connect ROB_WB_banks_2.io.writeDataD.exception, ROB_WB_data_FU2_2.exception @[src/main/scala/Backend/ROB.scala 195:42]
    connect ROB_WB_banks_2.io.writeDataD.busy, ROB_WB_data_FU2_2.busy @[src/main/scala/Backend/ROB.scala 195:42]
    node _ROB_WB_banks_2_io_writeEnableD_T = eq(io.FU_outputs[2].bits.fetch_packet_index, UInt<2>(0h2)) @[src/main/scala/Backend/ROB.scala 196:114]
    node _ROB_WB_banks_2_io_writeEnableD_T_1 = and(io.FU_outputs[2].valid, _ROB_WB_banks_2_io_writeEnableD_T) @[src/main/scala/Backend/ROB.scala 196:69]
    connect ROB_WB_banks_2.io.writeEnableD, _ROB_WB_banks_2_io_writeEnableD_T_1 @[src/main/scala/Backend/ROB.scala 196:42]
    wire ROB_WB_data_FU3_2 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 199:35]
    connect ROB_WB_data_FU3_2.busy, io.FU_outputs[3].valid @[src/main/scala/Backend/ROB.scala 200:42]
    connect ROB_WB_data_FU3_2.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 201:42]
    connect ROB_WB_banks_2.io.addrE, io.FU_outputs[3].bits.ROB_index @[src/main/scala/Backend/ROB.scala 202:42]
    connect ROB_WB_banks_2.io.writeDataE.exception, ROB_WB_data_FU3_2.exception @[src/main/scala/Backend/ROB.scala 203:42]
    connect ROB_WB_banks_2.io.writeDataE.busy, ROB_WB_data_FU3_2.busy @[src/main/scala/Backend/ROB.scala 203:42]
    node _ROB_WB_banks_2_io_writeEnableE_T = eq(io.FU_outputs[3].bits.fetch_packet_index, UInt<2>(0h2)) @[src/main/scala/Backend/ROB.scala 204:114]
    node _ROB_WB_banks_2_io_writeEnableE_T_1 = and(io.FU_outputs[3].valid, _ROB_WB_banks_2_io_writeEnableE_T) @[src/main/scala/Backend/ROB.scala 204:69]
    connect ROB_WB_banks_2.io.writeEnableE, _ROB_WB_banks_2_io_writeEnableE_T_1 @[src/main/scala/Backend/ROB.scala 204:42]
    connect ROB_WB_banks_2.io.addrG, front_index @[src/main/scala/Backend/ROB.scala 207:40]
    wire ROB_WB_data_3 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 163:31]
    connect ROB_WB_data_3.busy, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 164:26]
    connect ROB_WB_data_3.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 165:31]
    connect ROB_WB_banks_3.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 168:43]
    connect ROB_WB_banks_3.io.writeDataA.exception, ROB_WB_data_3.exception @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_3.io.writeDataA.busy, ROB_WB_data_3.busy @[src/main/scala/Backend/ROB.scala 169:43]
    connect ROB_WB_banks_3.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 170:43]
    wire ROB_WB_data_FU0_3 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 175:35]
    connect ROB_WB_data_FU0_3.busy, io.FU_outputs[0].valid @[src/main/scala/Backend/ROB.scala 176:42]
    connect ROB_WB_data_FU0_3.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 177:42]
    connect ROB_WB_banks_3.io.addrB, io.FU_outputs[0].bits.ROB_index @[src/main/scala/Backend/ROB.scala 178:42]
    connect ROB_WB_banks_3.io.writeDataB.exception, ROB_WB_data_FU0_3.exception @[src/main/scala/Backend/ROB.scala 179:42]
    connect ROB_WB_banks_3.io.writeDataB.busy, ROB_WB_data_FU0_3.busy @[src/main/scala/Backend/ROB.scala 179:42]
    node _ROB_WB_banks_3_io_writeEnableB_T = eq(io.FU_outputs[0].bits.fetch_packet_index, UInt<2>(0h3)) @[src/main/scala/Backend/ROB.scala 180:114]
    node _ROB_WB_banks_3_io_writeEnableB_T_1 = and(io.FU_outputs[0].valid, _ROB_WB_banks_3_io_writeEnableB_T) @[src/main/scala/Backend/ROB.scala 180:69]
    connect ROB_WB_banks_3.io.writeEnableB, _ROB_WB_banks_3_io_writeEnableB_T_1 @[src/main/scala/Backend/ROB.scala 180:42]
    wire ROB_WB_data_FU1_3 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 183:35]
    connect ROB_WB_data_FU1_3.busy, io.FU_outputs[1].valid @[src/main/scala/Backend/ROB.scala 184:42]
    connect ROB_WB_data_FU1_3.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 185:42]
    connect ROB_WB_banks_3.io.addrC, io.FU_outputs[1].bits.ROB_index @[src/main/scala/Backend/ROB.scala 186:42]
    connect ROB_WB_banks_3.io.writeDataC.exception, ROB_WB_data_FU1_3.exception @[src/main/scala/Backend/ROB.scala 187:42]
    connect ROB_WB_banks_3.io.writeDataC.busy, ROB_WB_data_FU1_3.busy @[src/main/scala/Backend/ROB.scala 187:42]
    node _ROB_WB_banks_3_io_writeEnableC_T = eq(io.FU_outputs[1].bits.fetch_packet_index, UInt<2>(0h3)) @[src/main/scala/Backend/ROB.scala 188:114]
    node _ROB_WB_banks_3_io_writeEnableC_T_1 = and(io.FU_outputs[1].valid, _ROB_WB_banks_3_io_writeEnableC_T) @[src/main/scala/Backend/ROB.scala 188:69]
    connect ROB_WB_banks_3.io.writeEnableC, _ROB_WB_banks_3_io_writeEnableC_T_1 @[src/main/scala/Backend/ROB.scala 188:42]
    wire ROB_WB_data_FU2_3 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 191:35]
    connect ROB_WB_data_FU2_3.busy, io.FU_outputs[2].valid @[src/main/scala/Backend/ROB.scala 192:42]
    connect ROB_WB_data_FU2_3.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 193:42]
    connect ROB_WB_banks_3.io.addrD, io.FU_outputs[2].bits.ROB_index @[src/main/scala/Backend/ROB.scala 194:42]
    connect ROB_WB_banks_3.io.writeDataD.exception, ROB_WB_data_FU2_3.exception @[src/main/scala/Backend/ROB.scala 195:42]
    connect ROB_WB_banks_3.io.writeDataD.busy, ROB_WB_data_FU2_3.busy @[src/main/scala/Backend/ROB.scala 195:42]
    node _ROB_WB_banks_3_io_writeEnableD_T = eq(io.FU_outputs[2].bits.fetch_packet_index, UInt<2>(0h3)) @[src/main/scala/Backend/ROB.scala 196:114]
    node _ROB_WB_banks_3_io_writeEnableD_T_1 = and(io.FU_outputs[2].valid, _ROB_WB_banks_3_io_writeEnableD_T) @[src/main/scala/Backend/ROB.scala 196:69]
    connect ROB_WB_banks_3.io.writeEnableD, _ROB_WB_banks_3_io_writeEnableD_T_1 @[src/main/scala/Backend/ROB.scala 196:42]
    wire ROB_WB_data_FU3_3 : { busy : UInt<1>, exception : UInt<1>} @[src/main/scala/Backend/ROB.scala 199:35]
    connect ROB_WB_data_FU3_3.busy, io.FU_outputs[3].valid @[src/main/scala/Backend/ROB.scala 200:42]
    connect ROB_WB_data_FU3_3.exception, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 201:42]
    connect ROB_WB_banks_3.io.addrE, io.FU_outputs[3].bits.ROB_index @[src/main/scala/Backend/ROB.scala 202:42]
    connect ROB_WB_banks_3.io.writeDataE.exception, ROB_WB_data_FU3_3.exception @[src/main/scala/Backend/ROB.scala 203:42]
    connect ROB_WB_banks_3.io.writeDataE.busy, ROB_WB_data_FU3_3.busy @[src/main/scala/Backend/ROB.scala 203:42]
    node _ROB_WB_banks_3_io_writeEnableE_T = eq(io.FU_outputs[3].bits.fetch_packet_index, UInt<2>(0h3)) @[src/main/scala/Backend/ROB.scala 204:114]
    node _ROB_WB_banks_3_io_writeEnableE_T_1 = and(io.FU_outputs[3].valid, _ROB_WB_banks_3_io_writeEnableE_T) @[src/main/scala/Backend/ROB.scala 204:69]
    connect ROB_WB_banks_3.io.writeEnableE, _ROB_WB_banks_3_io_writeEnableE_T_1 @[src/main/scala/Backend/ROB.scala 204:42]
    connect ROB_WB_banks_3.io.addrG, front_index @[src/main/scala/Backend/ROB.scala 207:40]
    inst ROB_entry_banks_0 of ROB_entry_mem @[src/main/scala/Backend/ROB.scala 219:15]
    connect ROB_entry_banks_0.clock, clock
    connect ROB_entry_banks_0.reset, reset
    inst ROB_entry_banks_1 of ROB_entry_mem_1 @[src/main/scala/Backend/ROB.scala 219:15]
    connect ROB_entry_banks_1.clock, clock
    connect ROB_entry_banks_1.reset, reset
    inst ROB_entry_banks_2 of ROB_entry_mem_2 @[src/main/scala/Backend/ROB.scala 219:15]
    connect ROB_entry_banks_2.clock, clock
    connect ROB_entry_banks_2.reset, reset
    inst ROB_entry_banks_3 of ROB_entry_mem_3 @[src/main/scala/Backend/ROB.scala 219:15]
    connect ROB_entry_banks_3.clock, clock
    connect ROB_entry_banks_3.reset, reset
    wire ROB_entry_data : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} @[src/main/scala/Backend/ROB.scala 223:34]
    connect ROB_entry_data.valid, io.ROB_packet.bits.valid_bits[0] @[src/main/scala/Backend/ROB.scala 224:46]
    connect ROB_entry_data.is_branch, io.ROB_packet.bits.decoded_instruction[0].needs_branch_unit @[src/main/scala/Backend/ROB.scala 225:46]
    connect ROB_entry_data.memory_type, io.ROB_packet.bits.decoded_instruction[0].memory_type @[src/main/scala/Backend/ROB.scala 226:46]
    connect ROB_entry_data.RD, io.ROB_packet.bits.decoded_instruction[0].RD @[src/main/scala/Backend/ROB.scala 227:46]
    connect ROB_entry_data.RD_valid, io.ROB_packet.bits.decoded_instruction[0].RD_valid @[src/main/scala/Backend/ROB.scala 228:46]
    connect ROB_entry_banks_0.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 231:46]
    connect ROB_entry_banks_0.io.writeDataA.RD_valid, ROB_entry_data.RD_valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_0.io.writeDataA.RD, ROB_entry_data.RD @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_0.io.writeDataA.memory_type, ROB_entry_data.memory_type @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_0.io.writeDataA.is_branch, ROB_entry_data.is_branch @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_0.io.writeDataA.valid, ROB_entry_data.valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_0.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 233:46]
    connect ROB_entry_banks_0.io.addrB, front_index @[src/main/scala/Backend/ROB.scala 236:46]
    wire ROB_entry_data_1 : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} @[src/main/scala/Backend/ROB.scala 223:34]
    connect ROB_entry_data_1.valid, io.ROB_packet.bits.valid_bits[1] @[src/main/scala/Backend/ROB.scala 224:46]
    connect ROB_entry_data_1.is_branch, io.ROB_packet.bits.decoded_instruction[1].needs_branch_unit @[src/main/scala/Backend/ROB.scala 225:46]
    connect ROB_entry_data_1.memory_type, io.ROB_packet.bits.decoded_instruction[1].memory_type @[src/main/scala/Backend/ROB.scala 226:46]
    connect ROB_entry_data_1.RD, io.ROB_packet.bits.decoded_instruction[1].RD @[src/main/scala/Backend/ROB.scala 227:46]
    connect ROB_entry_data_1.RD_valid, io.ROB_packet.bits.decoded_instruction[1].RD_valid @[src/main/scala/Backend/ROB.scala 228:46]
    connect ROB_entry_banks_1.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 231:46]
    connect ROB_entry_banks_1.io.writeDataA.RD_valid, ROB_entry_data_1.RD_valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_1.io.writeDataA.RD, ROB_entry_data_1.RD @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_1.io.writeDataA.memory_type, ROB_entry_data_1.memory_type @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_1.io.writeDataA.is_branch, ROB_entry_data_1.is_branch @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_1.io.writeDataA.valid, ROB_entry_data_1.valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_1.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 233:46]
    connect ROB_entry_banks_1.io.addrB, front_index @[src/main/scala/Backend/ROB.scala 236:46]
    wire ROB_entry_data_2 : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} @[src/main/scala/Backend/ROB.scala 223:34]
    connect ROB_entry_data_2.valid, io.ROB_packet.bits.valid_bits[2] @[src/main/scala/Backend/ROB.scala 224:46]
    connect ROB_entry_data_2.is_branch, io.ROB_packet.bits.decoded_instruction[2].needs_branch_unit @[src/main/scala/Backend/ROB.scala 225:46]
    connect ROB_entry_data_2.memory_type, io.ROB_packet.bits.decoded_instruction[2].memory_type @[src/main/scala/Backend/ROB.scala 226:46]
    connect ROB_entry_data_2.RD, io.ROB_packet.bits.decoded_instruction[2].RD @[src/main/scala/Backend/ROB.scala 227:46]
    connect ROB_entry_data_2.RD_valid, io.ROB_packet.bits.decoded_instruction[2].RD_valid @[src/main/scala/Backend/ROB.scala 228:46]
    connect ROB_entry_banks_2.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 231:46]
    connect ROB_entry_banks_2.io.writeDataA.RD_valid, ROB_entry_data_2.RD_valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_2.io.writeDataA.RD, ROB_entry_data_2.RD @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_2.io.writeDataA.memory_type, ROB_entry_data_2.memory_type @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_2.io.writeDataA.is_branch, ROB_entry_data_2.is_branch @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_2.io.writeDataA.valid, ROB_entry_data_2.valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_2.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 233:46]
    connect ROB_entry_banks_2.io.addrB, front_index @[src/main/scala/Backend/ROB.scala 236:46]
    wire ROB_entry_data_3 : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>} @[src/main/scala/Backend/ROB.scala 223:34]
    connect ROB_entry_data_3.valid, io.ROB_packet.bits.valid_bits[3] @[src/main/scala/Backend/ROB.scala 224:46]
    connect ROB_entry_data_3.is_branch, io.ROB_packet.bits.decoded_instruction[3].needs_branch_unit @[src/main/scala/Backend/ROB.scala 225:46]
    connect ROB_entry_data_3.memory_type, io.ROB_packet.bits.decoded_instruction[3].memory_type @[src/main/scala/Backend/ROB.scala 226:46]
    connect ROB_entry_data_3.RD, io.ROB_packet.bits.decoded_instruction[3].RD @[src/main/scala/Backend/ROB.scala 227:46]
    connect ROB_entry_data_3.RD_valid, io.ROB_packet.bits.decoded_instruction[3].RD_valid @[src/main/scala/Backend/ROB.scala 228:46]
    connect ROB_entry_banks_3.io.addrA, back_index @[src/main/scala/Backend/ROB.scala 231:46]
    connect ROB_entry_banks_3.io.writeDataA.RD_valid, ROB_entry_data_3.RD_valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_3.io.writeDataA.RD, ROB_entry_data_3.RD @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_3.io.writeDataA.memory_type, ROB_entry_data_3.memory_type @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_3.io.writeDataA.is_branch, ROB_entry_data_3.is_branch @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_3.io.writeDataA.valid, ROB_entry_data_3.valid @[src/main/scala/Backend/ROB.scala 232:46]
    connect ROB_entry_banks_3.io.writeEnableA, allocate @[src/main/scala/Backend/ROB.scala 233:46]
    connect ROB_entry_banks_3.io.addrB, front_index @[src/main/scala/Backend/ROB.scala 236:46]
    node _front_pointer_T = add(front_pointer, io.commit.valid) @[src/main/scala/Backend/ROB.scala 242:36]
    node _front_pointer_T_1 = tail(_front_pointer_T, 1) @[src/main/scala/Backend/ROB.scala 242:36]
    connect front_pointer, _front_pointer_T_1 @[src/main/scala/Backend/ROB.scala 242:19]
    when io.flush : @[src/main/scala/Backend/ROB.scala 245:19]
      connect front_pointer, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 246:23]
      connect front_index, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 247:23]
    else :
      when io.commit.valid : @[src/main/scala/Backend/ROB.scala 248:32]
        node _bypassed_pointer_T = add(front_pointer, UInt<1>(0h1)) @[src/main/scala/Backend/ROB.scala 249:47]
        node bypassed_pointer = tail(_bypassed_pointer_T, 1) @[src/main/scala/Backend/ROB.scala 249:47]
        node _front_index_T = bits(bypassed_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 250:40]
        connect front_index, _front_index_T @[src/main/scala/Backend/ROB.scala 250:21]
        node _front_pointer_T_2 = add(front_pointer, UInt<1>(0h1)) @[src/main/scala/Backend/ROB.scala 251:40]
        node _front_pointer_T_3 = tail(_front_pointer_T_2, 1) @[src/main/scala/Backend/ROB.scala 251:40]
        connect front_pointer, _front_pointer_T_3 @[src/main/scala/Backend/ROB.scala 251:23]
      else :
        node _front_index_T_1 = bits(front_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 253:37]
        connect front_index, _front_index_T_1 @[src/main/scala/Backend/ROB.scala 253:21]
    when io.flush : @[src/main/scala/Backend/ROB.scala 256:19]
      connect back_pointer, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 257:22]
      connect back_index, UInt<1>(0h0) @[src/main/scala/Backend/ROB.scala 258:21]
    else :
      node _back_pointer_T = add(back_pointer, allocate) @[src/main/scala/Backend/ROB.scala 260:38]
      node _back_pointer_T_1 = tail(_back_pointer_T, 1) @[src/main/scala/Backend/ROB.scala 260:38]
      connect back_pointer, _back_pointer_T_1 @[src/main/scala/Backend/ROB.scala 260:22]
      node _back_index_T = bits(back_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 261:37]
      connect back_index, _back_index_T @[src/main/scala/Backend/ROB.scala 261:22]
    connect io.ROB_output.row_valid, row_valid_mem[_row_valid_T] @[src/main/scala/Backend/ROB.scala 268:29]
    reg io_ROB_output_ROB_index_REG : UInt, clock @[src/main/scala/Backend/ROB.scala 269:39]
    connect io_ROB_output_ROB_index_REG, front_index @[src/main/scala/Backend/ROB.scala 269:39]
    connect io.ROB_output.ROB_index, io_ROB_output_ROB_index_REG @[src/main/scala/Backend/ROB.scala 269:29]
    connect io.ROB_output.fetch_PC, shared_mem.io.readDataB.fetch_PC @[src/main/scala/Backend/ROB.scala 271:44]
    connect io.ROB_output.RAT_index, shared_mem.io.readDataB.RAT_index @[src/main/scala/Backend/ROB.scala 272:44]
    connect io.ROB_output.free_list_front_pointer, shared_mem.io.readDataB.free_list_front_pointer @[src/main/scala/Backend/ROB.scala 273:44]
    connect io.ROB_output.complete[0], ROB_WB_banks_0.io.readDataG.busy @[src/main/scala/Backend/ROB.scala 276:41]
    connect io.ROB_output.ROB_entries[0], ROB_entry_banks_0.io.readDataB @[src/main/scala/Backend/ROB.scala 277:41]
    connect io.ROB_output.complete[1], ROB_WB_banks_1.io.readDataG.busy @[src/main/scala/Backend/ROB.scala 276:41]
    connect io.ROB_output.ROB_entries[1], ROB_entry_banks_1.io.readDataB @[src/main/scala/Backend/ROB.scala 277:41]
    connect io.ROB_output.complete[2], ROB_WB_banks_2.io.readDataG.busy @[src/main/scala/Backend/ROB.scala 276:41]
    connect io.ROB_output.ROB_entries[2], ROB_entry_banks_2.io.readDataB @[src/main/scala/Backend/ROB.scala 277:41]
    connect io.ROB_output.complete[3], ROB_WB_banks_3.io.readDataG.busy @[src/main/scala/Backend/ROB.scala 276:41]
    connect io.ROB_output.ROB_entries[3], ROB_entry_banks_3.io.readDataB @[src/main/scala/Backend/ROB.scala 277:41]
    node _full_T = bits(front_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 284:30]
    node _full_T_1 = bits(back_pointer, 5, 0) @[src/main/scala/Backend/ROB.scala 284:67]
    node _full_T_2 = eq(_full_T, _full_T_1) @[src/main/scala/Backend/ROB.scala 284:51]
    node _full_T_3 = neq(front_pointer, back_pointer) @[src/main/scala/Backend/ROB.scala 284:107]
    node full = and(_full_T_2, _full_T_3) @[src/main/scala/Backend/ROB.scala 284:89]
    node _io_ROB_packet_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/Backend/ROB.scala 286:28]
    connect io.ROB_packet.ready, _io_ROB_packet_ready_T @[src/main/scala/Backend/ROB.scala 286:25]
    reg shared_memory_update_notif : UInt<1>, clock @[src/main/scala/Backend/ROB.scala 292:45]
    connect shared_memory_update_notif, io.ROB_packet.valid @[src/main/scala/Backend/ROB.scala 292:45]

  module BRU : @[src/main/scala/Frontend/BRU.scala 38:7]
    input clock : Clock @[src/main/scala/Frontend/BRU.scala 38:7]
    input reset : Reset @[src/main/scala/Frontend/BRU.scala 38:7]
    output io : { flip FTQ : { valid : UInt<1>, fetch_PC : UInt<32>, is_misprediction : UInt<1>, predicted_PC : UInt<32>, T_NT : UInt<1>, br_type : UInt<3>, GHR : UInt<16>, NEXT : UInt<7>, TOS : UInt<7>, dominant_index : UInt<2>, resolved_PC : UInt<32>}, flip ROB_output : { row_valid : UInt<1>, fetch_PC : UInt<32>, RAT_index : UInt<4>, ROB_index : UInt<6>, free_list_front_pointer : UInt<8>, ROB_entries : { valid : UInt<1>, is_branch : UInt<1>, memory_type : UInt<2>, RD : UInt<7>, RD_valid : UInt<1>}[4], complete : UInt<1>[4]}, commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}} @[src/main/scala/Frontend/BRU.scala 41:16]

    wire commit_valid : UInt<1> @[src/main/scala/Frontend/BRU.scala 53:35]
    wire commit_row_complete : UInt<1>[4] @[src/main/scala/Frontend/BRU.scala 54:35]
    node is_completed = and(io.ROB_output.complete[0], io.ROB_output.ROB_entries[0].valid) @[src/main/scala/Frontend/BRU.scala 57:58]
    node is_invalid = eq(io.ROB_output.ROB_entries[0].valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BRU.scala 58:32]
    node is_load = eq(io.ROB_output.ROB_entries[0].memory_type, UInt<1>(0h1)) @[src/main/scala/Frontend/BRU.scala 59:72]
    node is_store = eq(io.ROB_output.ROB_entries[0].memory_type, UInt<2>(0h2)) @[src/main/scala/Frontend/BRU.scala 60:72]
    node _commit_row_complete_0_T = or(is_completed, is_invalid) @[src/main/scala/Frontend/BRU.scala 61:48]
    node _commit_row_complete_0_T_1 = or(_commit_row_complete_0_T, is_store) @[src/main/scala/Frontend/BRU.scala 61:63]
    connect commit_row_complete[0], _commit_row_complete_0_T_1 @[src/main/scala/Frontend/BRU.scala 61:32]
    node is_completed_1 = and(io.ROB_output.complete[1], io.ROB_output.ROB_entries[1].valid) @[src/main/scala/Frontend/BRU.scala 57:58]
    node is_invalid_1 = eq(io.ROB_output.ROB_entries[1].valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BRU.scala 58:32]
    node is_load_1 = eq(io.ROB_output.ROB_entries[1].memory_type, UInt<1>(0h1)) @[src/main/scala/Frontend/BRU.scala 59:72]
    node is_store_1 = eq(io.ROB_output.ROB_entries[1].memory_type, UInt<2>(0h2)) @[src/main/scala/Frontend/BRU.scala 60:72]
    node _commit_row_complete_1_T = or(is_completed_1, is_invalid_1) @[src/main/scala/Frontend/BRU.scala 61:48]
    node _commit_row_complete_1_T_1 = or(_commit_row_complete_1_T, is_store_1) @[src/main/scala/Frontend/BRU.scala 61:63]
    connect commit_row_complete[1], _commit_row_complete_1_T_1 @[src/main/scala/Frontend/BRU.scala 61:32]
    node is_completed_2 = and(io.ROB_output.complete[2], io.ROB_output.ROB_entries[2].valid) @[src/main/scala/Frontend/BRU.scala 57:58]
    node is_invalid_2 = eq(io.ROB_output.ROB_entries[2].valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BRU.scala 58:32]
    node is_load_2 = eq(io.ROB_output.ROB_entries[2].memory_type, UInt<1>(0h1)) @[src/main/scala/Frontend/BRU.scala 59:72]
    node is_store_2 = eq(io.ROB_output.ROB_entries[2].memory_type, UInt<2>(0h2)) @[src/main/scala/Frontend/BRU.scala 60:72]
    node _commit_row_complete_2_T = or(is_completed_2, is_invalid_2) @[src/main/scala/Frontend/BRU.scala 61:48]
    node _commit_row_complete_2_T_1 = or(_commit_row_complete_2_T, is_store_2) @[src/main/scala/Frontend/BRU.scala 61:63]
    connect commit_row_complete[2], _commit_row_complete_2_T_1 @[src/main/scala/Frontend/BRU.scala 61:32]
    node is_completed_3 = and(io.ROB_output.complete[3], io.ROB_output.ROB_entries[3].valid) @[src/main/scala/Frontend/BRU.scala 57:58]
    node is_invalid_3 = eq(io.ROB_output.ROB_entries[3].valid, UInt<1>(0h0)) @[src/main/scala/Frontend/BRU.scala 58:32]
    node is_load_3 = eq(io.ROB_output.ROB_entries[3].memory_type, UInt<1>(0h1)) @[src/main/scala/Frontend/BRU.scala 59:72]
    node is_store_3 = eq(io.ROB_output.ROB_entries[3].memory_type, UInt<2>(0h2)) @[src/main/scala/Frontend/BRU.scala 60:72]
    node _commit_row_complete_3_T = or(is_completed_3, is_invalid_3) @[src/main/scala/Frontend/BRU.scala 61:48]
    node _commit_row_complete_3_T_1 = or(_commit_row_complete_3_T, is_store_3) @[src/main/scala/Frontend/BRU.scala 61:63]
    connect commit_row_complete[3], _commit_row_complete_3_T_1 @[src/main/scala/Frontend/BRU.scala 61:32]
    node _commit_valid_T = and(commit_row_complete[0], commit_row_complete[1]) @[src/main/scala/Frontend/BRU.scala 63:77]
    node _commit_valid_T_1 = and(_commit_valid_T, commit_row_complete[2]) @[src/main/scala/Frontend/BRU.scala 63:77]
    node _commit_valid_T_2 = and(_commit_valid_T_1, commit_row_complete[3]) @[src/main/scala/Frontend/BRU.scala 63:77]
    node _commit_valid_T_3 = and(io.ROB_output.row_valid, _commit_valid_T_2) @[src/main/scala/Frontend/BRU.scala 63:45]
    connect commit_valid, _commit_valid_T_3 @[src/main/scala/Frontend/BRU.scala 63:18]
    connect io.commit.bits.GHR, io.FTQ.GHR @[src/main/scala/Frontend/BRU.scala 69:50]
    connect io.commit.bits.TOS, io.FTQ.TOS @[src/main/scala/Frontend/BRU.scala 70:50]
    connect io.commit.bits.NEXT, io.FTQ.NEXT @[src/main/scala/Frontend/BRU.scala 71:50]
    connect io.commit.bits.RAT_index, io.ROB_output.RAT_index @[src/main/scala/Frontend/BRU.scala 72:50]
    connect io.commit.bits.ROB_index, io.ROB_output.ROB_index @[src/main/scala/Frontend/BRU.scala 73:50]
    connect io.commit.bits.free_list_front_pointer, io.ROB_output.free_list_front_pointer @[src/main/scala/Frontend/BRU.scala 74:50]
    connect io.commit.bits.fetch_PC, io.ROB_output.fetch_PC @[src/main/scala/Frontend/BRU.scala 75:50]
    connect io.commit.bits.RD[0], io.ROB_output.ROB_entries[0].RD @[src/main/scala/Frontend/BRU.scala 78:50]
    connect io.commit.bits.RD_valid[0], io.ROB_output.ROB_entries[0].RD_valid @[src/main/scala/Frontend/BRU.scala 79:50]
    connect io.commit.bits.RD[1], io.ROB_output.ROB_entries[1].RD @[src/main/scala/Frontend/BRU.scala 78:50]
    connect io.commit.bits.RD_valid[1], io.ROB_output.ROB_entries[1].RD_valid @[src/main/scala/Frontend/BRU.scala 79:50]
    connect io.commit.bits.RD[2], io.ROB_output.ROB_entries[2].RD @[src/main/scala/Frontend/BRU.scala 78:50]
    connect io.commit.bits.RD_valid[2], io.ROB_output.ROB_entries[2].RD_valid @[src/main/scala/Frontend/BRU.scala 79:50]
    connect io.commit.bits.RD[3], io.ROB_output.ROB_entries[3].RD @[src/main/scala/Frontend/BRU.scala 78:50]
    connect io.commit.bits.RD_valid[3], io.ROB_output.ROB_entries[3].RD_valid @[src/main/scala/Frontend/BRU.scala 79:50]
    wire branch_commit : UInt<1> @[src/main/scala/Frontend/BRU.scala 82:29]
    connect io.commit.valid, commit_valid @[src/main/scala/Frontend/BRU.scala 84:21]
    node _branch_commit_T = eq(io.ROB_output.fetch_PC, io.FTQ.fetch_PC) @[src/main/scala/Frontend/BRU.scala 85:65]
    node _branch_commit_T_1 = and(io.commit.valid, _branch_commit_T) @[src/main/scala/Frontend/BRU.scala 85:38]
    node _branch_commit_T_2 = and(_branch_commit_T_1, io.FTQ.valid) @[src/main/scala/Frontend/BRU.scala 85:86]
    connect branch_commit, _branch_commit_T_2 @[src/main/scala/Frontend/BRU.scala 85:19]
    connect io.commit.bits.is_misprediction, UInt<1>(0h0) @[src/main/scala/Frontend/BRU.scala 87:42]
    connect io.commit.bits.T_NT, UInt<1>(0h0) @[src/main/scala/Frontend/BRU.scala 88:42]
    connect io.commit.bits.br_type, UInt<1>(0h0) @[src/main/scala/Frontend/BRU.scala 89:42]
    connect io.commit.bits.fetch_packet_index, UInt<1>(0h0) @[src/main/scala/Frontend/BRU.scala 90:42]
    connect io.commit.bits.expected_PC, UInt<1>(0h0) @[src/main/scala/Frontend/BRU.scala 91:42]
    when branch_commit : @[src/main/scala/Frontend/BRU.scala 93:24]
      node _io_commit_bits_is_misprediction_T = neq(io.FTQ.predicted_PC, io.FTQ.resolved_PC) @[src/main/scala/Frontend/BRU.scala 94:70]
      node _io_commit_bits_is_misprediction_T_1 = and(_io_commit_bits_is_misprediction_T, branch_commit) @[src/main/scala/Frontend/BRU.scala 94:94]
      connect io.commit.bits.is_misprediction, _io_commit_bits_is_misprediction_T_1 @[src/main/scala/Frontend/BRU.scala 94:46]
      connect io.commit.bits.T_NT, io.FTQ.T_NT @[src/main/scala/Frontend/BRU.scala 95:46]
      connect io.commit.bits.br_type, io.FTQ.br_type @[src/main/scala/Frontend/BRU.scala 96:46]
      invalidate io.commit.bits.fetch_packet_index @[src/main/scala/Frontend/BRU.scala 97:46]
      connect io.commit.bits.expected_PC, io.FTQ.resolved_PC @[src/main/scala/Frontend/BRU.scala 98:46]
      connect io.commit.bits.fetch_packet_index, io.FTQ.dominant_index @[src/main/scala/Frontend/BRU.scala 99:46]
    node _T = neq(io.commit.bits.GHR, UInt<1>(0h1)) @[src/main/scala/Frontend/BRU.scala 102:39]
    node has_been_reset = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable = eq(has_been_reset, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_1 = intrinsic(circt_ltl_disable : UInt<1>, _T, disable) @[src/main/scala/Frontend/BRU.scala 102:19]
    node clock_1 = intrinsic(circt_ltl_clock : UInt<1>, disable_1, clock) @[src/main/scala/Frontend/BRU.scala 102:19]
    intrinsic(circt_verif_assert, clock_1) @[src/main/scala/Frontend/BRU.scala 102:19]
    node _T_1 = neq(io.commit.bits.GHR, UInt<1>(0h1)) @[src/main/scala/Frontend/BRU.scala 103:39]
    node has_been_reset_1 = intrinsic(circt_has_been_reset : UInt<1>, clock, reset) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_2 = eq(has_been_reset_1, UInt<1>(0h0)) @[src/main/scala/chisel3/ltl/LTL.scala 422:39]
    node disable_3 = intrinsic(circt_ltl_disable : UInt<1>, _T_1, disable_2) @[src/main/scala/Frontend/BRU.scala 103:19]
    node clock_2 = intrinsic(circt_ltl_clock : UInt<1>, disable_3, clock) @[src/main/scala/Frontend/BRU.scala 103:19]
    intrinsic(circt_verif_assume, clock_2) @[src/main/scala/Frontend/BRU.scala 103:19]

  public module ChaosCore : @[src/main/scala/Core/ChaosCore.scala 39:7]
    input clock : Clock @[src/main/scala/Core/ChaosCore.scala 39:7]
    input reset : UInt<1> @[src/main/scala/Core/ChaosCore.scala 39:7]
    output io : { commit : { valid : UInt<1>, bits : { fetch_PC : UInt<32>, T_NT : UInt<1>, ROB_index : UInt<6>, br_type : UInt<3>, fetch_packet_index : UInt<2>, is_misprediction : UInt<1>, expected_PC : UInt<32>, GHR : UInt<16>, TOS : UInt<7>, NEXT : UInt<7>, RAT_index : UInt<4>, free_list_front_pointer : UInt<8>, RD : UInt<7>[4], RD_valid : UInt<1>[4]}}, flush : UInt<1>, revert : { valid : UInt<1>, bits : { PC : UInt<32>}}, flip frontend_memory_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { fetch_PC : UInt<32>, valid_bits : UInt<1>[4], instructions : { instruction : UInt<32>, packet_index : UInt<4>, ROB_index : UInt<6>}[4]}}, frontend_memory_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, wr_data : UInt<32>, wr_en : UInt<1>}}, flip backend_memory_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}, backend_memory_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}} @[src/main/scala/Core/ChaosCore.scala 43:16]

    inst frontend of frontend @[src/main/scala/Core/ChaosCore.scala 76:29]
    connect frontend.clock, clock
    connect frontend.reset, reset
    inst backend of backend @[src/main/scala/Core/ChaosCore.scala 77:29]
    connect backend.clock, clock
    connect backend.reset, reset
    inst FTQ of FTQ @[src/main/scala/Core/ChaosCore.scala 80:29]
    connect FTQ.clock, clock
    connect FTQ.reset, reset
    inst ROB of ROB @[src/main/scala/Core/ChaosCore.scala 81:29]
    connect ROB.clock, clock
    connect ROB.reset, reset
    inst BRU of BRU @[src/main/scala/Core/ChaosCore.scala 82:29]
    connect BRU.clock, clock
    connect BRU.reset, reset
    wire flush : UInt<1> @[src/main/scala/Core/ChaosCore.scala 85:27]
    connect io.flush, flush @[src/main/scala/Core/ChaosCore.scala 88:14]
    connect io.revert, frontend.io.revert @[src/main/scala/Core/ChaosCore.scala 90:15]
    connect backend.io.backend_memory_response, io.backend_memory_response @[src/main/scala/Core/ChaosCore.scala 96:43]
    connect io.backend_memory_request.bits, backend.io.backend_memory_request.bits @[src/main/scala/Core/ChaosCore.scala 97:43]
    connect io.backend_memory_request.valid, backend.io.backend_memory_request.valid @[src/main/scala/Core/ChaosCore.scala 97:43]
    connect backend.io.backend_memory_request.ready, io.backend_memory_request.ready @[src/main/scala/Core/ChaosCore.scala 97:43]
    connect backend.io.commit, BRU.io.commit @[src/main/scala/Core/ChaosCore.scala 104:23]
    connect io.commit, BRU.io.commit @[src/main/scala/Core/ChaosCore.scala 106:15]
    connect FTQ.io.predictions, frontend.io.predictions @[src/main/scala/Core/ChaosCore.scala 111:29]
    connect io.frontend_memory_request.bits, frontend.io.memory_request.bits @[src/main/scala/Core/ChaosCore.scala 116:38]
    connect io.frontend_memory_request.valid, frontend.io.memory_request.valid @[src/main/scala/Core/ChaosCore.scala 116:38]
    connect frontend.io.memory_request.ready, io.frontend_memory_request.ready @[src/main/scala/Core/ChaosCore.scala 116:38]
    connect frontend.io.memory_response, io.frontend_memory_response @[src/main/scala/Core/ChaosCore.scala 117:38]
    connect frontend.io.commit, BRU.io.commit @[src/main/scala/Core/ChaosCore.scala 122:24]
    connect frontend.io.FU_outputs[0], backend.io.FU_outputs[0] @[src/main/scala/Core/ChaosCore.scala 127:28]
    connect frontend.io.FU_outputs[1], backend.io.FU_outputs[1] @[src/main/scala/Core/ChaosCore.scala 127:28]
    connect frontend.io.FU_outputs[2], backend.io.FU_outputs[2] @[src/main/scala/Core/ChaosCore.scala 127:28]
    connect frontend.io.FU_outputs[3], backend.io.FU_outputs[3] @[src/main/scala/Core/ChaosCore.scala 127:28]
    connect ROB.io.FU_outputs[0], backend.io.FU_outputs[0] @[src/main/scala/Core/ChaosCore.scala 132:23]
    connect ROB.io.FU_outputs[1], backend.io.FU_outputs[1] @[src/main/scala/Core/ChaosCore.scala 132:23]
    connect ROB.io.FU_outputs[2], backend.io.FU_outputs[2] @[src/main/scala/Core/ChaosCore.scala 132:23]
    connect ROB.io.FU_outputs[3], backend.io.FU_outputs[3] @[src/main/scala/Core/ChaosCore.scala 132:23]
    connect FTQ.io.FU_outputs[0], backend.io.FU_outputs[0] @[src/main/scala/Core/ChaosCore.scala 137:23]
    connect FTQ.io.FU_outputs[1], backend.io.FU_outputs[1] @[src/main/scala/Core/ChaosCore.scala 137:23]
    connect FTQ.io.FU_outputs[2], backend.io.FU_outputs[2] @[src/main/scala/Core/ChaosCore.scala 137:23]
    connect FTQ.io.FU_outputs[3], backend.io.FU_outputs[3] @[src/main/scala/Core/ChaosCore.scala 137:23]
    connect FTQ.io.commit, BRU.io.commit @[src/main/scala/Core/ChaosCore.scala 142:22]
    connect ROB.io.commit, BRU.io.commit @[src/main/scala/Core/ChaosCore.scala 147:19]
    connect BRU.io.ROB_output, ROB.io.ROB_output @[src/main/scala/Core/ChaosCore.scala 153:23]
    connect BRU.io.FTQ, FTQ.io.FTQ @[src/main/scala/Core/ChaosCore.scala 158:16]
    node _flush_T = and(BRU.io.commit.valid, BRU.io.commit.bits.is_misprediction) @[src/main/scala/Core/ChaosCore.scala 163:34]
    connect flush, _flush_T @[src/main/scala/Core/ChaosCore.scala 163:11]
    connect frontend.io.flush, flush @[src/main/scala/Core/ChaosCore.scala 165:25]
    connect backend.io.flush, flush @[src/main/scala/Core/ChaosCore.scala 166:25]
    connect ROB.io.flush, flush @[src/main/scala/Core/ChaosCore.scala 167:25]
    connect FTQ.io.flush, flush @[src/main/scala/Core/ChaosCore.scala 168:25]
    wire needs_INTRS : UInt<1>[4] @[src/main/scala/Core/ChaosCore.scala 186:36]
    wire needs_MEMRS : UInt<1>[4] @[src/main/scala/Core/ChaosCore.scala 187:36]
    node _needs_INTRS_0_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS_type, UInt<1>(0h0)) @[src/main/scala/Core/ChaosCore.scala 190:105]
    node _needs_INTRS_0_T_1 = and(_needs_INTRS_0_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[0]) @[src/main/scala/Core/ChaosCore.scala 190:123]
    connect needs_INTRS[0], _needs_INTRS_0_T_1 @[src/main/scala/Core/ChaosCore.scala 190:24]
    node _needs_MEMRS_0_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[0].RS_type, UInt<1>(0h1)) @[src/main/scala/Core/ChaosCore.scala 191:105]
    node _needs_MEMRS_0_T_1 = and(_needs_MEMRS_0_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[0]) @[src/main/scala/Core/ChaosCore.scala 191:123]
    connect needs_MEMRS[0], _needs_MEMRS_0_T_1 @[src/main/scala/Core/ChaosCore.scala 191:24]
    node _needs_INTRS_1_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS_type, UInt<1>(0h0)) @[src/main/scala/Core/ChaosCore.scala 190:105]
    node _needs_INTRS_1_T_1 = and(_needs_INTRS_1_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[1]) @[src/main/scala/Core/ChaosCore.scala 190:123]
    connect needs_INTRS[1], _needs_INTRS_1_T_1 @[src/main/scala/Core/ChaosCore.scala 190:24]
    node _needs_MEMRS_1_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[1].RS_type, UInt<1>(0h1)) @[src/main/scala/Core/ChaosCore.scala 191:105]
    node _needs_MEMRS_1_T_1 = and(_needs_MEMRS_1_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[1]) @[src/main/scala/Core/ChaosCore.scala 191:123]
    connect needs_MEMRS[1], _needs_MEMRS_1_T_1 @[src/main/scala/Core/ChaosCore.scala 191:24]
    node _needs_INTRS_2_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS_type, UInt<1>(0h0)) @[src/main/scala/Core/ChaosCore.scala 190:105]
    node _needs_INTRS_2_T_1 = and(_needs_INTRS_2_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[2]) @[src/main/scala/Core/ChaosCore.scala 190:123]
    connect needs_INTRS[2], _needs_INTRS_2_T_1 @[src/main/scala/Core/ChaosCore.scala 190:24]
    node _needs_MEMRS_2_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[2].RS_type, UInt<1>(0h1)) @[src/main/scala/Core/ChaosCore.scala 191:105]
    node _needs_MEMRS_2_T_1 = and(_needs_MEMRS_2_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[2]) @[src/main/scala/Core/ChaosCore.scala 191:123]
    connect needs_MEMRS[2], _needs_MEMRS_2_T_1 @[src/main/scala/Core/ChaosCore.scala 191:24]
    node _needs_INTRS_3_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS_type, UInt<1>(0h0)) @[src/main/scala/Core/ChaosCore.scala 190:105]
    node _needs_INTRS_3_T_1 = and(_needs_INTRS_3_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[3]) @[src/main/scala/Core/ChaosCore.scala 190:123]
    connect needs_INTRS[3], _needs_INTRS_3_T_1 @[src/main/scala/Core/ChaosCore.scala 190:24]
    node _needs_MEMRS_3_T = eq(frontend.io.renamed_decoded_fetch_packet.bits.decoded_instruction[3].RS_type, UInt<1>(0h1)) @[src/main/scala/Core/ChaosCore.scala 191:105]
    node _needs_MEMRS_3_T_1 = and(_needs_MEMRS_3_T, frontend.io.renamed_decoded_fetch_packet.bits.valid_bits[3]) @[src/main/scala/Core/ChaosCore.scala 191:123]
    connect needs_MEMRS[3], _needs_MEMRS_3_T_1 @[src/main/scala/Core/ChaosCore.scala 191:24]
    wire all_INT_RS_accepted : UInt<1> @[src/main/scala/Core/ChaosCore.scala 194:35]
    wire all_MEM_RS_accepted : UInt<1> @[src/main/scala/Core/ChaosCore.scala 195:35]
    node _all_INT_RS_accepted_T = add(backend.io.INTRS_ready[0], backend.io.INTRS_ready[1]) @[src/main/scala/Core/ChaosCore.scala 205:36]
    node _all_INT_RS_accepted_T_1 = bits(_all_INT_RS_accepted_T, 1, 0) @[src/main/scala/Core/ChaosCore.scala 205:36]
    node _all_INT_RS_accepted_T_2 = add(backend.io.INTRS_ready[2], backend.io.INTRS_ready[3]) @[src/main/scala/Core/ChaosCore.scala 205:36]
    node _all_INT_RS_accepted_T_3 = bits(_all_INT_RS_accepted_T_2, 1, 0) @[src/main/scala/Core/ChaosCore.scala 205:36]
    node _all_INT_RS_accepted_T_4 = add(_all_INT_RS_accepted_T_1, _all_INT_RS_accepted_T_3) @[src/main/scala/Core/ChaosCore.scala 205:36]
    node _all_INT_RS_accepted_T_5 = bits(_all_INT_RS_accepted_T_4, 2, 0) @[src/main/scala/Core/ChaosCore.scala 205:36]
    node _all_INT_RS_accepted_T_6 = add(needs_INTRS[0], needs_INTRS[1]) @[src/main/scala/Core/ChaosCore.scala 205:72]
    node _all_INT_RS_accepted_T_7 = bits(_all_INT_RS_accepted_T_6, 1, 0) @[src/main/scala/Core/ChaosCore.scala 205:72]
    node _all_INT_RS_accepted_T_8 = add(needs_INTRS[2], needs_INTRS[3]) @[src/main/scala/Core/ChaosCore.scala 205:72]
    node _all_INT_RS_accepted_T_9 = bits(_all_INT_RS_accepted_T_8, 1, 0) @[src/main/scala/Core/ChaosCore.scala 205:72]
    node _all_INT_RS_accepted_T_10 = add(_all_INT_RS_accepted_T_7, _all_INT_RS_accepted_T_9) @[src/main/scala/Core/ChaosCore.scala 205:72]
    node _all_INT_RS_accepted_T_11 = bits(_all_INT_RS_accepted_T_10, 2, 0) @[src/main/scala/Core/ChaosCore.scala 205:72]
    node _all_INT_RS_accepted_T_12 = geq(_all_INT_RS_accepted_T_5, _all_INT_RS_accepted_T_11) @[src/main/scala/Core/ChaosCore.scala 205:61]
    connect all_INT_RS_accepted, _all_INT_RS_accepted_T_12 @[src/main/scala/Core/ChaosCore.scala 205:25]
    node _all_MEM_RS_accepted_T = add(backend.io.MEMRS_ready[0], backend.io.MEMRS_ready[1]) @[src/main/scala/Core/ChaosCore.scala 206:36]
    node _all_MEM_RS_accepted_T_1 = bits(_all_MEM_RS_accepted_T, 1, 0) @[src/main/scala/Core/ChaosCore.scala 206:36]
    node _all_MEM_RS_accepted_T_2 = add(backend.io.MEMRS_ready[2], backend.io.MEMRS_ready[3]) @[src/main/scala/Core/ChaosCore.scala 206:36]
    node _all_MEM_RS_accepted_T_3 = bits(_all_MEM_RS_accepted_T_2, 1, 0) @[src/main/scala/Core/ChaosCore.scala 206:36]
    node _all_MEM_RS_accepted_T_4 = add(_all_MEM_RS_accepted_T_1, _all_MEM_RS_accepted_T_3) @[src/main/scala/Core/ChaosCore.scala 206:36]
    node _all_MEM_RS_accepted_T_5 = bits(_all_MEM_RS_accepted_T_4, 2, 0) @[src/main/scala/Core/ChaosCore.scala 206:36]
    node _all_MEM_RS_accepted_T_6 = add(needs_MEMRS[0], needs_MEMRS[1]) @[src/main/scala/Core/ChaosCore.scala 206:72]
    node _all_MEM_RS_accepted_T_7 = bits(_all_MEM_RS_accepted_T_6, 1, 0) @[src/main/scala/Core/ChaosCore.scala 206:72]
    node _all_MEM_RS_accepted_T_8 = add(needs_MEMRS[2], needs_MEMRS[3]) @[src/main/scala/Core/ChaosCore.scala 206:72]
    node _all_MEM_RS_accepted_T_9 = bits(_all_MEM_RS_accepted_T_8, 1, 0) @[src/main/scala/Core/ChaosCore.scala 206:72]
    node _all_MEM_RS_accepted_T_10 = add(_all_MEM_RS_accepted_T_7, _all_MEM_RS_accepted_T_9) @[src/main/scala/Core/ChaosCore.scala 206:72]
    node _all_MEM_RS_accepted_T_11 = bits(_all_MEM_RS_accepted_T_10, 2, 0) @[src/main/scala/Core/ChaosCore.scala 206:72]
    node _all_MEM_RS_accepted_T_12 = geq(_all_MEM_RS_accepted_T_5, _all_MEM_RS_accepted_T_11) @[src/main/scala/Core/ChaosCore.scala 206:61]
    connect all_MEM_RS_accepted, _all_MEM_RS_accepted_T_12 @[src/main/scala/Core/ChaosCore.scala 206:25]
    connect backend.io.backend_packet, frontend.io.renamed_decoded_fetch_packet @[src/main/scala/Core/ChaosCore.scala 210:33]
    connect backend.io.fetch_PC, frontend.io.renamed_decoded_fetch_packet.bits.fetch_PC @[src/main/scala/Core/ChaosCore.scala 211:27]
    connect backend.io.backend_packet.bits.decoded_instruction[0].ROB_index, ROB.io.ROB_index @[src/main/scala/Core/ChaosCore.scala 215:73]
    connect backend.io.backend_packet.bits.decoded_instruction[0].FTQ_index, FTQ.io.FTQ_index @[src/main/scala/Core/ChaosCore.scala 216:73]
    connect backend.io.backend_packet.bits.decoded_instruction[1].ROB_index, ROB.io.ROB_index @[src/main/scala/Core/ChaosCore.scala 215:73]
    connect backend.io.backend_packet.bits.decoded_instruction[1].FTQ_index, FTQ.io.FTQ_index @[src/main/scala/Core/ChaosCore.scala 216:73]
    connect backend.io.backend_packet.bits.decoded_instruction[2].ROB_index, ROB.io.ROB_index @[src/main/scala/Core/ChaosCore.scala 215:73]
    connect backend.io.backend_packet.bits.decoded_instruction[2].FTQ_index, FTQ.io.FTQ_index @[src/main/scala/Core/ChaosCore.scala 216:73]
    connect backend.io.backend_packet.bits.decoded_instruction[3].ROB_index, ROB.io.ROB_index @[src/main/scala/Core/ChaosCore.scala 215:73]
    connect backend.io.backend_packet.bits.decoded_instruction[3].FTQ_index, FTQ.io.FTQ_index @[src/main/scala/Core/ChaosCore.scala 216:73]
    connect ROB.io.ROB_packet, frontend.io.renamed_decoded_fetch_packet @[src/main/scala/Core/ChaosCore.scala 220:33]
    node _ROB_io_ROB_packet_valid_T = and(frontend.io.renamed_decoded_fetch_packet.valid, all_INT_RS_accepted) @[src/main/scala/Core/ChaosCore.scala 221:83]
    node _ROB_io_ROB_packet_valid_T_1 = and(_ROB_io_ROB_packet_valid_T, all_MEM_RS_accepted) @[src/main/scala/Core/ChaosCore.scala 221:106]
    connect ROB.io.ROB_packet.valid, _ROB_io_ROB_packet_valid_T_1 @[src/main/scala/Core/ChaosCore.scala 221:33]
    connect ROB.io.PC_file_exec_addr, backend.io.PC_file_exec_addr @[src/main/scala/Core/ChaosCore.scala 224:34]
    connect backend.io.PC_file_exec_data, ROB.io.PC_file_exec_data @[src/main/scala/Core/ChaosCore.scala 225:34]
    node _frontend_io_renamed_decoded_fetch_packet_ready_T = and(ROB.io.ROB_packet.ready, all_INT_RS_accepted) @[src/main/scala/Core/ChaosCore.scala 232:80]
    node _frontend_io_renamed_decoded_fetch_packet_ready_T_1 = and(_frontend_io_renamed_decoded_fetch_packet_ready_T, all_MEM_RS_accepted) @[src/main/scala/Core/ChaosCore.scala 232:103]
    connect frontend.io.renamed_decoded_fetch_packet.ready, _frontend_io_renamed_decoded_fetch_packet_ready_T_1 @[src/main/scala/Core/ChaosCore.scala 232:52]
