### Verilog UART project
  ***Uart-Reciever file*** &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp;=> uart_rx.v <br/>
  ***Uart-Transmitter file*** &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &ensp; => uart_rx.v <br/>
  ***Uart test-bench*** &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &emsp; &ensp;=> uart_tb.v <br/>
  ***seperate test-bench for uart-reciever*** &emsp; &emsp; => uart_rx_tb.v <br/>
  ***seperste test-bench for uart-transmitter*** &ensp; &nbsp;=> uart_tx_tb.v
