<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: signed_divisor.structural Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d0/d70/classsigned__divisor.html">signed_divisor</a></li><li class="navelem"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html">structural</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">signed_divisor.structural Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html">signed_divisor::structural</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a3235ab8e01ab491251a89f8af2ba147d" id="r_a3235ab8e01ab491251a89f8af2ba147d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a3235ab8e01ab491251a89f8af2ba147d">state_transition</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="../../d0/d70/classsigned__divisor.html#ac7d2714e799fc3b1af36d5ebbc3c3564">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d0/d70/classsigned__divisor.html#a108f6801ba4104063b9d5f9286194302">reset</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a031b4ca3c1af2d6e82b048ea0a254023" id="r_a031b4ca3c1af2d6e82b048ea0a254023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a031b4ca3c1af2d6e82b048ea0a254023">next_state_logic</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ac1c6ac02c90e1d7f9b1b3d40b9be61ec">state</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d0/d70/classsigned__divisor.html#ab0d9464755fcd2cecd3faaf470fd5a7c">valid</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#afd70162aaf1546806bf47f5aff067a60">div_ready</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:abb1f4b1077fed42215491ace6164cf2c" id="r_abb1f4b1077fed42215491ace6164cf2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt; </a></em></td></tr>
<tr class="memdesc:abb1f4b1077fed42215491ace6164cf2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the register.  <a href="#abb1f4b1077fed42215491ace6164cf2c"></a><br /></td></tr>
<tr class="memitem:a201d5e3e7d8e0b72ebe7d4eb3b945bcf" id="r_a201d5e3e7d8e0b72ebe7d4eb3b945bcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a201d5e3e7d8e0b72ebe7d4eb3b945bcf">divisor_top</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../de/d36/classdivisor__top.html">&lt;Entity divisor_top&gt; </a></em></td></tr>
<tr class="memdesc:a201d5e3e7d8e0b72ebe7d4eb3b945bcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data of the register.  <a href="#a201d5e3e7d8e0b72ebe7d4eb3b945bcf"></a><br /></td></tr>
<tr class="memitem:a61bb95b7aff675edd529b4109382862f" id="r_a61bb95b7aff675edd529b4109382862f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a61bb95b7aff675edd529b4109382862f">sklansky_adder</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d4/d8c/classsklansky__adder.html">&lt;Entity sklansky_adder&gt; </a></em></td></tr>
<tr class="memdesc:a61bb95b7aff675edd529b4109382862f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output remainder.  <a href="#a61bb95b7aff675edd529b4109382862f"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a1e05b69e49019f500078242bb0b5673d" id="r_a1e05b69e49019f500078242bb0b5673d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1e05b69e49019f500078242bb0b5673d">state_type</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">waiting</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1e05b69e49019f500078242bb0b5673d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sum output.  <a href="#a1e05b69e49019f500078242bb0b5673d"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ac1c6ac02c90e1d7f9b1b3d40b9be61ec" id="r_ac1c6ac02c90e1d7f9b1b3d40b9be61ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ac1c6ac02c90e1d7f9b1b3d40b9be61ec">state</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1e05b69e49019f500078242bb0b5673d">state_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af9b6f839b1d5ac3b3822aced1329ca7b" id="r_af9b6f839b1d5ac3b3822aced1329ca7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#af9b6f839b1d5ac3b3822aced1329ca7b">next_state</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1e05b69e49019f500078242bb0b5673d">state_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afd70162aaf1546806bf47f5aff067a60" id="r_afd70162aaf1546806bf47f5aff067a60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#afd70162aaf1546806bf47f5aff067a60">div_ready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeebe5572ea8b7e100d9b604d2f8950f3" id="r_aeebe5572ea8b7e100d9b604d2f8950f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aeebe5572ea8b7e100d9b604d2f8950f3">buffer_signs</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a992fcd4aaa3c4158ce8e7966d5d48c37" id="r_a992fcd4aaa3c4158ce8e7966d5d48c37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a992fcd4aaa3c4158ce8e7966d5d48c37">signal_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5272c1d7f1c9ca5aa79e749c16f99157" id="r_a5272c1d7f1c9ca5aa79e749c16f99157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a5272c1d7f1c9ca5aa79e749c16f99157">signal_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a26c3dfda3365bf59a12c5554bc546ab9" id="r_a26c3dfda3365bf59a12c5554bc546ab9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a26c3dfda3365bf59a12c5554bc546ab9">quotient_sign_selector</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0833b1a9aaeb04218fa8e3d9ad9bd9e2" id="r_a0833b1a9aaeb04218fa8e3d9ad9bd9e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a0833b1a9aaeb04218fa8e3d9ad9bd9e2">n_divisor</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac3ee9e20d23e599ad5f522c73d255d70" id="r_ac3ee9e20d23e599ad5f522c73d255d70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ac3ee9e20d23e599ad5f522c73d255d70">inv_divisor</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af46f85f1eea61f9976cfe1bd5edd90a9" id="r_af46f85f1eea61f9976cfe1bd5edd90a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#af46f85f1eea61f9976cfe1bd5edd90a9">n_dividend</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3d1e3a42f9dbf1f821cdcb17af230d5e" id="r_a3d1e3a42f9dbf1f821cdcb17af230d5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a3d1e3a42f9dbf1f821cdcb17af230d5e">inv_dividend</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad238e6304ebc7e01e45e5fbad13710ae" id="r_ad238e6304ebc7e01e45e5fbad13710ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ad238e6304ebc7e01e45e5fbad13710ae">n_quotient</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6585190eaafb34b3c073c946c6547e45" id="r_a6585190eaafb34b3c073c946c6547e45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a6585190eaafb34b3c073c946c6547e45">inv_quotient</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab6c1b7638893bb217fca6a48e85207dc" id="r_ab6c1b7638893bb217fca6a48e85207dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ab6c1b7638893bb217fca6a48e85207dc">n_remainder</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1ebc40f8b314c8344cde4b2ca6f9261d" id="r_a1ebc40f8b314c8344cde4b2ca6f9261d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1ebc40f8b314c8344cde4b2ca6f9261d">inv_remainder</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a64ec4581339873eb97f91987620f9415" id="r_a64ec4581339873eb97f91987620f9415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a64ec4581339873eb97f91987620f9415">dividend_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af2b20f757ef2d9c10c2d8265fbc7db86" id="r_af2b20f757ef2d9c10c2d8265fbc7db86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#af2b20f757ef2d9c10c2d8265fbc7db86">divisor_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaf2a5262471f2e4c91b789ffeabf2527" id="r_aaf2a5262471f2e4c91b789ffeabf2527"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aaf2a5262471f2e4c91b789ffeabf2527">quotient_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2c9975e02c80000cf0e1b82c8c2aed1b" id="r_a2c9975e02c80000cf0e1b82c8c2aed1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a2c9975e02c80000cf0e1b82c8c2aed1b">remainder_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a1385ea753d27dcf1a5e0364aa6ace00b" id="r_a1385ea753d27dcf1a5e0364aa6ace00b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1385ea753d27dcf1a5e0364aa6ace00b">signal_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>register_d</b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt;</a></em></td></tr>
<tr class="memitem:abee2917b6e15da50a6bef15eadb61a34" id="r_abee2917b6e15da50a6bef15eadb61a34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#abee2917b6e15da50a6bef15eadb61a34">divisor_inverter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sklansky_adder</b>  <em><a class="el" href="../../d4/d8c/classsklansky__adder.html">&lt;Entity sklansky_adder&gt;</a></em></td></tr>
<tr class="memitem:a807bd9312f90d487952cedae84de93c8" id="r_a807bd9312f90d487952cedae84de93c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a807bd9312f90d487952cedae84de93c8">dividend_inverter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sklansky_adder</b>  <em><a class="el" href="../../d4/d8c/classsklansky__adder.html">&lt;Entity sklansky_adder&gt;</a></em></td></tr>
<tr class="memitem:a97a9346f410861662ba7c6643a75be23" id="r_a97a9346f410861662ba7c6643a75be23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a97a9346f410861662ba7c6643a75be23">divisor_component</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>divisor_top</b>  <em><a class="el" href="../../de/d36/classdivisor__top.html">&lt;Entity divisor_top&gt;</a></em></td></tr>
<tr class="memitem:aa18f923a625b039aa0998ca29e627f78" id="r_aa18f923a625b039aa0998ca29e627f78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aa18f923a625b039aa0998ca29e627f78">quotient_inverter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sklansky_adder</b>  <em><a class="el" href="../../d4/d8c/classsklansky__adder.html">&lt;Entity sklansky_adder&gt;</a></em></td></tr>
<tr class="memitem:aba33191e7b09c99416fd65a4e35bb5da" id="r_aba33191e7b09c99416fd65a4e35bb5da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aba33191e7b09c99416fd65a4e35bb5da">remainder_inverter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sklansky_adder</b>  <em><a class="el" href="../../d4/d8c/classsklansky__adder.html">&lt;Entity sklansky_adder&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structural architecture of the <a class="el" href="../../d0/d70/classsigned__divisor.html">signed_divisor</a> entity. This architecture describes the internal structure and components used for the division operation. </p>
</div><h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="a031b4ca3c1af2d6e82b048ea0a254023" name="a031b4ca3c1af2d6e82b048ea0a254023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031b4ca3c1af2d6e82b048ea0a254023">&#9670;&#160;</a></span>next_state_logic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> next_state_logic</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ac1c6ac02c90e1d7f9b1b3d40b9be61ec">state</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d0/d70/classsigned__divisor.html#ab0d9464755fcd2cecd3faaf470fd5a7c">valid</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#afd70162aaf1546806bf47f5aff067a60">div_ready</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3235ab8e01ab491251a89f8af2ba147d" name="a3235ab8e01ab491251a89f8af2ba147d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3235ab8e01ab491251a89f8af2ba147d">&#9670;&#160;</a></span>state_transition()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">state_transition </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aeebe5572ea8b7e100d9b604d2f8950f3" name="aeebe5572ea8b7e100d9b604d2f8950f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeebe5572ea8b7e100d9b604d2f8950f3">&#9670;&#160;</a></span>buffer_signs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aeebe5572ea8b7e100d9b604d2f8950f3">buffer_signs</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afd70162aaf1546806bf47f5aff067a60" name="afd70162aaf1546806bf47f5aff067a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd70162aaf1546806bf47f5aff067a60">&#9670;&#160;</a></span>div_ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#afd70162aaf1546806bf47f5aff067a60">div_ready</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a64ec4581339873eb97f91987620f9415" name="a64ec4581339873eb97f91987620f9415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64ec4581339873eb97f91987620f9415">&#9670;&#160;</a></span>dividend_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a64ec4581339873eb97f91987620f9415">dividend_in</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a807bd9312f90d487952cedae84de93c8" name="a807bd9312f90d487952cedae84de93c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807bd9312f90d487952cedae84de93c8">&#9670;&#160;</a></span>dividend_inverter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a807bd9312f90d487952cedae84de93c8">dividend_inverter</a> <b><span class="vhdlchar">sklansky_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a97a9346f410861662ba7c6643a75be23" name="a97a9346f410861662ba7c6643a75be23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a9346f410861662ba7c6643a75be23">&#9670;&#160;</a></span>divisor_component</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a97a9346f410861662ba7c6643a75be23">divisor_component</a> <b><span class="vhdlchar">divisor_top</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b20f757ef2d9c10c2d8265fbc7db86" name="af2b20f757ef2d9c10c2d8265fbc7db86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b20f757ef2d9c10c2d8265fbc7db86">&#9670;&#160;</a></span>divisor_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#af2b20f757ef2d9c10c2d8265fbc7db86">divisor_in</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abee2917b6e15da50a6bef15eadb61a34" name="abee2917b6e15da50a6bef15eadb61a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee2917b6e15da50a6bef15eadb61a34">&#9670;&#160;</a></span>divisor_inverter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#abee2917b6e15da50a6bef15eadb61a34">divisor_inverter</a> <b><span class="vhdlchar">sklansky_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a201d5e3e7d8e0b72ebe7d4eb3b945bcf" name="a201d5e3e7d8e0b72ebe7d4eb3b945bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201d5e3e7d8e0b72ebe7d4eb3b945bcf">&#9670;&#160;</a></span>divisor_top</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a201d5e3e7d8e0b72ebe7d4eb3b945bcf">divisor_top</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output data of the register. </p>

</div>
</div>
<a id="a3d1e3a42f9dbf1f821cdcb17af230d5e" name="a3d1e3a42f9dbf1f821cdcb17af230d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1e3a42f9dbf1f821cdcb17af230d5e">&#9670;&#160;</a></span>inv_dividend</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a3d1e3a42f9dbf1f821cdcb17af230d5e">inv_dividend</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3ee9e20d23e599ad5f522c73d255d70" name="ac3ee9e20d23e599ad5f522c73d255d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ee9e20d23e599ad5f522c73d255d70">&#9670;&#160;</a></span>inv_divisor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ac3ee9e20d23e599ad5f522c73d255d70">inv_divisor</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6585190eaafb34b3c073c946c6547e45" name="a6585190eaafb34b3c073c946c6547e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6585190eaafb34b3c073c946c6547e45">&#9670;&#160;</a></span>inv_quotient</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a6585190eaafb34b3c073c946c6547e45">inv_quotient</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ebc40f8b314c8344cde4b2ca6f9261d" name="a1ebc40f8b314c8344cde4b2ca6f9261d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebc40f8b314c8344cde4b2ca6f9261d">&#9670;&#160;</a></span>inv_remainder</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1ebc40f8b314c8344cde4b2ca6f9261d">inv_remainder</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af46f85f1eea61f9976cfe1bd5edd90a9" name="af46f85f1eea61f9976cfe1bd5edd90a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46f85f1eea61f9976cfe1bd5edd90a9">&#9670;&#160;</a></span>n_dividend</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#af46f85f1eea61f9976cfe1bd5edd90a9">n_dividend</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0833b1a9aaeb04218fa8e3d9ad9bd9e2" name="a0833b1a9aaeb04218fa8e3d9ad9bd9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0833b1a9aaeb04218fa8e3d9ad9bd9e2">&#9670;&#160;</a></span>n_divisor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a0833b1a9aaeb04218fa8e3d9ad9bd9e2">n_divisor</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad238e6304ebc7e01e45e5fbad13710ae" name="ad238e6304ebc7e01e45e5fbad13710ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad238e6304ebc7e01e45e5fbad13710ae">&#9670;&#160;</a></span>n_quotient</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ad238e6304ebc7e01e45e5fbad13710ae">n_quotient</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c1b7638893bb217fca6a48e85207dc" name="ab6c1b7638893bb217fca6a48e85207dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c1b7638893bb217fca6a48e85207dc">&#9670;&#160;</a></span>n_remainder</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ab6c1b7638893bb217fca6a48e85207dc">n_remainder</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af9b6f839b1d5ac3b3822aced1329ca7b" name="af9b6f839b1d5ac3b3822aced1329ca7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b6f839b1d5ac3b3822aced1329ca7b">&#9670;&#160;</a></span>next_state</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#af9b6f839b1d5ac3b3822aced1329ca7b">next_state</a> <b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1e05b69e49019f500078242bb0b5673d">state_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa18f923a625b039aa0998ca29e627f78" name="aa18f923a625b039aa0998ca29e627f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18f923a625b039aa0998ca29e627f78">&#9670;&#160;</a></span>quotient_inverter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aa18f923a625b039aa0998ca29e627f78">quotient_inverter</a> <b><span class="vhdlchar">sklansky_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf2a5262471f2e4c91b789ffeabf2527" name="aaf2a5262471f2e4c91b789ffeabf2527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2a5262471f2e4c91b789ffeabf2527">&#9670;&#160;</a></span>quotient_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aaf2a5262471f2e4c91b789ffeabf2527">quotient_out</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c3dfda3365bf59a12c5554bc546ab9" name="a26c3dfda3365bf59a12c5554bc546ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c3dfda3365bf59a12c5554bc546ab9">&#9670;&#160;</a></span>quotient_sign_selector</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a26c3dfda3365bf59a12c5554bc546ab9">quotient_sign_selector</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abb1f4b1077fed42215491ace6164cf2c" name="abb1f4b1077fed42215491ace6164cf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1f4b1077fed42215491ace6164cf2c">&#9670;&#160;</a></span>register_d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Width of the register. </p>

</div>
</div>
<a id="aba33191e7b09c99416fd65a4e35bb5da" name="aba33191e7b09c99416fd65a4e35bb5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba33191e7b09c99416fd65a4e35bb5da">&#9670;&#160;</a></span>remainder_inverter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#aba33191e7b09c99416fd65a4e35bb5da">remainder_inverter</a> <b><span class="vhdlchar">sklansky_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c9975e02c80000cf0e1b82c8c2aed1b" name="a2c9975e02c80000cf0e1b82c8c2aed1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9975e02c80000cf0e1b82c8c2aed1b">&#9670;&#160;</a></span>remainder_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a2c9975e02c80000cf0e1b82c8c2aed1b">remainder_out</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1385ea753d27dcf1a5e0364aa6ace00b" name="a1385ea753d27dcf1a5e0364aa6ace00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1385ea753d27dcf1a5e0364aa6ace00b">&#9670;&#160;</a></span>signal_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1385ea753d27dcf1a5e0364aa6ace00b">signal_reg</a> <b><span class="vhdlchar">register_d</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a992fcd4aaa3c4158ce8e7966d5d48c37" name="a992fcd4aaa3c4158ce8e7966d5d48c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a992fcd4aaa3c4158ce8e7966d5d48c37">&#9670;&#160;</a></span>signal_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a992fcd4aaa3c4158ce8e7966d5d48c37">signal_reg_in</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5272c1d7f1c9ca5aa79e749c16f99157" name="a5272c1d7f1c9ca5aa79e749c16f99157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5272c1d7f1c9ca5aa79e749c16f99157">&#9670;&#160;</a></span>signal_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a5272c1d7f1c9ca5aa79e749c16f99157">signal_reg_out</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a61bb95b7aff675edd529b4109382862f" name="a61bb95b7aff675edd529b4109382862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61bb95b7aff675edd529b4109382862f">&#9670;&#160;</a></span>sklansky_adder</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a61bb95b7aff675edd529b4109382862f">sklansky_adder</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output remainder. </p>

</div>
</div>
<a id="ac1c6ac02c90e1d7f9b1b3d40b9be61ec" name="ac1c6ac02c90e1d7f9b1b3d40b9be61ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c6ac02c90e1d7f9b1b3d40b9be61ec">&#9670;&#160;</a></span>state</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#ac1c6ac02c90e1d7f9b1b3d40b9be61ec">state</a> <b><b><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1e05b69e49019f500078242bb0b5673d">state_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e05b69e49019f500078242bb0b5673d" name="a1e05b69e49019f500078242bb0b5673d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e05b69e49019f500078242bb0b5673d">&#9670;&#160;</a></span>state_type</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d36/classsigned__divisor_1_1structural.html#a1e05b69e49019f500078242bb0b5673d">state_type</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">waiting</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sum output. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>components/arithmetic/<a class="el" href="../../da/d5e/signed__divisor_8vhdl.html">signed_divisor.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
