

================================================================
== Vivado HLS Report for 'Loop_2_proc189'
================================================================
* Date:           Wed Aug 10 16:30:35 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.322 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8| 40.000 ns | 40.000 ns |    8|    8|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        6|        6|         3|          1|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     31|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      34|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      34|    106|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_85_p2                        |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln29_fu_79_p2                |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  31|          12|          10|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_71_p4  |   9|          2|    3|          6|
    |i1_0_reg_67                   |   9|          2|    3|          6|
    |out_local_V_V_blk_n           |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   11|         24|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |i1_0_reg_67                     |   3|   0|    3|          0|
    |i1_0_reg_67_pp0_iter1_reg       |   3|   0|    3|          0|
    |i_reg_100                       |   3|   0|    3|          0|
    |icmp_ln29_reg_96                |   1|   0|    1|          0|
    |icmp_ln29_reg_96_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_V_reg_105                   |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  34|   0|   34|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_2_proc189 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_2_proc189 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_2_proc189 | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_2_proc189 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_2_proc189 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_2_proc189 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_2_proc189 | return value |
|out_local_V_V_dout     |  in |   16|   ap_fifo  |  out_local_V_V |    pointer   |
|out_local_V_V_empty_n  |  in |    1|   ap_fifo  |  out_local_V_V |    pointer   |
|out_local_V_V_read     | out |    1|   ap_fifo  |  out_local_V_V |    pointer   |
|out_V_address0         | out |    3|  ap_memory |      out_V     |     array    |
|out_V_ce0              | out |    1|  ap_memory |      out_V     |     array    |
|out_V_we0              | out |    1|  ap_memory |      out_V     |     array    |
|out_V_d0               | out |   16|  ap_memory |      out_V     |     array    |
+-----------------------+-----+-----+------------+----------------+--------------+

