$date
	Fri Jan 16 20:11:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_axi_slave $end
$var wire 1 ! wready $end
$var wire 1 " rvalid $end
$var wire 2 # rresp [1:0] $end
$var wire 32 $ rdata [31:0] $end
$var wire 1 % bvalid $end
$var wire 2 & bresp [1:0] $end
$var wire 1 ' awready $end
$var wire 1 ( arready $end
$var reg 1 ) aclk $end
$var reg 4 * araddr [3:0] $end
$var reg 1 + aresetn $end
$var reg 1 , arvalid $end
$var reg 4 - awaddr [3:0] $end
$var reg 1 . awvalid $end
$var reg 1 / bready $end
$var reg 1 0 rready $end
$var reg 32 1 wdata [31:0] $end
$var reg 4 2 wstrb [3:0] $end
$var reg 1 3 wvalid $end
$scope module uut $end
$var wire 1 ) aclk $end
$var wire 4 4 araddr [3:0] $end
$var wire 1 + aresetn $end
$var wire 1 , arvalid $end
$var wire 4 5 awaddr [3:0] $end
$var wire 1 . awvalid $end
$var wire 1 / bready $end
$var wire 1 0 rready $end
$var wire 32 6 wdata [31:0] $end
$var wire 4 7 wstrb [3:0] $end
$var wire 1 3 wvalid $end
$var reg 1 ( arready $end
$var reg 1 ' awready $end
$var reg 4 8 axi_araddr [3:0] $end
$var reg 2 9 bresp [1:0] $end
$var reg 1 % bvalid $end
$var reg 32 : rdata [31:0] $end
$var reg 2 ; rresp [1:0] $end
$var reg 1 " rvalid $end
$var reg 32 < slv_reg0 [31:0] $end
$var reg 32 = slv_reg1 [31:0] $end
$var reg 32 > slv_reg2 [31:0] $end
$var reg 32 ? slv_reg3 [31:0] $end
$var reg 1 ! wready $end
$upscope $end
$scope task axi_read $end
$var reg 4 @ target_addr [3:0] $end
$upscope $end
$scope task axi_write $end
$var reg 4 A target_addr [3:0] $end
$var reg 32 B target_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
03
bx 2
bx 1
00
0/
0.
bx -
0,
0+
bx *
0)
x(
x'
bx &
x%
bx $
bx #
x"
x!
$end
#5000
0!
0'
b0 ?
b0 >
b0 =
b0 <
b0 &
b0 9
0%
b0 8
0(
0"
1)
#10000
0)
#15000
1)
#20000
13
1.
b1111 2
b1111 7
b11001010111111101011101010111110 1
b11001010111111101011101010111110 6
b0 -
b0 5
0)
b11001010111111101011101010111110 B
b0 A
1+
#25000
1!
1'
1)
#30000
0)
#35000
1%
b11001010111111101011101010111110 <
0!
0'
03
0.
1)
#40000
0)
#45000
1/
1)
#50000
0)
#55000
1,
b0 *
b0 4
0/
0%
b0 @
1)
#60000
0)
#65000
1(
b11001010111111101011101010111110 $
b11001010111111101011101010111110 :
b0 #
b0 ;
1"
1)
#70000
0)
#75000
0(
10
0,
1)
#80000
0)
#85000
0"
1)
#90000
0)
#95000
00
1)
#100000
0)
#105000
1)
#110000
0)
#115000
1)
#120000
0)
#125000
1)
#130000
0)
#135000
1)
#140000
0)
#145000
1)
