
motor_FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df10  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  0800e0f0  0800e0f0  0000f0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e274  0800e274  000102e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e274  0800e274  0000f274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e27c  0800e27c  000102e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e27c  0800e27c  0000f27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e280  0800e280  0000f280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e0  20000000  0800e284  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002260  200002e0  0800e564  000102e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002540  0800e564  00010540  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000102e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00037370  00000000  00000000  00010310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000076c6  00000000  00000000  00047680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002528  00000000  00000000  0004ed48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c50  00000000  00000000  00051270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c38c  00000000  00000000  00052ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00037fa8  00000000  00000000  0007f24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1d6b  00000000  00000000  000b71f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a8f5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b8c  00000000  00000000  001a8fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001b2b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002e0 	.word	0x200002e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e0d8 	.word	0x0800e0d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002e4 	.word	0x200002e4
 800021c:	0800e0d8 	.word	0x0800e0d8

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <MX_ADC1_Init>:
 800054c:	b580      	push	{r7, lr}
 800054e:	b092      	sub	sp, #72	@ 0x48
 8000550:	af00      	add	r7, sp, #0
 8000552:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]
 800055c:	609a      	str	r2, [r3, #8]
 800055e:	463b      	mov	r3, r7
 8000560:	223c      	movs	r2, #60	@ 0x3c
 8000562:	2100      	movs	r1, #0
 8000564:	4618      	mov	r0, r3
 8000566:	f00d fc9f 	bl	800dea8 <memset>
 800056a:	4b47      	ldr	r3, [pc, #284]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800056c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	4b45      	ldr	r3, [pc, #276]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000574:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	4b43      	ldr	r3, [pc, #268]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	4b41      	ldr	r3, [pc, #260]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	4b40      	ldr	r3, [pc, #256]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000588:	2200      	movs	r2, #0
 800058a:	611a      	str	r2, [r3, #16]
 800058c:	4b3e      	ldr	r3, [pc, #248]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800058e:	2201      	movs	r2, #1
 8000590:	615a      	str	r2, [r3, #20]
 8000592:	4b3d      	ldr	r3, [pc, #244]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000594:	2204      	movs	r2, #4
 8000596:	619a      	str	r2, [r3, #24]
 8000598:	4b3b      	ldr	r3, [pc, #236]	@ (8000688 <MX_ADC1_Init+0x13c>)
 800059a:	2200      	movs	r2, #0
 800059c:	771a      	strb	r2, [r3, #28]
 800059e:	4b3a      	ldr	r3, [pc, #232]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	775a      	strb	r2, [r3, #29]
 80005a4:	4b38      	ldr	r3, [pc, #224]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	621a      	str	r2, [r3, #32]
 80005aa:	4b37      	ldr	r3, [pc, #220]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80005b2:	4b35      	ldr	r3, [pc, #212]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 80005ba:	4b33      	ldr	r3, [pc, #204]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80005c0:	4b31      	ldr	r3, [pc, #196]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80005c8:	482f      	ldr	r0, [pc, #188]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005ca:	f004 f841 	bl	8004650 <HAL_ADC_Init>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <MX_ADC1_Init+0x8c>
 80005d4:	f000 fba4 	bl	8000d20 <Error_Handler>
 80005d8:	2300      	movs	r3, #0
 80005da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80005dc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80005e0:	4619      	mov	r1, r3
 80005e2:	4829      	ldr	r0, [pc, #164]	@ (8000688 <MX_ADC1_Init+0x13c>)
 80005e4:	f005 fd02 	bl	8005fec <HAL_ADCEx_MultiModeConfigChannel>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <MX_ADC1_Init+0xa6>
 80005ee:	f000 fb97 	bl	8000d20 <Error_Handler>
 80005f2:	4b26      	ldr	r3, [pc, #152]	@ (800068c <MX_ADC1_Init+0x140>)
 80005f4:	603b      	str	r3, [r7, #0]
 80005f6:	2309      	movs	r3, #9
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	2303      	movs	r3, #3
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	237f      	movs	r3, #127	@ 0x7f
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	2304      	movs	r3, #4
 8000604:	613b      	str	r3, [r7, #16]
 8000606:	2300      	movs	r3, #0
 8000608:	617b      	str	r3, [r7, #20]
 800060a:	2303      	movs	r3, #3
 800060c:	623b      	str	r3, [r7, #32]
 800060e:	2300      	movs	r3, #0
 8000610:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000614:	2300      	movs	r3, #0
 8000616:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800061a:	2300      	movs	r3, #0
 800061c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000620:	23a0      	movs	r3, #160	@ 0xa0
 8000622:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000624:	2380      	movs	r3, #128	@ 0x80
 8000626:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000628:	2300      	movs	r3, #0
 800062a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800062e:	463b      	mov	r3, r7
 8000630:	4619      	mov	r1, r3
 8000632:	4815      	ldr	r0, [pc, #84]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000634:	f004 fffa 	bl	800562c <HAL_ADCEx_InjectedConfigChannel>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <MX_ADC1_Init+0xf6>
 800063e:	f000 fb6f 	bl	8000d20 <Error_Handler>
 8000642:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <MX_ADC1_Init+0x144>)
 8000644:	603b      	str	r3, [r7, #0]
 8000646:	f240 130f 	movw	r3, #271	@ 0x10f
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	463b      	mov	r3, r7
 800064e:	4619      	mov	r1, r3
 8000650:	480d      	ldr	r0, [pc, #52]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000652:	f004 ffeb 	bl	800562c <HAL_ADCEx_InjectedConfigChannel>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <MX_ADC1_Init+0x114>
 800065c:	f000 fb60 	bl	8000d20 <Error_Handler>
 8000660:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <MX_ADC1_Init+0x148>)
 8000662:	603b      	str	r3, [r7, #0]
 8000664:	f240 2315 	movw	r3, #533	@ 0x215
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	463b      	mov	r3, r7
 800066c:	4619      	mov	r1, r3
 800066e:	4806      	ldr	r0, [pc, #24]	@ (8000688 <MX_ADC1_Init+0x13c>)
 8000670:	f004 ffdc 	bl	800562c <HAL_ADCEx_InjectedConfigChannel>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_ADC1_Init+0x132>
 800067a:	f000 fb51 	bl	8000d20 <Error_Handler>
 800067e:	bf00      	nop
 8000680:	3748      	adds	r7, #72	@ 0x48
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	200002fc 	.word	0x200002fc
 800068c:	2e300800 	.word	0x2e300800
 8000690:	32601000 	.word	0x32601000
 8000694:	3ac04000 	.word	0x3ac04000

08000698 <HAL_ADC_MspInit>:
 8000698:	b580      	push	{r7, lr}
 800069a:	b09a      	sub	sp, #104	@ 0x68
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
 80006b0:	f107 0310 	add.w	r3, r7, #16
 80006b4:	2244      	movs	r2, #68	@ 0x44
 80006b6:	2100      	movs	r1, #0
 80006b8:	4618      	mov	r0, r3
 80006ba:	f00d fbf5 	bl	800dea8 <memset>
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80006c6:	d13c      	bne.n	8000742 <HAL_ADC_MspInit+0xaa>
 80006c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006cc:	613b      	str	r3, [r7, #16]
 80006ce:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80006d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006d4:	f107 0310 	add.w	r3, r7, #16
 80006d8:	4618      	mov	r0, r3
 80006da:	f008 f8a1 	bl	8008820 <HAL_RCCEx_PeriphCLKConfig>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <HAL_ADC_MspInit+0x50>
 80006e4:	f000 fb1c 	bl	8000d20 <Error_Handler>
 80006e8:	4b18      	ldr	r3, [pc, #96]	@ (800074c <HAL_ADC_MspInit+0xb4>)
 80006ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ec:	4a17      	ldr	r2, [pc, #92]	@ (800074c <HAL_ADC_MspInit+0xb4>)
 80006ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f4:	4b15      	ldr	r3, [pc, #84]	@ (800074c <HAL_ADC_MspInit+0xb4>)
 80006f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	4b12      	ldr	r3, [pc, #72]	@ (800074c <HAL_ADC_MspInit+0xb4>)
 8000702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000704:	4a11      	ldr	r2, [pc, #68]	@ (800074c <HAL_ADC_MspInit+0xb4>)
 8000706:	f043 0302 	orr.w	r3, r3, #2
 800070a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070c:	4b0f      	ldr	r3, [pc, #60]	@ (800074c <HAL_ADC_MspInit+0xb4>)
 800070e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000710:	f003 0302 	and.w	r3, r3, #2
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	f641 0303 	movw	r3, #6147	@ 0x1803
 800071c:	657b      	str	r3, [r7, #84]	@ 0x54
 800071e:	2303      	movs	r3, #3
 8000720:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000722:	2300      	movs	r3, #0
 8000724:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000726:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800072a:	4619      	mov	r1, r3
 800072c:	4808      	ldr	r0, [pc, #32]	@ (8000750 <HAL_ADC_MspInit+0xb8>)
 800072e:	f007 f8b1 	bl	8007894 <HAL_GPIO_Init>
 8000732:	2200      	movs	r2, #0
 8000734:	2105      	movs	r1, #5
 8000736:	2012      	movs	r0, #18
 8000738:	f005 feee 	bl	8006518 <HAL_NVIC_SetPriority>
 800073c:	2012      	movs	r0, #18
 800073e:	f005 ff05 	bl	800654c <HAL_NVIC_EnableIRQ>
 8000742:	bf00      	nop
 8000744:	3768      	adds	r7, #104	@ 0x68
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000
 8000750:	48000400 	.word	0x48000400

08000754 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000758:	4a0c      	ldr	r2, [pc, #48]	@ (800078c <MX_FREERTOS_Init+0x38>)
 800075a:	2100      	movs	r1, #0
 800075c:	480c      	ldr	r0, [pc, #48]	@ (8000790 <MX_FREERTOS_Init+0x3c>)
 800075e:	f00a fd06 	bl	800b16e <osThreadNew>
 8000762:	4603      	mov	r3, r0
 8000764:	4a0b      	ldr	r2, [pc, #44]	@ (8000794 <MX_FREERTOS_Init+0x40>)
 8000766:	6013      	str	r3, [r2, #0]

  /* creation of motorTask */
  motorTaskHandle = osThreadNew(StartMotorTask, NULL, &motorTask_attributes);
 8000768:	4a0b      	ldr	r2, [pc, #44]	@ (8000798 <MX_FREERTOS_Init+0x44>)
 800076a:	2100      	movs	r1, #0
 800076c:	480b      	ldr	r0, [pc, #44]	@ (800079c <MX_FREERTOS_Init+0x48>)
 800076e:	f00a fcfe 	bl	800b16e <osThreadNew>
 8000772:	4603      	mov	r3, r0
 8000774:	4a0a      	ldr	r2, [pc, #40]	@ (80007a0 <MX_FREERTOS_Init+0x4c>)
 8000776:	6013      	str	r3, [r2, #0]

  /* creation of FdCanTask */
  FdCanTaskHandle = osThreadNew(StartFdCanTask, NULL, &FdCanTask_attributes);
 8000778:	4a0a      	ldr	r2, [pc, #40]	@ (80007a4 <MX_FREERTOS_Init+0x50>)
 800077a:	2100      	movs	r1, #0
 800077c:	480a      	ldr	r0, [pc, #40]	@ (80007a8 <MX_FREERTOS_Init+0x54>)
 800077e:	f00a fcf6 	bl	800b16e <osThreadNew>
 8000782:	4603      	mov	r3, r0
 8000784:	4a09      	ldr	r2, [pc, #36]	@ (80007ac <MX_FREERTOS_Init+0x58>)
 8000786:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}
 800078c:	0800e15c 	.word	0x0800e15c
 8000790:	08001fbd 	.word	0x08001fbd
 8000794:	20000368 	.word	0x20000368
 8000798:	0800e180 	.word	0x0800e180
 800079c:	08003ad5 	.word	0x08003ad5
 80007a0:	2000036c 	.word	0x2000036c
 80007a4:	0800e1a4 	.word	0x0800e1a4
 80007a8:	08001b21 	.word	0x08001b21
 80007ac:	20000370 	.word	0x20000370

080007b0 <MX_CORDIC_Init>:
DMA_HandleTypeDef hdma_cordic_read;
DMA_HandleTypeDef hdma_cordic_write;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <MX_CORDIC_Init+0x20>)
 80007b6:	4a07      	ldr	r2, [pc, #28]	@ (80007d4 <MX_CORDIC_Init+0x24>)
 80007b8:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80007ba:	4805      	ldr	r0, [pc, #20]	@ (80007d0 <MX_CORDIC_Init+0x20>)
 80007bc:	f005 fcba 	bl	8006134 <HAL_CORDIC_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 80007c6:	f000 faab 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 80007ca:	bf00      	nop
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	20000374 	.word	0x20000374
 80007d4:	40020c00 	.word	0x40020c00

080007d8 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]

  if(cordicHandle->Instance==CORDIC)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a34      	ldr	r2, [pc, #208]	@ (80008b8 <HAL_CORDIC_MspInit+0xe0>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d161      	bne.n	80008ae <HAL_CORDIC_MspInit+0xd6>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80007ea:	4b34      	ldr	r3, [pc, #208]	@ (80008bc <HAL_CORDIC_MspInit+0xe4>)
 80007ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007ee:	4a33      	ldr	r2, [pc, #204]	@ (80008bc <HAL_CORDIC_MspInit+0xe4>)
 80007f0:	f043 0308 	orr.w	r3, r3, #8
 80007f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80007f6:	4b31      	ldr	r3, [pc, #196]	@ (80008bc <HAL_CORDIC_MspInit+0xe4>)
 80007f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007fa:	f003 0308 	and.w	r3, r3, #8
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]

    /* CORDIC DMA Init */
    /* CORDIC_READ Init */
    hdma_cordic_read.Instance = DMA2_Channel2;
 8000802:	4b2f      	ldr	r3, [pc, #188]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000804:	4a2f      	ldr	r2, [pc, #188]	@ (80008c4 <HAL_CORDIC_MspInit+0xec>)
 8000806:	601a      	str	r2, [r3, #0]
    hdma_cordic_read.Init.Request = DMA_REQUEST_CORDIC_READ;
 8000808:	4b2d      	ldr	r3, [pc, #180]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 800080a:	2270      	movs	r2, #112	@ 0x70
 800080c:	605a      	str	r2, [r3, #4]
    hdma_cordic_read.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800080e:	4b2c      	ldr	r3, [pc, #176]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
    hdma_cordic_read.Init.PeriphInc = DMA_PINC_DISABLE;
 8000814:	4b2a      	ldr	r3, [pc, #168]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
    hdma_cordic_read.Init.MemInc = DMA_MINC_ENABLE;
 800081a:	4b29      	ldr	r3, [pc, #164]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 800081c:	2280      	movs	r2, #128	@ 0x80
 800081e:	611a      	str	r2, [r3, #16]
    hdma_cordic_read.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000820:	4b27      	ldr	r3, [pc, #156]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000822:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000826:	615a      	str	r2, [r3, #20]
    hdma_cordic_read.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000828:	4b25      	ldr	r3, [pc, #148]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 800082a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800082e:	619a      	str	r2, [r3, #24]
    hdma_cordic_read.Init.Mode = DMA_NORMAL;
 8000830:	4b23      	ldr	r3, [pc, #140]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
    hdma_cordic_read.Init.Priority = DMA_PRIORITY_LOW;
 8000836:	4b22      	ldr	r3, [pc, #136]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000838:	2200      	movs	r2, #0
 800083a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_cordic_read) != HAL_OK)
 800083c:	4820      	ldr	r0, [pc, #128]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 800083e:	f005 fe93 	bl	8006568 <HAL_DMA_Init>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <HAL_CORDIC_MspInit+0x74>
    {
      Error_Handler();
 8000848:	f000 fa6a 	bl	8000d20 <Error_Handler>
    }

    __HAL_LINKDMA(cordicHandle,hdmaOut,hdma_cordic_read);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4a1c      	ldr	r2, [pc, #112]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000850:	61da      	str	r2, [r3, #28]
 8000852:	4a1b      	ldr	r2, [pc, #108]	@ (80008c0 <HAL_CORDIC_MspInit+0xe8>)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6293      	str	r3, [r2, #40]	@ 0x28

    /* CORDIC_WRITE Init */
    hdma_cordic_write.Instance = DMA2_Channel3;
 8000858:	4b1b      	ldr	r3, [pc, #108]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 800085a:	4a1c      	ldr	r2, [pc, #112]	@ (80008cc <HAL_CORDIC_MspInit+0xf4>)
 800085c:	601a      	str	r2, [r3, #0]
    hdma_cordic_write.Init.Request = DMA_REQUEST_CORDIC_WRITE;
 800085e:	4b1a      	ldr	r3, [pc, #104]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 8000860:	2271      	movs	r2, #113	@ 0x71
 8000862:	605a      	str	r2, [r3, #4]
    hdma_cordic_write.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000864:	4b18      	ldr	r3, [pc, #96]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 8000866:	2210      	movs	r2, #16
 8000868:	609a      	str	r2, [r3, #8]
    hdma_cordic_write.Init.PeriphInc = DMA_PINC_DISABLE;
 800086a:	4b17      	ldr	r3, [pc, #92]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 800086c:	2200      	movs	r2, #0
 800086e:	60da      	str	r2, [r3, #12]
    hdma_cordic_write.Init.MemInc = DMA_MINC_ENABLE;
 8000870:	4b15      	ldr	r3, [pc, #84]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 8000872:	2280      	movs	r2, #128	@ 0x80
 8000874:	611a      	str	r2, [r3, #16]
    hdma_cordic_write.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000876:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 8000878:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800087c:	615a      	str	r2, [r3, #20]
    hdma_cordic_write.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800087e:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 8000880:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000884:	619a      	str	r2, [r3, #24]
    hdma_cordic_write.Init.Mode = DMA_NORMAL;
 8000886:	4b10      	ldr	r3, [pc, #64]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 8000888:	2200      	movs	r2, #0
 800088a:	61da      	str	r2, [r3, #28]
    hdma_cordic_write.Init.Priority = DMA_PRIORITY_LOW;
 800088c:	4b0e      	ldr	r3, [pc, #56]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 800088e:	2200      	movs	r2, #0
 8000890:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_cordic_write) != HAL_OK)
 8000892:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 8000894:	f005 fe68 	bl	8006568 <HAL_DMA_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <HAL_CORDIC_MspInit+0xca>
    {
      Error_Handler();
 800089e:	f000 fa3f 	bl	8000d20 <Error_Handler>
    }

    __HAL_LINKDMA(cordicHandle,hdmaIn,hdma_cordic_write);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4a08      	ldr	r2, [pc, #32]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 80008a6:	619a      	str	r2, [r3, #24]
 80008a8:	4a07      	ldr	r2, [pc, #28]	@ (80008c8 <HAL_CORDIC_MspInit+0xf0>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 80008ae:	bf00      	nop
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40020c00 	.word	0x40020c00
 80008bc:	40021000 	.word	0x40021000
 80008c0:	2000039c 	.word	0x2000039c
 80008c4:	4002041c 	.word	0x4002041c
 80008c8:	200003fc 	.word	0x200003fc
 80008cc:	40020430 	.word	0x40020430

080008d0 <MX_DMA_Init>:
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_DMA_Init+0x60>)
 80008d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008da:	4a15      	ldr	r2, [pc, #84]	@ (8000930 <MX_DMA_Init+0x60>)
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_DMA_Init+0x60>)
 80008e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008f2:	4a0f      	ldr	r2, [pc, #60]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f4:	f043 0302 	orr.w	r3, r3, #2
 80008f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80008fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000930 <MX_DMA_Init+0x60>)
 80008fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	2200      	movs	r2, #0
 8000908:	2105      	movs	r1, #5
 800090a:	2039      	movs	r0, #57	@ 0x39
 800090c:	f005 fe04 	bl	8006518 <HAL_NVIC_SetPriority>
 8000910:	2039      	movs	r0, #57	@ 0x39
 8000912:	f005 fe1b 	bl	800654c <HAL_NVIC_EnableIRQ>
 8000916:	2200      	movs	r2, #0
 8000918:	2105      	movs	r1, #5
 800091a:	203a      	movs	r0, #58	@ 0x3a
 800091c:	f005 fdfc 	bl	8006518 <HAL_NVIC_SetPriority>
 8000920:	203a      	movs	r0, #58	@ 0x3a
 8000922:	f005 fe13 	bl	800654c <HAL_NVIC_EnableIRQ>
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000

08000934 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000938:	4b1f      	ldr	r3, [pc, #124]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 800093a:	4a20      	ldr	r2, [pc, #128]	@ (80009bc <MX_FDCAN1_Init+0x88>)
 800093c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800093e:	4b1e      	ldr	r3, [pc, #120]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000940:	2200      	movs	r2, #0
 8000942:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000944:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800094a:	4b1b      	ldr	r3, [pc, #108]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 800094c:	2200      	movs	r2, #0
 800094e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000950:	4b19      	ldr	r3, [pc, #100]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000952:	2200      	movs	r2, #0
 8000954:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000956:	4b18      	ldr	r3, [pc, #96]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000958:	2200      	movs	r2, #0
 800095a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800095c:	4b16      	ldr	r3, [pc, #88]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 800095e:	2200      	movs	r2, #0
 8000960:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8000962:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000964:	2214      	movs	r2, #20
 8000966:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000968:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 800096a:	2201      	movs	r2, #1
 800096c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 800096e:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000970:	220e      	movs	r2, #14
 8000972:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000974:	4b10      	ldr	r3, [pc, #64]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000976:	2202      	movs	r2, #2
 8000978:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 800097a:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 800097c:	2202      	movs	r2, #2
 800097e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000980:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000982:	2201      	movs	r2, #1
 8000984:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 8000986:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000988:	220e      	movs	r2, #14
 800098a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800098c:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 800098e:	2202      	movs	r2, #2
 8000990:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = FDCAN_STD_FILTER_NBR;
 8000992:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 8000994:	2202      	movs	r2, #2
 8000996:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000998:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 800099a:	2200      	movs	r2, #0
 800099c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800099e:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80009a4:	4804      	ldr	r0, [pc, #16]	@ (80009b8 <MX_FDCAN1_Init+0x84>)
 80009a6:	f005 fffb 	bl	80069a0 <HAL_FDCAN_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80009b0:	f000 f9b6 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	2000045c 	.word	0x2000045c
 80009bc:	40006400 	.word	0x40006400

080009c0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b09a      	sub	sp, #104	@ 0x68
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009d8:	f107 0310 	add.w	r3, r7, #16
 80009dc:	2244      	movs	r2, #68	@ 0x44
 80009de:	2100      	movs	r1, #0
 80009e0:	4618      	mov	r0, r3
 80009e2:	f00d fa61 	bl	800dea8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a28      	ldr	r2, [pc, #160]	@ (8000a8c <HAL_FDCAN_MspInit+0xcc>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d149      	bne.n	8000a84 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80009f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009f4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80009f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80009fa:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	4618      	mov	r0, r3
 8000a02:	f007 ff0d 	bl	8008820 <HAL_RCCEx_PeriphCLKConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000a0c:	f000 f988 	bl	8000d20 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a10:	4b1f      	ldr	r3, [pc, #124]	@ (8000a90 <HAL_FDCAN_MspInit+0xd0>)
 8000a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a14:	4a1e      	ldr	r2, [pc, #120]	@ (8000a90 <HAL_FDCAN_MspInit+0xd0>)
 8000a16:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <HAL_FDCAN_MspInit+0xd0>)
 8000a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a28:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <HAL_FDCAN_MspInit+0xd0>)
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2c:	4a18      	ldr	r2, [pc, #96]	@ (8000a90 <HAL_FDCAN_MspInit+0xd0>)
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a34:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <HAL_FDCAN_MspInit+0xd0>)
 8000a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a40:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000a44:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a46:	2302      	movs	r3, #2
 8000a48:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000a52:	2309      	movs	r3, #9
 8000a54:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a56:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a60:	f006 ff18 	bl	8007894 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000a64:	2200      	movs	r2, #0
 8000a66:	2105      	movs	r1, #5
 8000a68:	2015      	movs	r0, #21
 8000a6a:	f005 fd55 	bl	8006518 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000a6e:	2015      	movs	r0, #21
 8000a70:	f005 fd6c 	bl	800654c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2105      	movs	r1, #5
 8000a78:	2016      	movs	r0, #22
 8000a7a:	f005 fd4d 	bl	8006518 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000a7e:	2016      	movs	r0, #22
 8000a80:	f005 fd64 	bl	800654c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000a84:	bf00      	nop
 8000a86:	3768      	adds	r7, #104	@ 0x68
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40006400 	.word	0x40006400
 8000a90:	40021000 	.word	0x40021000

08000a94 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> LPUART1_TX
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08a      	sub	sp, #40	@ 0x28
 8000a98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]
 8000aa8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aaa:	4b49      	ldr	r3, [pc, #292]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	4a48      	ldr	r2, [pc, #288]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab6:	4b46      	ldr	r3, [pc, #280]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	f003 0304 	and.w	r3, r3, #4
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ac2:	4b43      	ldr	r3, [pc, #268]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	4a42      	ldr	r2, [pc, #264]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000ac8:	f043 0320 	orr.w	r3, r3, #32
 8000acc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ace:	4b40      	ldr	r3, [pc, #256]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad2:	f003 0320 	and.w	r3, r3, #32
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ada:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ade:	4a3c      	ldr	r2, [pc, #240]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae6:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af2:	4b37      	ldr	r3, [pc, #220]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	4a36      	ldr	r2, [pc, #216]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000af8:	f043 0302 	orr.w	r3, r3, #2
 8000afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afe:	4b34      	ldr	r3, [pc, #208]	@ (8000bd0 <MX_GPIO_Init+0x13c>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	f003 0302 	and.w	r3, r3, #2
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2120      	movs	r1, #32
 8000b0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b12:	f007 f841 	bl	8007b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8000b1c:	482d      	ldr	r0, [pc, #180]	@ (8000bd4 <MX_GPIO_Init+0x140>)
 8000b1e:	f007 f83b 	bl	8007b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b32:	f107 0314 	add.w	r3, r7, #20
 8000b36:	4619      	mov	r1, r3
 8000b38:	4827      	ldr	r0, [pc, #156]	@ (8000bd8 <MX_GPIO_Init+0x144>)
 8000b3a:	f006 feab 	bl	8007894 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b3e:	230c      	movs	r3, #12
 8000b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000b4e:	230c      	movs	r3, #12
 8000b50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4619      	mov	r1, r3
 8000b58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b5c:	f006 fe9a 	bl	8007894 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000b60:	2320      	movs	r3, #32
 8000b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b64:	2301      	movs	r3, #1
 8000b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7a:	f006 fe8b 	bl	8007894 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 8000b7e:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8000b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b84:	2301      	movs	r3, #1
 8000b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	4619      	mov	r1, r3
 8000b96:	480f      	ldr	r0, [pc, #60]	@ (8000bd4 <MX_GPIO_Init+0x140>)
 8000b98:	f006 fe7c 	bl	8007894 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000b9c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ba2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000ba6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4809      	ldr	r0, [pc, #36]	@ (8000bd8 <MX_GPIO_Init+0x144>)
 8000bb4:	f006 fe6e 	bl	8007894 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2105      	movs	r1, #5
 8000bbc:	2028      	movs	r0, #40	@ 0x28
 8000bbe:	f005 fcab 	bl	8006518 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bc2:	2028      	movs	r0, #40	@ 0x28
 8000bc4:	f005 fcc2 	bl	800654c <HAL_NVIC_EnableIRQ>

}
 8000bc8:	bf00      	nop
 8000bca:	3728      	adds	r7, #40	@ 0x28
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	48000400 	.word	0x48000400
 8000bd8:	48000800 	.word	0x48000800

08000bdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000be0:	f003 fbda 	bl	8004398 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be4:	f000 f83c 	bl	8000c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be8:	f7ff ff54 	bl	8000a94 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bec:	f7ff fe70 	bl	80008d0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000bf0:	f7ff fcac 	bl	800054c <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8000bf4:	f7ff fe9e 	bl	8000934 <MX_FDCAN1_Init>
  MX_TIM1_Init();
 8000bf8:	f000 f9c0 	bl	8000f7c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000bfc:	f000 fa7c 	bl	80010f8 <MX_TIM2_Init>
  MX_CORDIC_Init();
 8000c00:	f7ff fdd6 	bl	80007b0 <MX_CORDIC_Init>
  MX_TIM3_Init();
 8000c04:	f000 fad0 	bl	80011a8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  INIT_OWN();
 8000c08:	f001 f98a 	bl	8001f20 <INIT_OWN>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c0c:	f00a fa50 	bl	800b0b0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000c10:	f7ff fda0 	bl	8000754 <MX_FREERTOS_Init>

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f003 fa47 	bl	80040a8 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f003 fa79 	bl	8004114 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <main+0x80>)
 8000c24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c28:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <main+0x80>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000c30:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <main+0x80>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000c36:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <main+0x80>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000c3c:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <main+0x80>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000c42:	4906      	ldr	r1, [pc, #24]	@ (8000c5c <main+0x80>)
 8000c44:	2000      	movs	r0, #0
 8000c46:	f003 faf1 	bl	800422c <BSP_COM_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <main+0x78>
  {
    Error_Handler();
 8000c50:	f000 f866 	bl	8000d20 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 8000c54:	f00a fa50 	bl	800b0f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <main+0x7c>
 8000c5c:	200004c0 	.word	0x200004c0

08000c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b094      	sub	sp, #80	@ 0x50
 8000c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c66:	f107 0318 	add.w	r3, r7, #24
 8000c6a:	2238      	movs	r2, #56	@ 0x38
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f00d f91a 	bl	800dea8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c82:	2000      	movs	r0, #0
 8000c84:	f006 ffb8 	bl	8007bf8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c92:	2340      	movs	r3, #64	@ 0x40
 8000c94:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c96:	2302      	movs	r3, #2
 8000c98:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000c9e:	2304      	movs	r3, #4
 8000ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000ca2:	2355      	movs	r3, #85	@ 0x55
 8000ca4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000caa:	2302      	movs	r3, #2
 8000cac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb2:	f107 0318 	add.w	r3, r7, #24
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f007 f852 	bl	8007d60 <HAL_RCC_OscConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000cc2:	f000 f82d 	bl	8000d20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2104      	movs	r1, #4
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f007 fb50 	bl	8008384 <HAL_RCC_ClockConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000cea:	f000 f819 	bl	8000d20 <Error_Handler>
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3750      	adds	r7, #80	@ 0x50
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d101      	bne.n	8000d0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d0a:	f003 fb5d 	bl	80043c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  HAL_TIM_PeriodElapsedCallback_OWN(htim);
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f001 f92a 	bl	8001f68 <HAL_TIM_PeriodElapsedCallback_OWN>
  /* USER CODE END Callback 1 */
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40001000 	.word	0x40001000

08000d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d24:	b672      	cpsid	i
}
 8000d26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <Error_Handler+0x8>

08000d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <HAL_MspInit+0x50>)
 8000d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d36:	4a11      	ldr	r2, [pc, #68]	@ (8000d7c <HAL_MspInit+0x50>)
 8000d38:	f043 0301 	orr.w	r3, r3, #1
 8000d3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <HAL_MspInit+0x50>)
 8000d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	607b      	str	r3, [r7, #4]
 8000d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <HAL_MspInit+0x50>)
 8000d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000d7c <HAL_MspInit+0x50>)
 8000d50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d54:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d56:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <HAL_MspInit+0x50>)
 8000d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	210f      	movs	r1, #15
 8000d66:	f06f 0001 	mvn.w	r0, #1
 8000d6a:	f005 fbd5 	bl	8006518 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d6e:	f006 ffe7 	bl	8007d40 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40021000 	.word	0x40021000

08000d80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08c      	sub	sp, #48	@ 0x30
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d90:	4b2c      	ldr	r3, [pc, #176]	@ (8000e44 <HAL_InitTick+0xc4>)
 8000d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d94:	4a2b      	ldr	r2, [pc, #172]	@ (8000e44 <HAL_InitTick+0xc4>)
 8000d96:	f043 0310 	orr.w	r3, r3, #16
 8000d9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d9c:	4b29      	ldr	r3, [pc, #164]	@ (8000e44 <HAL_InitTick+0xc4>)
 8000d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da0:	f003 0310 	and.w	r3, r3, #16
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000da8:	f107 020c 	add.w	r2, r7, #12
 8000dac:	f107 0310 	add.w	r3, r7, #16
 8000db0:	4611      	mov	r1, r2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f007 fcbc 	bl	8008730 <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000db8:	f007 fc8e 	bl	80086d8 <HAL_RCC_GetPCLK1Freq>
 8000dbc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc0:	4a21      	ldr	r2, [pc, #132]	@ (8000e48 <HAL_InitTick+0xc8>)
 8000dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc6:	0c9b      	lsrs	r3, r3, #18
 8000dc8:	3b01      	subs	r3, #1
 8000dca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e4c <HAL_InitTick+0xcc>)
 8000dce:	4a20      	ldr	r2, [pc, #128]	@ (8000e50 <HAL_InitTick+0xd0>)
 8000dd0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e4c <HAL_InitTick+0xcc>)
 8000dd4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000dd8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000dda:	4a1c      	ldr	r2, [pc, #112]	@ (8000e4c <HAL_InitTick+0xcc>)
 8000ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dde:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000de0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <HAL_InitTick+0xcc>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de6:	4b19      	ldr	r3, [pc, #100]	@ (8000e4c <HAL_InitTick+0xcc>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000dec:	4817      	ldr	r0, [pc, #92]	@ (8000e4c <HAL_InitTick+0xcc>)
 8000dee:	f007 ff07 	bl	8008c00 <HAL_TIM_Base_Init>
 8000df2:	4603      	mov	r3, r0
 8000df4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000df8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d11b      	bne.n	8000e38 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e00:	4812      	ldr	r0, [pc, #72]	@ (8000e4c <HAL_InitTick+0xcc>)
 8000e02:	f007 ffc1 	bl	8008d88 <HAL_TIM_Base_Start_IT>
 8000e06:	4603      	mov	r3, r0
 8000e08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d111      	bne.n	8000e38 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e14:	2036      	movs	r0, #54	@ 0x36
 8000e16:	f005 fb99 	bl	800654c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2b0f      	cmp	r3, #15
 8000e1e:	d808      	bhi.n	8000e32 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e20:	2200      	movs	r2, #0
 8000e22:	6879      	ldr	r1, [r7, #4]
 8000e24:	2036      	movs	r0, #54	@ 0x36
 8000e26:	f005 fb77 	bl	8006518 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e54 <HAL_InitTick+0xd4>)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6013      	str	r3, [r2, #0]
 8000e30:	e002      	b.n	8000e38 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3730      	adds	r7, #48	@ 0x30
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40021000 	.word	0x40021000
 8000e48:	431bde83 	.word	0x431bde83
 8000e4c:	200004d0 	.word	0x200004d0
 8000e50:	40001000 	.word	0x40001000
 8000e54:	20000284 	.word	0x20000284

08000e58 <NMI_Handler>:
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <NMI_Handler+0x4>

08000e60 <HardFault_Handler>:
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <HardFault_Handler+0x4>

08000e68 <MemManage_Handler>:
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <MemManage_Handler+0x4>

08000e70 <BusFault_Handler>:
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <BusFault_Handler+0x4>

08000e78 <UsageFault_Handler>:
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <UsageFault_Handler+0x4>

08000e80 <DebugMon_Handler>:
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
	...

08000e90 <ADC1_2_IRQHandler>:
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	4802      	ldr	r0, [pc, #8]	@ (8000ea0 <ADC1_2_IRQHandler+0x10>)
 8000e96:	f003 fd5f 	bl	8004958 <HAL_ADC_IRQHandler>
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200002fc 	.word	0x200002fc

08000ea4 <FDCAN1_IT0_IRQHandler>:
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	4802      	ldr	r0, [pc, #8]	@ (8000eb4 <FDCAN1_IT0_IRQHandler+0x10>)
 8000eaa:	f006 fab1 	bl	8007410 <HAL_FDCAN_IRQHandler>
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	2000045c 	.word	0x2000045c

08000eb8 <FDCAN1_IT1_IRQHandler>:
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	4802      	ldr	r0, [pc, #8]	@ (8000ec8 <FDCAN1_IT1_IRQHandler+0x10>)
 8000ebe:	f006 faa7 	bl	8007410 <HAL_FDCAN_IRQHandler>
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	2000045c 	.word	0x2000045c

08000ecc <TIM2_IRQHandler>:
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	4802      	ldr	r0, [pc, #8]	@ (8000edc <TIM2_IRQHandler+0x10>)
 8000ed2:	f008 fa07 	bl	80092e4 <HAL_TIM_IRQHandler>
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000568 	.word	0x20000568

08000ee0 <TIM3_IRQHandler>:
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	4802      	ldr	r0, [pc, #8]	@ (8000ef0 <TIM3_IRQHandler+0x10>)
 8000ee6:	f008 f9fd 	bl	80092e4 <HAL_TIM_IRQHandler>
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200005b4 	.word	0x200005b4

08000ef4 <EXTI15_10_IRQHandler>:
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000efc:	f006 fe64 	bl	8007bc8 <HAL_GPIO_EXTI_IRQHandler>
 8000f00:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000f04:	f006 fe60 	bl	8007bc8 <HAL_GPIO_EXTI_IRQHandler>
 8000f08:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000f0c:	f006 fe5c 	bl	8007bc8 <HAL_GPIO_EXTI_IRQHandler>
 8000f10:	2000      	movs	r0, #0
 8000f12:	f003 f96d 	bl	80041f0 <BSP_PB_IRQHandler>
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <TIM6_DAC_IRQHandler>:
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <TIM6_DAC_IRQHandler+0x10>)
 8000f22:	f008 f9df 	bl	80092e4 <HAL_TIM_IRQHandler>
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200004d0 	.word	0x200004d0

08000f30 <DMA2_Channel2_IRQHandler>:
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	4802      	ldr	r0, [pc, #8]	@ (8000f40 <DMA2_Channel2_IRQHandler+0x10>)
 8000f36:	f005 fbbf 	bl	80066b8 <HAL_DMA_IRQHandler>
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	2000039c 	.word	0x2000039c

08000f44 <DMA2_Channel3_IRQHandler>:
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	4802      	ldr	r0, [pc, #8]	@ (8000f54 <DMA2_Channel3_IRQHandler+0x10>)
 8000f4a:	f005 fbb5 	bl	80066b8 <HAL_DMA_IRQHandler>
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200003fc 	.word	0x200003fc

08000f58 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <SystemInit+0x20>)
 8000f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f62:	4a05      	ldr	r2, [pc, #20]	@ (8000f78 <SystemInit+0x20>)
 8000f64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b098      	sub	sp, #96	@ 0x60
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f82:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f8e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]
 8000f9e:	615a      	str	r2, [r3, #20]
 8000fa0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	2234      	movs	r2, #52	@ 0x34
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f00c ff7d 	bl	800dea8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fae:	4b50      	ldr	r3, [pc, #320]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fb0:	4a50      	ldr	r2, [pc, #320]	@ (80010f4 <MX_TIM1_Init+0x178>)
 8000fb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = TIM1_PSC;
 8000fb4:	4b4e      	ldr	r3, [pc, #312]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000fba:	4b4d      	ldr	r3, [pc, #308]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fbc:	2260      	movs	r2, #96	@ 0x60
 8000fbe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM1_ARR;
 8000fc0:	4b4b      	ldr	r3, [pc, #300]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fc2:	f241 029a 	movw	r2, #4250	@ 0x109a
 8000fc6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc8:	4b49      	ldr	r3, [pc, #292]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fce:	4b48      	ldr	r3, [pc, #288]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fd4:	4b46      	ldr	r3, [pc, #280]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fd6:	2280      	movs	r2, #128	@ 0x80
 8000fd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fda:	4845      	ldr	r0, [pc, #276]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8000fdc:	f007 ff95 	bl	8008f0a <HAL_TIM_PWM_Init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000fe6:	f7ff fe9b 	bl	8000d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fea:	2300      	movs	r3, #0
 8000fec:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC4REF;
 8000fee:	f44f 03e0 	mov.w	r3, #7340032	@ 0x700000
 8000ff2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ff8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	483c      	ldr	r0, [pc, #240]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8001000:	f009 f940 	bl	800a284 <HAL_TIMEx_MasterConfigSynchronization>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800100a:	f7ff fe89 	bl	8000d20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800100e:	2360      	movs	r3, #96	@ 0x60
 8001010:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001012:	2300      	movs	r3, #0
 8001014:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001016:	2300      	movs	r3, #0
 8001018:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800101a:	2300      	movs	r3, #0
 800101c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800101e:	2300      	movs	r3, #0
 8001020:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001022:	2300      	movs	r3, #0
 8001024:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001026:	2300      	movs	r3, #0
 8001028:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800102a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800102e:	2200      	movs	r2, #0
 8001030:	4619      	mov	r1, r3
 8001032:	482f      	ldr	r0, [pc, #188]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8001034:	f008 fb20 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800103e:	f7ff fe6f 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001042:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001046:	2204      	movs	r2, #4
 8001048:	4619      	mov	r1, r3
 800104a:	4829      	ldr	r0, [pc, #164]	@ (80010f0 <MX_TIM1_Init+0x174>)
 800104c:	f008 fb14 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8001056:	f7ff fe63 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800105a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800105e:	2208      	movs	r2, #8
 8001060:	4619      	mov	r1, r3
 8001062:	4823      	ldr	r0, [pc, #140]	@ (80010f0 <MX_TIM1_Init+0x174>)
 8001064:	f008 fb08 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800106e:	f7ff fe57 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001072:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001076:	220c      	movs	r2, #12
 8001078:	4619      	mov	r1, r3
 800107a:	481d      	ldr	r0, [pc, #116]	@ (80010f0 <MX_TIM1_Init+0x174>)
 800107c:	f008 fafc 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001086:	f7ff fe4b 	bl	8000d20 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 800108a:	4819      	ldr	r0, [pc, #100]	@ (80010f0 <MX_TIM1_Init+0x174>)
 800108c:	f009 fa08 	bl	800a4a0 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001090:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001094:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001096:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800109a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = TIM_DTG_200ns;
 80010a0:	2322      	movs	r3, #34	@ 0x22
 80010a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010b2:	2300      	movs	r3, #0
 80010b4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010c4:	2300      	movs	r3, #0
 80010c6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	4619      	mov	r1, r3
 80010d0:	4807      	ldr	r0, [pc, #28]	@ (80010f0 <MX_TIM1_Init+0x174>)
 80010d2:	f009 f959 	bl	800a388 <HAL_TIMEx_ConfigBreakDeadTime>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 80010dc:	f7ff fe20 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010e0:	4803      	ldr	r0, [pc, #12]	@ (80010f0 <MX_TIM1_Init+0x174>)
 80010e2:	f000 f919 	bl	8001318 <HAL_TIM_MspPostInit>

}
 80010e6:	bf00      	nop
 80010e8:	3760      	adds	r7, #96	@ 0x60
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	2000051c 	.word	0x2000051c
 80010f4:	40012c00 	.word	0x40012c00

080010f8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	@ 0x28
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fe:	f107 031c 	add.w	r3, r7, #28
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800110a:	463b      	mov	r3, r7
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
 8001118:	615a      	str	r2, [r3, #20]
 800111a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800111c:	4b20      	ldr	r3, [pc, #128]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 800111e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001122:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = TIM2_PSC;
 8001124:	4b1e      	ldr	r3, [pc, #120]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 8001126:	2200      	movs	r2, #0
 8001128:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800112a:	4b1d      	ldr	r3, [pc, #116]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_ARR;
 8001130:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 8001132:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <MX_TIM2_Init+0xac>)
 8001134:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001136:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113c:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001142:	4817      	ldr	r0, [pc, #92]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 8001144:	f007 fe8a 	bl	8008e5c <HAL_TIM_OC_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800114e:	f7ff fde7 	bl	8000d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800115a:	f107 031c 	add.w	r3, r7, #28
 800115e:	4619      	mov	r1, r3
 8001160:	480f      	ldr	r0, [pc, #60]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 8001162:	f009 f88f 	bl	800a284 <HAL_TIMEx_MasterConfigSynchronization>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800116c:	f7ff fdd8 	bl	8000d20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001170:	2300      	movs	r3, #0
 8001172:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800117c:	2300      	movs	r3, #0
 800117e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001180:	463b      	mov	r3, r7
 8001182:	2200      	movs	r2, #0
 8001184:	4619      	mov	r1, r3
 8001186:	4806      	ldr	r0, [pc, #24]	@ (80011a0 <MX_TIM2_Init+0xa8>)
 8001188:	f008 f9fc 	bl	8009584 <HAL_TIM_OC_ConfigChannel>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001192:	f7ff fdc5 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001196:	bf00      	nop
 8001198:	3728      	adds	r7, #40	@ 0x28
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000568 	.word	0x20000568
 80011a4:	0a21fe80 	.word	0x0a21fe80

080011a8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	@ 0x28
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ba:	463b      	mov	r3, r7
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
 80011c8:	615a      	str	r2, [r3, #20]
 80011ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011cc:	4b20      	ldr	r3, [pc, #128]	@ (8001250 <MX_TIM3_Init+0xa8>)
 80011ce:	4a21      	ldr	r2, [pc, #132]	@ (8001254 <MX_TIM3_Init+0xac>)
 80011d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = TIM3_PSC;
 80011d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <MX_TIM3_Init+0xa8>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <MX_TIM3_Init+0xa8>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_ARR;
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <MX_TIM3_Init+0xa8>)
 80011e0:	f242 1234 	movw	r2, #8500	@ 0x2134
 80011e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <MX_TIM3_Init+0xa8>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ec:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <MX_TIM3_Init+0xa8>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80011f2:	4817      	ldr	r0, [pc, #92]	@ (8001250 <MX_TIM3_Init+0xa8>)
 80011f4:	f007 fe32 	bl	8008e5c <HAL_TIM_OC_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80011fe:	f7ff fd8f 	bl	8000d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001206:	2300      	movs	r3, #0
 8001208:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800120a:	f107 031c 	add.w	r3, r7, #28
 800120e:	4619      	mov	r1, r3
 8001210:	480f      	ldr	r0, [pc, #60]	@ (8001250 <MX_TIM3_Init+0xa8>)
 8001212:	f009 f837 	bl	800a284 <HAL_TIMEx_MasterConfigSynchronization>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800121c:	f7ff fd80 	bl	8000d20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001220:	2300      	movs	r3, #0
 8001222:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800122c:	2300      	movs	r3, #0
 800122e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001230:	463b      	mov	r3, r7
 8001232:	2200      	movs	r2, #0
 8001234:	4619      	mov	r1, r3
 8001236:	4806      	ldr	r0, [pc, #24]	@ (8001250 <MX_TIM3_Init+0xa8>)
 8001238:	f008 f9a4 	bl	8009584 <HAL_TIM_OC_ConfigChannel>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001242:	f7ff fd6d 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	3728      	adds	r7, #40	@ 0x28
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200005b4 	.word	0x200005b4
 8001254:	40000400 	.word	0x40000400

08001258 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <HAL_TIM_PWM_MspInit+0x38>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d10b      	bne.n	8001282 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800126a:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <HAL_TIM_PWM_MspInit+0x3c>)
 800126c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800126e:	4a09      	ldr	r2, [pc, #36]	@ (8001294 <HAL_TIM_PWM_MspInit+0x3c>)
 8001270:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001274:	6613      	str	r3, [r2, #96]	@ 0x60
 8001276:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <HAL_TIM_PWM_MspInit+0x3c>)
 8001278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40012c00 	.word	0x40012c00
 8001294:	40021000 	.word	0x40021000

08001298 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM2)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012a8:	d114      	bne.n	80012d4 <HAL_TIM_OC_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012aa:	4b19      	ldr	r3, [pc, #100]	@ (8001310 <HAL_TIM_OC_MspInit+0x78>)
 80012ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ae:	4a18      	ldr	r2, [pc, #96]	@ (8001310 <HAL_TIM_OC_MspInit+0x78>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80012b6:	4b16      	ldr	r3, [pc, #88]	@ (8001310 <HAL_TIM_OC_MspInit+0x78>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2105      	movs	r1, #5
 80012c6:	201c      	movs	r0, #28
 80012c8:	f005 f926 	bl	8006518 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012cc:	201c      	movs	r0, #28
 80012ce:	f005 f93d 	bl	800654c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012d2:	e018      	b.n	8001306 <HAL_TIM_OC_MspInit+0x6e>
  else if(tim_ocHandle->Instance==TIM3)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a0e      	ldr	r2, [pc, #56]	@ (8001314 <HAL_TIM_OC_MspInit+0x7c>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d113      	bne.n	8001306 <HAL_TIM_OC_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012de:	4b0c      	ldr	r3, [pc, #48]	@ (8001310 <HAL_TIM_OC_MspInit+0x78>)
 80012e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e2:	4a0b      	ldr	r2, [pc, #44]	@ (8001310 <HAL_TIM_OC_MspInit+0x78>)
 80012e4:	f043 0302 	orr.w	r3, r3, #2
 80012e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ea:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <HAL_TIM_OC_MspInit+0x78>)
 80012ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2105      	movs	r1, #5
 80012fa:	201d      	movs	r0, #29
 80012fc:	f005 f90c 	bl	8006518 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001300:	201d      	movs	r0, #29
 8001302:	f005 f923 	bl	800654c <HAL_NVIC_EnableIRQ>
}
 8001306:	bf00      	nop
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40021000 	.word	0x40021000
 8001314:	40000400 	.word	0x40000400

08001318 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	@ 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a28      	ldr	r2, [pc, #160]	@ (80013d8 <HAL_TIM_MspPostInit+0xc0>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d149      	bne.n	80013ce <HAL_TIM_MspPostInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800133a:	4b28      	ldr	r3, [pc, #160]	@ (80013dc <HAL_TIM_MspPostInit+0xc4>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a27      	ldr	r2, [pc, #156]	@ (80013dc <HAL_TIM_MspPostInit+0xc4>)
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b25      	ldr	r3, [pc, #148]	@ (80013dc <HAL_TIM_MspPostInit+0xc4>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001352:	4b22      	ldr	r3, [pc, #136]	@ (80013dc <HAL_TIM_MspPostInit+0xc4>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	4a21      	ldr	r2, [pc, #132]	@ (80013dc <HAL_TIM_MspPostInit+0xc4>)
 8001358:	f043 0302 	orr.w	r3, r3, #2
 800135c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135e:	4b1f      	ldr	r3, [pc, #124]	@ (80013dc <HAL_TIM_MspPostInit+0xc4>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800136a:	2307      	movs	r3, #7
 800136c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136e:	2302      	movs	r3, #2
 8001370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001376:	2300      	movs	r3, #0
 8001378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800137a:	2302      	movs	r3, #2
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137e:	f107 0314 	add.w	r3, r7, #20
 8001382:	4619      	mov	r1, r3
 8001384:	4816      	ldr	r0, [pc, #88]	@ (80013e0 <HAL_TIM_MspPostInit+0xc8>)
 8001386:	f006 fa85 	bl	8007894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800138a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800138e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001390:	2302      	movs	r3, #2
 8001392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800139c:	2306      	movs	r3, #6
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4619      	mov	r1, r3
 80013a6:	480f      	ldr	r0, [pc, #60]	@ (80013e4 <HAL_TIM_MspPostInit+0xcc>)
 80013a8:	f006 fa74 	bl	8007894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b2:	2302      	movs	r3, #2
 80013b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80013be:	2304      	movs	r3, #4
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	4806      	ldr	r0, [pc, #24]	@ (80013e4 <HAL_TIM_MspPostInit+0xcc>)
 80013ca:	f006 fa63 	bl	8007894 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80013ce:	bf00      	nop
 80013d0:	3728      	adds	r7, #40	@ 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40012c00 	.word	0x40012c00
 80013dc:	40021000 	.word	0x40021000
 80013e0:	48000800 	.word	0x48000800
 80013e4:	48000400 	.word	0x48000400

080013e8 <adc_renew>:
    average(adc_id, &avg);
    *adc_store += ALPHA * (avg - *adc_store);
}

Result adc_renew(ADC_PARAMETER *adc)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
    adc->adc_value = (uint16_t)HAL_ADCEx_InjectedGetValue(adc->const_h.hadcx, adc->const_h.rankx);
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	4619      	mov	r1, r3
 80013fc:	4610      	mov	r0, r2
 80013fe:	f004 f8b5 	bl	800556c <HAL_ADCEx_InjectedGetValue>
 8001402:	4603      	mov	r3, r0
 8001404:	b29a      	uxth	r2, r3
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	825a      	strh	r2, [r3, #18]
    // iir(adc->const_h.rankx, &adc->adc_value);
    adc->current = ((float32_t)(adc->adc_value - adc->val_zero)) * adc->current_trs;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	8a5b      	ldrh	r3, [r3, #18]
 800140e:	461a      	mov	r2, r3
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	8a1b      	ldrh	r3, [r3, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	edd3 7a03 	vldr	s15, [r3, #12]
 8001424:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	edc3 7a05 	vstr	s15, [r3, #20]
    return RESULT_OK(NULL);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2201      	movs	r2, #1
 8001432:	701a      	strb	r2, [r3, #0]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	605a      	str	r2, [r3, #4]
}
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <adc_set_zero_point>:

void adc_set_zero_point(ADC_PARAMETER *adc)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
    adc->current_trs = ADC_TO_VOL / ADC_VOL_SEP / adc->const_h.sensitive;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001452:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001474 <adc_set_zero_point+0x30>
 8001456:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	edc3 7a03 	vstr	s15, [r3, #12]
    // average(adc->const_h.id, &adc->adc_value);
    adc->val_zero = adc->adc_value;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	8a5a      	ldrh	r2, [r3, #18]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	821a      	strh	r2, [r3, #16]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	3a9e704d 	.word	0x3a9e704d

08001478 <fdcan_pkt_get_byte>:
bool fdcan_bus_off = false;

FncState fdacn_data_store = FNC_DISABLE;

Result fdcan_pkt_get_byte(FdcanPkt* pkt, uint8_t id, uint8_t* container)
{
 8001478:	b480      	push	{r7}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	603b      	str	r3, [r7, #0]
 8001484:	4613      	mov	r3, r2
 8001486:	71fb      	strb	r3, [r7, #7]
    if (pkt->len <= id) return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	7b1b      	ldrb	r3, [r3, #12]
 800148c:	79fa      	ldrb	r2, [r7, #7]
 800148e:	429a      	cmp	r2, r3
 8001490:	d308      	bcc.n	80014a4 <fdcan_pkt_get_byte+0x2c>
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	461a      	mov	r2, r3
 8001496:	2300      	movs	r3, #0
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	6053      	str	r3, [r2, #4]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2208      	movs	r2, #8
 80014a0:	711a      	strb	r2, [r3, #4]
 80014a2:	e00b      	b.n	80014bc <fdcan_pkt_get_byte+0x44>
    *container = pkt->data[id];
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	4413      	add	r3, r2
 80014aa:	791a      	ldrb	r2, [r3, #4]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	701a      	strb	r2, [r3, #0]
    return RESULT_OK(container);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2201      	movs	r2, #1
 80014b4:	701a      	strb	r2, [r3, #0]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	683a      	ldr	r2, [r7, #0]
 80014ba:	605a      	str	r2, [r3, #4]
}
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	3724      	adds	r7, #36	@ 0x24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <fdcan_pkt_set_len>:

Result fdcan_pkt_set_len(FdcanPkt* pkt, uint8_t len)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b089      	sub	sp, #36	@ 0x24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	4613      	mov	r3, r2
 80014d4:	71fb      	strb	r3, [r7, #7]
    if (len > FDCAN_PKT_LEN) return RESULT_ERROR(RES_ERR_FULL);
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d908      	bls.n	80014ee <fdcan_pkt_set_len+0x26>
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	461a      	mov	r2, r3
 80014e0:	2300      	movs	r3, #0
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	6053      	str	r3, [r2, #4]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2206      	movs	r2, #6
 80014ea:	711a      	strb	r2, [r3, #4]
 80014ec:	e008      	b.n	8001500 <fdcan_pkt_set_len+0x38>
    pkt->len = len;
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	79fa      	ldrb	r2, [r7, #7]
 80014f2:	731a      	strb	r2, [r3, #12]
    return RESULT_OK(pkt);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	68ba      	ldr	r2, [r7, #8]
 80014fe:	605a      	str	r2, [r3, #4]
}
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	3724      	adds	r7, #36	@ 0x24
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <pkt_data_write_f32>:

Result pkt_data_write_f32(FdcanPkt* pkt, uint8_t start_id, float32_t value)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	4613      	mov	r3, r2
 8001518:	ed87 0a00 	vstr	s0, [r7]
 800151c:	71fb      	strb	r3, [r7, #7]
    if (pkt->len < start_id + 4) return RESULT_ERROR(RES_ERR_FULL);
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	3303      	adds	r3, #3
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	7b12      	ldrb	r2, [r2, #12]
 8001526:	4293      	cmp	r3, r2
 8001528:	db08      	blt.n	800153c <pkt_data_write_f32+0x30>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	461a      	mov	r2, r3
 800152e:	2300      	movs	r3, #0
 8001530:	6013      	str	r3, [r2, #0]
 8001532:	6053      	str	r3, [r2, #4]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2206      	movs	r2, #6
 8001538:	711a      	strb	r2, [r3, #4]
 800153a:	e00e      	b.n	800155a <pkt_data_write_f32+0x4e>
    var_f32_to_u8_be(value, pkt->data + start_id);
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	1d1a      	adds	r2, r3, #4
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	4413      	add	r3, r2
 8001544:	4618      	mov	r0, r3
 8001546:	ed97 0a00 	vldr	s0, [r7]
 800154a:	f000 fdb9 	bl	80020c0 <var_f32_to_u8_be>
    return RESULT_OK(NULL);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2201      	movs	r2, #1
 8001552:	701a      	strb	r2, [r3, #0]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2200      	movs	r2, #0
 8001558:	605a      	str	r2, [r3, #4]
}
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <fdcan_pkt_pool_init>:

void fdcan_pkt_pool_init(void)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
    fdcan_pkt_pool.head = NULL;
 800156a:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <fdcan_pkt_pool_init+0x60>)
 800156c:	2200      	movs	r2, #0
 800156e:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
    for (uint8_t i = 0; i < FDCAN_PKT_POOL_CAP; i++) {
 8001572:	2300      	movs	r3, #0
 8001574:	71fb      	strb	r3, [r7, #7]
 8001576:	e018      	b.n	80015aa <fdcan_pkt_pool_init+0x46>
        fdcan_pkt_pool.pkt[i].next = fdcan_pkt_pool.head;
 8001578:	79fa      	ldrb	r2, [r7, #7]
 800157a:	4b12      	ldr	r3, [pc, #72]	@ (80015c4 <fdcan_pkt_pool_init+0x60>)
 800157c:	f8d3 1280 	ldr.w	r1, [r3, #640]	@ 0x280
 8001580:	4810      	ldr	r0, [pc, #64]	@ (80015c4 <fdcan_pkt_pool_init+0x60>)
 8001582:	4613      	mov	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4413      	add	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4403      	add	r3, r0
 800158c:	3310      	adds	r3, #16
 800158e:	6019      	str	r1, [r3, #0]
        fdcan_pkt_pool.head = &fdcan_pkt_pool.pkt[i];
 8001590:	79fa      	ldrb	r2, [r7, #7]
 8001592:	4613      	mov	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	4a0a      	ldr	r2, [pc, #40]	@ (80015c4 <fdcan_pkt_pool_init+0x60>)
 800159c:	4413      	add	r3, r2
 800159e:	4a09      	ldr	r2, [pc, #36]	@ (80015c4 <fdcan_pkt_pool_init+0x60>)
 80015a0:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    for (uint8_t i = 0; i < FDCAN_PKT_POOL_CAP; i++) {
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	3301      	adds	r3, #1
 80015a8:	71fb      	strb	r3, [r7, #7]
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	2b1f      	cmp	r3, #31
 80015ae:	d9e3      	bls.n	8001578 <fdcan_pkt_pool_init+0x14>
    }
    fdcan_pkt_pool.remain = FDCAN_PKT_POOL_CAP;
 80015b0:	4b04      	ldr	r3, [pc, #16]	@ (80015c4 <fdcan_pkt_pool_init+0x60>)
 80015b2:	2220      	movs	r2, #32
 80015b4:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	20000600 	.word	0x20000600

080015c8 <fdcan_pkt_pool_alloc>:

Result fdcan_pkt_pool_alloc(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	@ 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
    if (fdcan_pkt_pool.head == NULL) {
 80015d0:	4b16      	ldr	r3, [pc, #88]	@ (800162c <fdcan_pkt_pool_alloc+0x64>)
 80015d2:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d108      	bne.n	80015ec <fdcan_pkt_pool_alloc+0x24>
        return RESULT_ERROR(RES_ERR_EMPTY);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	461a      	mov	r2, r3
 80015de:	2300      	movs	r3, #0
 80015e0:	6013      	str	r3, [r2, #0]
 80015e2:	6053      	str	r3, [r2, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2205      	movs	r2, #5
 80015e8:	711a      	strb	r2, [r3, #4]
    FdcanPkt* pkt = fdcan_pkt_pool.head;
    fdcan_pkt_pool.head = pkt->next;
    pkt->next = NULL;
    fdcan_pkt_pool.remain--;
    return RESULT_OK(pkt);
}
 80015ea:	e019      	b.n	8001620 <fdcan_pkt_pool_alloc+0x58>
    FdcanPkt* pkt = fdcan_pkt_pool.head;
 80015ec:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <fdcan_pkt_pool_alloc+0x64>)
 80015ee:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 80015f2:	61fb      	str	r3, [r7, #28]
    fdcan_pkt_pool.head = pkt->next;
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	4a0c      	ldr	r2, [pc, #48]	@ (800162c <fdcan_pkt_pool_alloc+0x64>)
 80015fa:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    pkt->next = NULL;
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	2200      	movs	r2, #0
 8001602:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.remain--;
 8001604:	4b09      	ldr	r3, [pc, #36]	@ (800162c <fdcan_pkt_pool_alloc+0x64>)
 8001606:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 800160a:	3b01      	subs	r3, #1
 800160c:	b2da      	uxtb	r2, r3
 800160e:	4b07      	ldr	r3, [pc, #28]	@ (800162c <fdcan_pkt_pool_alloc+0x64>)
 8001610:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
    return RESULT_OK(pkt);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2201      	movs	r2, #1
 8001618:	701a      	strb	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	69fa      	ldr	r2, [r7, #28]
 800161e:	605a      	str	r2, [r3, #4]
}
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	3724      	adds	r7, #36	@ 0x24
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	20000600 	.word	0x20000600

08001630 <fdcan_pkt_pool_free>:

void fdcan_pkt_pool_free(FdcanPkt* pkt)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
    memset(pkt->data, 0, sizeof(pkt->data));
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3304      	adds	r3, #4
 800163c:	2208      	movs	r2, #8
 800163e:	2100      	movs	r1, #0
 8001640:	4618      	mov	r0, r3
 8001642:	f00c fc31 	bl	800dea8 <memset>
    pkt->len = 0;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	731a      	strb	r2, [r3, #12]
    pkt->next = fdcan_pkt_pool.head;
 800164c:	4b0a      	ldr	r3, [pc, #40]	@ (8001678 <fdcan_pkt_pool_free+0x48>)
 800164e:	f8d3 2280 	ldr.w	r2, [r3, #640]	@ 0x280
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.head = pkt;
 8001656:	4a08      	ldr	r2, [pc, #32]	@ (8001678 <fdcan_pkt_pool_free+0x48>)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    fdcan_pkt_pool.remain++;
 800165e:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <fdcan_pkt_pool_free+0x48>)
 8001660:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 8001664:	3301      	adds	r3, #1
 8001666:	b2da      	uxtb	r2, r3
 8001668:	4b03      	ldr	r3, [pc, #12]	@ (8001678 <fdcan_pkt_pool_free+0x48>)
 800166a:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000600 	.word	0x20000600

0800167c <fdcan_pkt_buf_push>:
    .buf = recv_pkt_buf,
    .cap = FDCAN_RECV_BUF_CAP,
};

Result fdcan_pkt_buf_push(FdcanPktBuf* self, FdcanPkt* pkt)
{
 800167c:	b480      	push	{r7}
 800167e:	b08b      	sub	sp, #44	@ 0x2c
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
    if (self->len >= self->cap) return RESULT_ERROR(RES_ERR_OVERFLOW);
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	795a      	ldrb	r2, [r3, #5]
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	799b      	ldrb	r3, [r3, #6]
 8001690:	429a      	cmp	r2, r3
 8001692:	d308      	bcc.n	80016a6 <fdcan_pkt_buf_push+0x2a>
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	461a      	mov	r2, r3
 8001698:	2300      	movs	r3, #0
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	6053      	str	r3, [r2, #4]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2207      	movs	r2, #7
 80016a2:	711a      	strb	r2, [r3, #4]
 80016a4:	e022      	b.n	80016ec <fdcan_pkt_buf_push+0x70>
    uint8_t tail = (self->head + self->len) % self->cap;
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	791b      	ldrb	r3, [r3, #4]
 80016aa:	461a      	mov	r2, r3
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	795b      	ldrb	r3, [r3, #5]
 80016b0:	4413      	add	r3, r2
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	7992      	ldrb	r2, [r2, #6]
 80016b6:	fb93 f1f2 	sdiv	r1, r3, r2
 80016ba:	fb01 f202 	mul.w	r2, r1, r2
 80016be:	1a9b      	subs	r3, r3, r2
 80016c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    self->buf[tail] = pkt;
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	601a      	str	r2, [r3, #0]
    self->len++;
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	795b      	ldrb	r3, [r3, #5]
 80016d8:	3301      	adds	r3, #1
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	715a      	strb	r2, [r3, #5]
    return RESULT_OK(self);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2201      	movs	r2, #1
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	68ba      	ldr	r2, [r7, #8]
 80016ea:	605a      	str	r2, [r3, #4]
}
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	372c      	adds	r7, #44	@ 0x2c
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <fdcan_pkt_buf_pop>:

Result fdcan_pkt_buf_pop(FdcanPktBuf* self)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b089      	sub	sp, #36	@ 0x24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
    if (self->len == 0) return RESULT_ERROR(RES_ERR_EMPTY);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	795b      	ldrb	r3, [r3, #5]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d108      	bne.n	800171c <fdcan_pkt_buf_pop+0x24>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	461a      	mov	r2, r3
 800170e:	2300      	movs	r3, #0
 8001710:	6013      	str	r3, [r2, #0]
 8001712:	6053      	str	r3, [r2, #4]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2205      	movs	r2, #5
 8001718:	711a      	strb	r2, [r3, #4]
 800171a:	e02a      	b.n	8001772 <fdcan_pkt_buf_pop+0x7a>
    uint8_t head = self->head;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	791b      	ldrb	r3, [r3, #4]
 8001720:	77fb      	strb	r3, [r7, #31]
    FdcanPkt* pkt = self->buf[head];
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	7ffb      	ldrb	r3, [r7, #31]
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4413      	add	r3, r2
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	61bb      	str	r3, [r7, #24]
    if (--self->len == 0) self->head = 0;
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	795b      	ldrb	r3, [r3, #5]
 8001734:	3b01      	subs	r3, #1
 8001736:	b2da      	uxtb	r2, r3
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	715a      	strb	r2, [r3, #5]
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	795b      	ldrb	r3, [r3, #5]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d103      	bne.n	800174c <fdcan_pkt_buf_pop+0x54>
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	2200      	movs	r2, #0
 8001748:	711a      	strb	r2, [r3, #4]
 800174a:	e00c      	b.n	8001766 <fdcan_pkt_buf_pop+0x6e>
    else self->head = (self->head + 1) % self->cap;
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	791b      	ldrb	r3, [r3, #4]
 8001750:	3301      	adds	r3, #1
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	7992      	ldrb	r2, [r2, #6]
 8001756:	fb93 f1f2 	sdiv	r1, r3, r2
 800175a:	fb01 f202 	mul.w	r2, r1, r2
 800175e:	1a9b      	subs	r3, r3, r2
 8001760:	b2da      	uxtb	r2, r3
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	711a      	strb	r2, [r3, #4]
    return RESULT_OK(pkt);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2201      	movs	r2, #1
 800176a:	701a      	strb	r2, [r3, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	605a      	str	r2, [r3, #4]
}
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	3724      	adds	r7, #36	@ 0x24
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
	...

08001780 <HAL_FDCAN_ErrorStatusCallback>:
#include "fdcan.h"
#include "connectivity/fdcan/pkt_read.h"
#include "connectivity/fdcan/pkt_write.h"

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
    if (hfdcan == &hfdcan1)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a08      	ldr	r2, [pc, #32]	@ (80017b0 <HAL_FDCAN_ErrorStatusCallback+0x30>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d107      	bne.n	80017a2 <HAL_FDCAN_ErrorStatusCallback+0x22>
    {
        if (ITS_CHECK(ErrorStatusITs, FDCAN_IT_BUS_OFF))
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d002      	beq.n	80017a2 <HAL_FDCAN_ErrorStatusCallback+0x22>
        {
            fdcan_bus_off = true;
 800179c:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <HAL_FDCAN_ErrorStatusCallback+0x34>)
 800179e:	2201      	movs	r2, #1
 80017a0:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	2000045c 	.word	0x2000045c
 80017b4:	20000888 	.word	0x20000888

080017b8 <HAL_FDCAN_TxEventFifoCallback>:

void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08c      	sub	sp, #48	@ 0x30
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_NEW_DATA))
    {
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_FULL))
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d005      	beq.n	80017d8 <HAL_FDCAN_TxEventFifoCallback+0x20>
    {
        FDCAN_TxEventFifoTypeDef txEvent;
        HAL_FDCAN_GetTxEvent(hfdcan, &txEvent);
 80017cc:	f107 0308 	add.w	r3, r7, #8
 80017d0:	4619      	mov	r1, r3
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f005 fcae 	bl	8007134 <HAL_FDCAN_GetTxEvent>
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_ELT_LOST))
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <HAL_FDCAN_TxEventFifoCallback+0x2e>
    {
        Error_Handler();
 80017e2:	f7ff fa9d 	bl	8000d20 <Error_Handler>
    }
}
 80017e6:	bf00      	nop
 80017e8:	3730      	adds	r7, #48	@ 0x30
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_FDCAN_TxBufferCompleteCallback>:

void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
 80017f6:	6039      	str	r1, [r7, #0]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr

08001804 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b092      	sub	sp, #72	@ 0x48
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
    if(ITS_CHECK(RxFifo0ITs, FDCAN_IT_RX_FIFO0_NEW_MESSAGE))
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	2b00      	cmp	r3, #0
 8001816:	d04a      	beq.n	80018ae <HAL_FDCAN_RxFifo0Callback+0xaa>
    {
        FDCAN_RxHeaderTypeDef header = {0};
 8001818:	f107 0308 	add.w	r3, r7, #8
 800181c:	2228      	movs	r2, #40	@ 0x28
 800181e:	2100      	movs	r1, #0
 8001820:	4618      	mov	r0, r3
 8001822:	f00c fb41 	bl	800dea8 <memset>
        FdcanPkt* pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
 8001826:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fecc 	bl	80015c8 <fdcan_pkt_pool_alloc>
 8001830:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001834:	f083 0301 	eor.w	r3, r3, #1
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	d005      	beq.n	800184a <HAL_FDCAN_RxFifo0Callback+0x46>
 800183e:	f997 203c 	ldrsb.w	r2, [r7, #60]	@ 0x3c
 8001842:	4b1d      	ldr	r3, [pc, #116]	@ (80018b8 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001844:	701a      	strb	r2, [r3, #0]
 8001846:	bf00      	nop
 8001848:	e7fd      	b.n	8001846 <HAL_FDCAN_RxFifo0Callback+0x42>
 800184a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800184c:	647b      	str	r3, [r7, #68]	@ 0x44
        ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_GetRxMessage(
 800184e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001850:	3304      	adds	r3, #4
 8001852:	f107 0208 	add.w	r2, r7, #8
 8001856:	2140      	movs	r1, #64	@ 0x40
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f005 fb63 	bl	8006f24 <HAL_FDCAN_GetRxMessage>
 800185e:	4603      	mov	r3, r0
 8001860:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8001864:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001868:	2b00      	cmp	r3, #0
 800186a:	d005      	beq.n	8001878 <HAL_FDCAN_RxFifo0Callback+0x74>
 800186c:	f997 2043 	ldrsb.w	r2, [r7, #67]	@ 0x43
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001872:	701a      	strb	r2, [r3, #0]
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <HAL_FDCAN_RxFifo0Callback+0x70>
            hfdcan, FDCAN_RX_FIFO0, &header, pkt->data));
        pkt->id = header.Identifier;
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800187c:	601a      	str	r2, [r3, #0]
        pkt->len = header.DataLength;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	b2da      	uxtb	r2, r3
 8001882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001884:	731a      	strb	r2, [r3, #12]
        RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
 8001886:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800188a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800188c:	490b      	ldr	r1, [pc, #44]	@ (80018bc <HAL_FDCAN_RxFifo0Callback+0xb8>)
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fef4 	bl	800167c <fdcan_pkt_buf_push>
 8001894:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001898:	f083 0301 	eor.w	r3, r3, #1
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d005      	beq.n	80018ae <HAL_FDCAN_RxFifo0Callback+0xaa>
 80018a2:	f997 2034 	ldrsb.w	r2, [r7, #52]	@ 0x34
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 80018a8:	701a      	strb	r2, [r3, #0]
 80018aa:	bf00      	nop
 80018ac:	e7fd      	b.n	80018aa <HAL_FDCAN_RxFifo0Callback+0xa6>
    }
}
 80018ae:	bf00      	nop
 80018b0:	3748      	adds	r7, #72	@ 0x48
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200008e4 	.word	0x200008e4
 80018bc:	20000054 	.word	0x20000054

080018c0 <HAL_FDCAN_RxFifo1Callback>:

ATTR_WEAK Result fdcan_pkt_ist_read(FdcanPkt* pkt) { return RESULT_ERROR(RES_ERR_NOT_FOUND); }
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b094      	sub	sp, #80	@ 0x50
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
    if(ITS_CHECK(RxFifo1ITs, FDCAN_IT_RX_FIFO1_NEW_MESSAGE))
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	f003 0308 	and.w	r3, r3, #8
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d031      	beq.n	8001938 <HAL_FDCAN_RxFifo1Callback+0x78>
    {
        FDCAN_RxHeaderTypeDef header = {0};
 80018d4:	f107 0310 	add.w	r3, r7, #16
 80018d8:	2228      	movs	r2, #40	@ 0x28
 80018da:	2100      	movs	r1, #0
 80018dc:	4618      	mov	r0, r3
 80018de:	f00c fae3 	bl	800dea8 <memset>
        FdcanPkt pkt = {0};
 80018e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]
        ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_GetRxMessage(
 80018f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018f6:	3304      	adds	r3, #4
 80018f8:	f107 0210 	add.w	r2, r7, #16
 80018fc:	2141      	movs	r1, #65	@ 0x41
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f005 fb10 	bl	8006f24 <HAL_FDCAN_GetRxMessage>
 8001904:	4603      	mov	r3, r0
 8001906:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800190a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800190e:	2b00      	cmp	r3, #0
 8001910:	d005      	beq.n	800191e <HAL_FDCAN_RxFifo1Callback+0x5e>
 8001912:	f997 204f 	ldrsb.w	r2, [r7, #79]	@ 0x4f
 8001916:	4b0a      	ldr	r3, [pc, #40]	@ (8001940 <HAL_FDCAN_RxFifo1Callback+0x80>)
 8001918:	701a      	strb	r2, [r3, #0]
 800191a:	bf00      	nop
 800191c:	e7fd      	b.n	800191a <HAL_FDCAN_RxFifo1Callback+0x5a>
            hfdcan, FDCAN_RX_FIFO1, &header, pkt.data));
        pkt.id = header.Identifier;
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	63bb      	str	r3, [r7, #56]	@ 0x38
        pkt.len = header.DataLength;
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        fdcan_pkt_ist_read(&pkt);
 800192a:	463b      	mov	r3, r7
 800192c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8001930:	4611      	mov	r1, r2
 8001932:	4618      	mov	r0, r3
 8001934:	f000 f9f8 	bl	8001d28 <fdcan_pkt_ist_read>
    }
}
 8001938:	bf00      	nop
 800193a:	3750      	adds	r7, #80	@ 0x50
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200008e4 	.word	0x200008e4

08001944 <pkt_transmit>:
#include "connectivity/cmds.h"
#include "connectivity/fdcan/pkt_read.h"
#include "connectivity/fdcan/pkt_write.h"

static void pkt_transmit(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08e      	sub	sp, #56	@ 0x38
 8001948:	af00      	add	r7, sp, #0
    Result result = fdcan_pkt_buf_pop(&fdcan_trsm_pkt_buf);
 800194a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800194e:	4921      	ldr	r1, [pc, #132]	@ (80019d4 <pkt_transmit+0x90>)
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fed1 	bl	80016f8 <fdcan_pkt_buf_pop>
    if (RESULT_CHECK_RAW(result)) return;
 8001956:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800195a:	f083 0301 	eor.w	r3, r3, #1
 800195e:	b2db      	uxtb	r3, r3
 8001960:	2b00      	cmp	r3, #0
 8001962:	d133      	bne.n	80019cc <pkt_transmit+0x88>
    FdcanPkt* pkt = RESULT_UNWRAP_HANDLE(result);
 8001964:	463b      	mov	r3, r7
 8001966:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800196a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800196e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001972:	783b      	ldrb	r3, [r7, #0]
 8001974:	f083 0301 	eor.w	r3, r3, #1
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d005      	beq.n	800198a <pkt_transmit+0x46>
 800197e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <pkt_transmit+0x94>)
 8001984:	701a      	strb	r2, [r3, #0]
 8001986:	bf00      	nop
 8001988:	e7fd      	b.n	8001986 <pkt_transmit+0x42>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	637b      	str	r3, [r7, #52]	@ 0x34
    FDCAN_TxHeaderTypeDef header = {
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	2224      	movs	r2, #36	@ 0x24
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f00c fa86 	bl	800dea8 <memset>
 800199c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80019a0:	61bb      	str	r3, [r7, #24]
 80019a2:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80019a6:	627b      	str	r3, [r7, #36]	@ 0x24
        .ErrorStateIndicator = FDCAN_ESI_PASSIVE,
        .TxEventFifoControl = FDCAN_STORE_TX_EVENTS,
    };
    header.Identifier = pkt->id;
 80019a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60bb      	str	r3, [r7, #8]
    header.DataLength = pkt->len;
 80019ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019b0:	7b1b      	ldrb	r3, [r3, #12]
 80019b2:	617b      	str	r3, [r7, #20]
    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &header, pkt->data);
 80019b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019b6:	1d1a      	adds	r2, r3, #4
 80019b8:	f107 0308 	add.w	r3, r7, #8
 80019bc:	4619      	mov	r1, r3
 80019be:	4807      	ldr	r0, [pc, #28]	@ (80019dc <pkt_transmit+0x98>)
 80019c0:	f005 fa6b 	bl	8006e9a <HAL_FDCAN_AddMessageToTxFifoQ>
    fdcan_pkt_pool_free(pkt);
 80019c4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80019c6:	f7ff fe33 	bl	8001630 <fdcan_pkt_pool_free>
 80019ca:	e000      	b.n	80019ce <pkt_transmit+0x8a>
    if (RESULT_CHECK_RAW(result)) return;
 80019cc:	bf00      	nop
}
 80019ce:	3738      	adds	r7, #56	@ 0x38
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	2000004c 	.word	0x2000004c
 80019d8:	200008e4 	.word	0x200008e4
 80019dc:	2000045c 	.word	0x2000045c

080019e0 <fdcan_pkt_rcv_read>:

ATTR_WEAK Result fdcan_pkt_rcv_read(FdcanPkt* pkt) { return RESULT_ERROR(RES_ERR_NOT_FOUND); }
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	461a      	mov	r2, r3
 80019ee:	2300      	movs	r3, #0
 80019f0:	6013      	str	r3, [r2, #0]
 80019f2:	6053      	str	r3, [r2, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2208      	movs	r2, #8
 80019f8:	711a      	strb	r2, [r3, #4]
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <recv_pkts_proc>:
static Result recv_pkts_proc(uint8_t count)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08c      	sub	sp, #48	@ 0x30
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	460b      	mov	r3, r1
 8001a12:	72fb      	strb	r3, [r7, #11]
    for (uint8_t i = 0; i < count; i++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001a1a:	e02d      	b.n	8001a78 <recv_pkts_proc+0x70>
    {
        FdcanPkt* pkt = RESULT_UNWRAP_RET_RES(fdcan_pkt_buf_pop(&fdcan_recv_pkt_buf));
 8001a1c:	f107 0310 	add.w	r3, r7, #16
 8001a20:	491d      	ldr	r1, [pc, #116]	@ (8001a98 <recv_pkts_proc+0x90>)
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff fe68 	bl	80016f8 <fdcan_pkt_buf_pop>
 8001a28:	7c3b      	ldrb	r3, [r7, #16]
 8001a2a:	f083 0301 	eor.w	r3, r3, #1
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d00c      	beq.n	8001a4e <recv_pkts_proc+0x46>
 8001a34:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001a38:	4b18      	ldr	r3, [pc, #96]	@ (8001a9c <recv_pkts_proc+0x94>)
 8001a3a:	701a      	strb	r2, [r3, #0]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	f107 0310 	add.w	r3, r7, #16
 8001a44:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a48:	e882 0003 	stmia.w	r2, {r0, r1}
        fdcan_pkt_rcv_read(pkt);
        fdcan_pkt_pool_free(pkt);
    }
    return RESULT_OK(NULL);
}
 8001a4c:	e01f      	b.n	8001a8e <recv_pkts_proc+0x86>
        FdcanPkt* pkt = RESULT_UNWRAP_RET_RES(fdcan_pkt_buf_pop(&fdcan_recv_pkt_buf));
 8001a4e:	f107 0320 	add.w	r3, r7, #32
 8001a52:	4911      	ldr	r1, [pc, #68]	@ (8001a98 <recv_pkts_proc+0x90>)
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff fe4f 	bl	80016f8 <fdcan_pkt_buf_pop>
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
        fdcan_pkt_rcv_read(pkt);
 8001a5e:	463b      	mov	r3, r7
 8001a60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff ffbc 	bl	80019e0 <fdcan_pkt_rcv_read>
        fdcan_pkt_pool_free(pkt);
 8001a68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a6a:	f7ff fde1 	bl	8001630 <fdcan_pkt_pool_free>
    for (uint8_t i = 0; i < count; i++)
 8001a6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a72:	3301      	adds	r3, #1
 8001a74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001a78:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001a7c:	7afb      	ldrb	r3, [r7, #11]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d3cc      	bcc.n	8001a1c <recv_pkts_proc+0x14>
    return RESULT_OK(NULL);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2201      	movs	r2, #1
 8001a86:	701a      	strb	r2, [r3, #0]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	605a      	str	r2, [r3, #4]
}
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	3730      	adds	r7, #48	@ 0x30
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000054 	.word	0x20000054
 8001a9c:	200008e4 	.word	0x200008e4

08001aa0 <trsm_pkt_proc>:

static Result trsm_pkt_proc(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	@ 0x30
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
    Result result = RESULT_OK(NULL);
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001aae:	2300      	movs	r3, #0
 8001ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (fdacn_data_store == FNC_ENABLE)
 8001ab2:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <trsm_pkt_proc+0x74>)
 8001ab4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d11e      	bne.n	8001afa <trsm_pkt_proc+0x5a>
        #ifdef ENABLE_CON_PKT_TEST
        pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
        fdcan_pkt_write(pkt, DATA_TYPE_TEST);
        fdcan_pkt_buf_push(&fdcan_trsm_pkt_buf, pkt);
        #else
        pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fd81 	bl	80015c8 <fdcan_pkt_pool_alloc>
 8001ac6:	7d3b      	ldrb	r3, [r7, #20]
 8001ac8:	f083 0301 	eor.w	r3, r3, #1
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d005      	beq.n	8001ade <trsm_pkt_proc+0x3e>
 8001ad2:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8001ad6:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <trsm_pkt_proc+0x78>)
 8001ad8:	701a      	strb	r2, [r3, #0]
 8001ada:	bf00      	nop
 8001adc:	e7fd      	b.n	8001ada <trsm_pkt_proc+0x3a>
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        fdcan_pkt_write(pkt, DATA_TYPE_SPD);
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 f993 	bl	8001e14 <fdcan_pkt_write>
        fdcan_pkt_buf_push(&fdcan_trsm_pkt_buf, pkt);
 8001aee:	463b      	mov	r3, r7
 8001af0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001af2:	490a      	ldr	r1, [pc, #40]	@ (8001b1c <trsm_pkt_proc+0x7c>)
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fdc1 	bl	800167c <fdcan_pkt_buf_push>
        #endif
    }
    return result;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	461a      	mov	r2, r3
 8001afe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b02:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b06:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001b0a:	68f8      	ldr	r0, [r7, #12]
 8001b0c:	3730      	adds	r7, #48	@ 0x30
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000889 	.word	0x20000889
 8001b18:	200008e4 	.word	0x200008e4
 8001b1c:	2000004c 	.word	0x2000004c

08001b20 <StartFdCanTask>:

uint32_t fdcan_tick;
#define FDCAN_TASK_DELAY_MS 10
void StartFdCanTask(void *argument)
{
 8001b20:	b5b0      	push	{r4, r5, r7, lr}
 8001b22:	b096      	sub	sp, #88	@ 0x58
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	60f8      	str	r0, [r7, #12]
    #ifdef DISABLE_FDCAN
    StopTask();
    #else
    fdcan_pkt_pool_init();
 8001b28:	f7ff fd1c 	bl	8001564 <fdcan_pkt_pool_init>
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE));
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	2300      	movs	r3, #0
 8001b32:	2202      	movs	r2, #2
 8001b34:	2102      	movs	r1, #2
 8001b36:	4873      	ldr	r0, [pc, #460]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001b38:	f005 f8e6 	bl	8006d08 <HAL_FDCAN_ConfigGlobalFilter>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8001b42:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d005      	beq.n	8001b56 <StartFdCanTask+0x36>
 8001b4a:	f997 204b 	ldrsb.w	r2, [r7, #75]	@ 0x4b
 8001b4e:	4b6e      	ldr	r3, [pc, #440]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001b50:	701a      	strb	r2, [r3, #0]
 8001b52:	bf00      	nop
 8001b54:	e7fd      	b.n	8001b52 <StartFdCanTask+0x32>
    FDCAN_FilterTypeDef fifo0_filter0 =
 8001b56:	4b6d      	ldr	r3, [pc, #436]	@ (8001d0c <StartFdCanTask+0x1ec>)
 8001b58:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001b5c:	461d      	mov	r5, r3
 8001b5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b62:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b66:	e884 0003 	stmia.w	r4, {r0, r1}
        .FilterType = FDCAN_FILTER_RANGE,
        .FilterConfig = FDCAN_FILTER_TO_RXFIFO0_HP,
        .FilterID1 = FDCAN_FIFO0_FILTER0_ID_MIN,
        .FilterID2 = FDCAN_FIFO0_FILTER0_ID_MAX,
    };
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ConfigFilter(&hfdcan1, &fifo0_filter0));
 8001b6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4864      	ldr	r0, [pc, #400]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001b72:	f005 f86f 	bl	8006c54 <HAL_FDCAN_ConfigFilter>
 8001b76:	4603      	mov	r3, r0
 8001b78:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8001b7c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <StartFdCanTask+0x70>
 8001b84:	f997 204a 	ldrsb.w	r2, [r7, #74]	@ 0x4a
 8001b88:	4b5f      	ldr	r3, [pc, #380]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001b8a:	701a      	strb	r2, [r3, #0]
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <StartFdCanTask+0x6c>
    FDCAN_FilterTypeDef fifo1_filter0 = {
 8001b90:	4b5f      	ldr	r3, [pc, #380]	@ (8001d10 <StartFdCanTask+0x1f0>)
 8001b92:	f107 0410 	add.w	r4, r7, #16
 8001b96:	461d      	mov	r5, r3
 8001b98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b9c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ba0:	e884 0003 	stmia.w	r4, {r0, r1}
        .FilterType = FDCAN_FILTER_RANGE,
        .FilterConfig = FDCAN_FILTER_TO_RXFIFO1,
        .FilterID1 = FDCAN_FIFO1_FILTER0_ID_MIN,
        .FilterID2 = FDCAN_FIFO1_FILTER0_ID_MAX,
    };
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ConfigFilter(&hfdcan1, &fifo1_filter0));
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4856      	ldr	r0, [pc, #344]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001bac:	f005 f852 	bl	8006c54 <HAL_FDCAN_ConfigFilter>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8001bb6:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d005      	beq.n	8001bca <StartFdCanTask+0xaa>
 8001bbe:	f997 2049 	ldrsb.w	r2, [r7, #73]	@ 0x49
 8001bc2:	4b51      	ldr	r3, [pc, #324]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001bc4:	701a      	strb	r2, [r3, #0]
 8001bc6:	bf00      	nop
 8001bc8:	e7fd      	b.n	8001bc6 <StartFdCanTask+0xa6>
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_Start(&hfdcan1));
 8001bca:	484e      	ldr	r0, [pc, #312]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001bcc:	f005 f8cd 	bl	8006d6a <HAL_FDCAN_Start>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
 8001bd6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d005      	beq.n	8001bea <StartFdCanTask+0xca>
 8001bde:	f997 2048 	ldrsb.w	r2, [r7, #72]	@ 0x48
 8001be2:	4b49      	ldr	r3, [pc, #292]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	bf00      	nop
 8001be8:	e7fd      	b.n	8001be6 <StartFdCanTask+0xc6>
    ERROR_CHECK_HAL_HANDLE(
 8001bea:	2200      	movs	r2, #0
 8001bec:	4949      	ldr	r1, [pc, #292]	@ (8001d14 <StartFdCanTask+0x1f4>)
 8001bee:	4845      	ldr	r0, [pc, #276]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001bf0:	f005 fb28 	bl	8007244 <HAL_FDCAN_ActivateNotification>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001bfa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d005      	beq.n	8001c0e <StartFdCanTask+0xee>
 8001c02:	f997 2047 	ldrsb.w	r2, [r7, #71]	@ 0x47
 8001c06:	4b40      	ldr	r3, [pc, #256]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001c08:	701a      	strb	r2, [r3, #0]
 8001c0a:	bf00      	nop
 8001c0c:	e7fd      	b.n	8001c0a <StartFdCanTask+0xea>
            | FDCAN_IT_TX_EVT_FIFO_NEW_DATA
            | FDCAN_IT_TX_EVT_FIFO_FULL
            | FDCAN_IT_TX_EVT_FIFO_ELT_LOST
        , 0)
    );
    ERROR_CHECK_HAL_HANDLE(
 8001c0e:	2207      	movs	r2, #7
 8001c10:	2180      	movs	r1, #128	@ 0x80
 8001c12:	483c      	ldr	r0, [pc, #240]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001c14:	f005 fb16 	bl	8007244 <HAL_FDCAN_ActivateNotification>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8001c1e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d005      	beq.n	8001c32 <StartFdCanTask+0x112>
 8001c26:	f997 2046 	ldrsb.w	r2, [r7, #70]	@ 0x46
 8001c2a:	4b37      	ldr	r3, [pc, #220]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001c2c:	701a      	strb	r2, [r3, #0]
 8001c2e:	bf00      	nop
 8001c30:	e7fd      	b.n	8001c2e <StartFdCanTask+0x10e>
              FDCAN_TX_BUFFER0
            | FDCAN_TX_BUFFER1
            | FDCAN_TX_BUFFER2
        )
    );
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0));
 8001c32:	2200      	movs	r2, #0
 8001c34:	2101      	movs	r1, #1
 8001c36:	4833      	ldr	r0, [pc, #204]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001c38:	f005 fb04 	bl	8007244 <HAL_FDCAN_ActivateNotification>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8001c42:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d005      	beq.n	8001c56 <StartFdCanTask+0x136>
 8001c4a:	f997 2045 	ldrsb.w	r2, [r7, #69]	@ 0x45
 8001c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001c50:	701a      	strb	r2, [r3, #0]
 8001c52:	bf00      	nop
 8001c54:	e7fd      	b.n	8001c52 <StartFdCanTask+0x132>
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0));
 8001c56:	2200      	movs	r2, #0
 8001c58:	2108      	movs	r1, #8
 8001c5a:	482a      	ldr	r0, [pc, #168]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001c5c:	f005 faf2 	bl	8007244 <HAL_FDCAN_ActivateNotification>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8001c66:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d005      	beq.n	8001c7a <StartFdCanTask+0x15a>
 8001c6e:	f997 2044 	ldrsb.w	r2, [r7, #68]	@ 0x44
 8001c72:	4b25      	ldr	r3, [pc, #148]	@ (8001d08 <StartFdCanTask+0x1e8>)
 8001c74:	701a      	strb	r2, [r3, #0]
 8001c76:	bf00      	nop
 8001c78:	e7fd      	b.n	8001c76 <StartFdCanTask+0x156>
    fdcan_tick = 0;
 8001c7a:	4b27      	ldr	r3, [pc, #156]	@ (8001d18 <StartFdCanTask+0x1f8>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
    const uint32_t osPeriod = pdMS_TO_TICKS(FDCAN_TASK_DELAY_MS);
 8001c80:	230a      	movs	r3, #10
 8001c82:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t next_wake = osKernelGetTickCount() + osPeriod;
 8001c84:	f009 fa5e 	bl	800b144 <osKernelGetTickCount>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c8c:	4413      	add	r3, r2
 8001c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for(;;)
    {
        if (fdcan_bus_off)
 8001c90:	4b22      	ldr	r3, [pc, #136]	@ (8001d1c <StartFdCanTask+0x1fc>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <StartFdCanTask+0x18a>
        {
            fdcan_bus_off = false;
 8001c98:	4b20      	ldr	r3, [pc, #128]	@ (8001d1c <StartFdCanTask+0x1fc>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
            HAL_FDCAN_Stop(&hfdcan1);
 8001c9e:	4819      	ldr	r0, [pc, #100]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001ca0:	f005 f88b 	bl	8006dba <HAL_FDCAN_Stop>
            HAL_FDCAN_Start(&hfdcan1);
 8001ca4:	4817      	ldr	r0, [pc, #92]	@ (8001d04 <StartFdCanTask+0x1e4>)
 8001ca6:	f005 f860 	bl	8006d6a <HAL_FDCAN_Start>
        }
        pkt_transmit();
 8001caa:	f7ff fe4b 	bl	8001944 <pkt_transmit>
        recv_pkts_proc(5);
 8001cae:	463b      	mov	r3, r7
 8001cb0:	2105      	movs	r1, #5
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fea8 	bl	8001a08 <recv_pkts_proc>
        if (fdcan_tick % 10 == 0)
 8001cb8:	4b17      	ldr	r3, [pc, #92]	@ (8001d18 <StartFdCanTask+0x1f8>)
 8001cba:	6819      	ldr	r1, [r3, #0]
 8001cbc:	4b18      	ldr	r3, [pc, #96]	@ (8001d20 <StartFdCanTask+0x200>)
 8001cbe:	fba3 2301 	umull	r2, r3, r3, r1
 8001cc2:	08da      	lsrs	r2, r3, #3
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	1aca      	subs	r2, r1, r3
 8001cce:	2a00      	cmp	r2, #0
 8001cd0:	d10b      	bne.n	8001cea <StartFdCanTask+0x1ca>
        {
            fdcan_tick = 0;
 8001cd2:	4b11      	ldr	r3, [pc, #68]	@ (8001d18 <StartFdCanTask+0x1f8>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
            if (fdacn_data_store == FNC_ENABLE) trsm_pkt_proc();
 8001cd8:	4b12      	ldr	r3, [pc, #72]	@ (8001d24 <StartFdCanTask+0x204>)
 8001cda:	f993 3000 	ldrsb.w	r3, [r3]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d103      	bne.n	8001cea <StartFdCanTask+0x1ca>
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fedb 	bl	8001aa0 <trsm_pkt_proc>
        }
        osDelayUntil(next_wake);
 8001cea:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001cec:	f009 faf3 	bl	800b2d6 <osDelayUntil>
        next_wake += osPeriod;
 8001cf0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001cf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cf4:	4413      	add	r3, r2
 8001cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
        fdcan_tick++;
 8001cf8:	4b07      	ldr	r3, [pc, #28]	@ (8001d18 <StartFdCanTask+0x1f8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	4a06      	ldr	r2, [pc, #24]	@ (8001d18 <StartFdCanTask+0x1f8>)
 8001d00:	6013      	str	r3, [r2, #0]
        if (fdcan_bus_off)
 8001d02:	e7c5      	b.n	8001c90 <StartFdCanTask+0x170>
 8001d04:	2000045c 	.word	0x2000045c
 8001d08:	200008e4 	.word	0x200008e4
 8001d0c:	0800e114 	.word	0x0800e114
 8001d10:	0800e12c 	.word	0x0800e12c
 8001d14:	00081c00 	.word	0x00081c00
 8001d18:	200008dc 	.word	0x200008dc
 8001d1c:	20000888 	.word	0x20000888
 8001d20:	cccccccd 	.word	0xcccccccd
 8001d24:	20000889 	.word	0x20000889

08001d28 <fdcan_pkt_ist_read>:

#ifdef MCU_MOTOR_CTRL
#include "motor/basic.h"

Result fdcan_pkt_ist_read(FdcanPkt* pkt)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b090      	sub	sp, #64	@ 0x40
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
    uint8_t code;
    switch (pkt->id)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d3a:	d159      	bne.n	8001df0 <fdcan_pkt_ist_read+0xc8>
    {
        case CAN_ID_WHEEL_LEFT_SPD_FBK:
        {
            RESULT_CHECK_RET_RES(fdcan_pkt_get_byte(pkt, 0, &code));
 8001d3c:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001d40:	f107 033f 	add.w	r3, r7, #63	@ 0x3f
 8001d44:	2200      	movs	r2, #0
 8001d46:	6839      	ldr	r1, [r7, #0]
 8001d48:	f7ff fb96 	bl	8001478 <fdcan_pkt_get_byte>
 8001d4c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d50:	f083 0301 	eor.w	r3, r3, #1
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d00c      	beq.n	8001d74 <fdcan_pkt_ist_read+0x4c>
 8001d5a:	f997 2030 	ldrsb.w	r2, [r7, #48]	@ 0x30
 8001d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e0c <fdcan_pkt_ist_read+0xe4>)
 8001d60:	701a      	strb	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	461a      	mov	r2, r3
 8001d66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001d6e:	e882 0003 	stmia.w	r2, {r0, r1}
            }
        }
        default: break;
    }
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
}
 8001d72:	e046      	b.n	8001e02 <fdcan_pkt_ist_read+0xda>
            switch (code)
 8001d74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d02d      	beq.n	8001dd8 <fdcan_pkt_ist_read+0xb0>
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	dc36      	bgt.n	8001dee <fdcan_pkt_ist_read+0xc6>
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <fdcan_pkt_ist_read+0x62>
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d00b      	beq.n	8001da0 <fdcan_pkt_ist_read+0x78>
                default: break;
 8001d88:	e031      	b.n	8001dee <fdcan_pkt_ist_read+0xc6>
                    motor_set_rotate_mode(&motor_h, MOTOR_ROT_COAST);
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4820      	ldr	r0, [pc, #128]	@ (8001e10 <fdcan_pkt_ist_read+0xe8>)
 8001d8e:	f000 faa5 	bl	80022dc <motor_set_rotate_mode>
                    return RESULT_OK(NULL);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	605a      	str	r2, [r3, #4]
}
 8001d9e:	e030      	b.n	8001e02 <fdcan_pkt_ist_read+0xda>
                    memcpy(spd_u8, pkt->data + CMD_WHEEL_BX_SPD, 4);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	3304      	adds	r3, #4
 8001da4:	3301      	adds	r3, #1
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	623b      	str	r3, [r7, #32]
                    motor_set_rotate_mode(&motor_h, MOTOR_ROT_NORMAL);
 8001daa:	2101      	movs	r1, #1
 8001dac:	4818      	ldr	r0, [pc, #96]	@ (8001e10 <fdcan_pkt_ist_read+0xe8>)
 8001dae:	f000 fa95 	bl	80022dc <motor_set_rotate_mode>
                    motor_set_speed(&motor_h, var_u8_to_f32_be(spd_u8));
 8001db2:	f107 0320 	add.w	r3, r7, #32
 8001db6:	4618      	mov	r0, r3
 8001db8:	f000 f993 	bl	80020e2 <var_u8_to_f32_be>
 8001dbc:	eef0 7a40 	vmov.f32	s15, s0
 8001dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc4:	4812      	ldr	r0, [pc, #72]	@ (8001e10 <fdcan_pkt_ist_read+0xe8>)
 8001dc6:	f000 fa57 	bl	8002278 <motor_set_speed>
                    return RESULT_OK(NULL);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	701a      	strb	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	605a      	str	r2, [r3, #4]
}
 8001dd6:	e014      	b.n	8001e02 <fdcan_pkt_ist_read+0xda>
                    motor_set_rotate_mode(&motor_h, MOTOR_ROT_LOCK);
 8001dd8:	2102      	movs	r1, #2
 8001dda:	480d      	ldr	r0, [pc, #52]	@ (8001e10 <fdcan_pkt_ist_read+0xe8>)
 8001ddc:	f000 fa7e 	bl	80022dc <motor_set_rotate_mode>
                    return RESULT_OK(NULL);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	605a      	str	r2, [r3, #4]
}
 8001dec:	e009      	b.n	8001e02 <fdcan_pkt_ist_read+0xda>
                default: break;
 8001dee:	bf00      	nop
        default: break;
 8001df0:	bf00      	nop
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	461a      	mov	r2, r3
 8001df6:	2300      	movs	r3, #0
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	6053      	str	r3, [r2, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2208      	movs	r2, #8
 8001e00:	711a      	strb	r2, [r3, #4]
}
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	3740      	adds	r7, #64	@ 0x40
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	200008e4 	.word	0x200008e4
 8001e10:	2000005c 	.word	0x2000005c

08001e14 <fdcan_pkt_write>:
#ifdef MCU_MOTOR_CTRL
#include "motor/basic.h"

static float ftest = 0.0;
Result fdcan_pkt_write(FdcanPkt* pkt, DataType type)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b090      	sub	sp, #64	@ 0x40
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	71fb      	strb	r3, [r7, #7]
    if (pkt == NULL) return RESULT_ERROR(RES_ERR_MEMORY_ERROR);
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d108      	bne.n	8001e3a <fdcan_pkt_write+0x26>
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	6013      	str	r3, [r2, #0]
 8001e30:	6053      	str	r3, [r2, #4]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2204      	movs	r2, #4
 8001e36:	711a      	strb	r2, [r3, #4]
 8001e38:	e068      	b.n	8001f0c <fdcan_pkt_write+0xf8>
    switch (type)
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00b      	beq.n	8001e58 <fdcan_pkt_write+0x44>
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d02e      	beq.n	8001ea2 <fdcan_pkt_write+0x8e>
            pkt->id = CAN_ID_WHEEL_LEFT_SPD_FBK;
            RESULT_CHECK_HANDLE(pkt_data_write_f32(pkt, 0, motor_h.rpm_feedback.value));
            RESULT_CHECK_HANDLE(fdcan_pkt_set_len(pkt, sizeof(float32_t)));
            return RESULT_OK(pkt);
        }
        default: break;
 8001e44:	bf00      	nop
    }
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	6053      	str	r3, [r2, #4]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2208      	movs	r2, #8
 8001e54:	711a      	strb	r2, [r3, #4]
 8001e56:	e059      	b.n	8001f0c <fdcan_pkt_write+0xf8>
            pkt->id = FDCAN_TEST_ID;
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]
            pkt->data[0] = CMD_DATA_B0_CONTROL;
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	2210      	movs	r2, #16
 8001e62:	711a      	strb	r2, [r3, #4]
            pkt->data[1] = 0xFF;
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	22ff      	movs	r2, #255	@ 0xff
 8001e68:	715a      	strb	r2, [r3, #5]
            var_f32_to_u8_be(ftest++, pkt->data + 2);
 8001e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f14 <fdcan_pkt_write+0x100>)
 8001e6c:	edd3 7a00 	vldr	s15, [r3]
 8001e70:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e74:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001e78:	4b26      	ldr	r3, [pc, #152]	@ (8001f14 <fdcan_pkt_write+0x100>)
 8001e7a:	ed83 7a00 	vstr	s14, [r3]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	3304      	adds	r3, #4
 8001e82:	3302      	adds	r3, #2
 8001e84:	4618      	mov	r0, r3
 8001e86:	eeb0 0a67 	vmov.f32	s0, s15
 8001e8a:	f000 f919 	bl	80020c0 <var_f32_to_u8_be>
            pkt->len = 6;
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2206      	movs	r2, #6
 8001e92:	731a      	strb	r2, [r3, #12]
            return RESULT_OK(pkt);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2201      	movs	r2, #1
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	68ba      	ldr	r2, [r7, #8]
 8001e9e:	605a      	str	r2, [r3, #4]
}
 8001ea0:	e034      	b.n	8001f0c <fdcan_pkt_write+0xf8>
            pkt->id = CAN_ID_WHEEL_LEFT_SPD_FBK;
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ea8:	601a      	str	r2, [r3, #0]
            RESULT_CHECK_HANDLE(pkt_data_write_f32(pkt, 0, motor_h.rpm_feedback.value));
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001f18 <fdcan_pkt_write+0x104>)
 8001eac:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8001eb0:	f107 0318 	add.w	r3, r7, #24
 8001eb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001eb8:	2200      	movs	r2, #0
 8001eba:	68b9      	ldr	r1, [r7, #8]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fb25 	bl	800150c <pkt_data_write_f32>
 8001ec2:	7e3b      	ldrb	r3, [r7, #24]
 8001ec4:	f083 0301 	eor.w	r3, r3, #1
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d005      	beq.n	8001eda <fdcan_pkt_write+0xc6>
 8001ece:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8001ed2:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <fdcan_pkt_write+0x108>)
 8001ed4:	701a      	strb	r2, [r3, #0]
 8001ed6:	bf00      	nop
 8001ed8:	e7fd      	b.n	8001ed6 <fdcan_pkt_write+0xc2>
            RESULT_CHECK_HANDLE(fdcan_pkt_set_len(pkt, sizeof(float32_t)));
 8001eda:	f107 0310 	add.w	r3, r7, #16
 8001ede:	2204      	movs	r2, #4
 8001ee0:	68b9      	ldr	r1, [r7, #8]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff faf0 	bl	80014c8 <fdcan_pkt_set_len>
 8001ee8:	7c3b      	ldrb	r3, [r7, #16]
 8001eea:	f083 0301 	eor.w	r3, r3, #1
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d005      	beq.n	8001f00 <fdcan_pkt_write+0xec>
 8001ef4:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001ef8:	4b08      	ldr	r3, [pc, #32]	@ (8001f1c <fdcan_pkt_write+0x108>)
 8001efa:	701a      	strb	r2, [r3, #0]
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <fdcan_pkt_write+0xe8>
            return RESULT_OK(pkt);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2201      	movs	r2, #1
 8001f04:	701a      	strb	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	68ba      	ldr	r2, [r7, #8]
 8001f0a:	605a      	str	r2, [r3, #4]
}
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	3740      	adds	r7, #64	@ 0x40
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	200008e0 	.word	0x200008e0
 8001f18:	2000005c 	.word	0x2000005c
 8001f1c:	200008e4 	.word	0x200008e4

08001f20 <INIT_OWN>:
#include "main/main.h"
#include "main/tim.h"
#include "motor/main.h"

inline void INIT_OWN(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
    INIT_OWN_TIM();
 8001f24:	f000 f866 	bl	8001ff4 <INIT_OWN_TIM>
}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	80fb      	strh	r3, [r7, #6]
    if (
           (GPIO_Pin == motor_h.const_h.Hall_GPIO_Pin_x[0])
 8001f36:	4b0b      	ldr	r3, [pc, #44]	@ (8001f64 <HAL_GPIO_EXTI_Callback+0x38>)
 8001f38:	899b      	ldrh	r3, [r3, #12]
    if (
 8001f3a:	88fa      	ldrh	r2, [r7, #6]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d009      	beq.n	8001f54 <HAL_GPIO_EXTI_Callback+0x28>
        || (GPIO_Pin == motor_h.const_h.Hall_GPIO_Pin_x[1])
 8001f40:	4b08      	ldr	r3, [pc, #32]	@ (8001f64 <HAL_GPIO_EXTI_Callback+0x38>)
 8001f42:	89db      	ldrh	r3, [r3, #14]
 8001f44:	88fa      	ldrh	r2, [r7, #6]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d004      	beq.n	8001f54 <HAL_GPIO_EXTI_Callback+0x28>
        || (GPIO_Pin == motor_h.const_h.Hall_GPIO_Pin_x[2])
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <HAL_GPIO_EXTI_Callback+0x38>)
 8001f4c:	8a1b      	ldrh	r3, [r3, #16]
 8001f4e:	88fa      	ldrh	r2, [r7, #6]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d102      	bne.n	8001f5a <HAL_GPIO_EXTI_Callback+0x2e>
    ) {
        motor_hall_exti(&motor_h);
 8001f54:	4803      	ldr	r0, [pc, #12]	@ (8001f64 <HAL_GPIO_EXTI_Callback+0x38>)
 8001f56:	f001 f951 	bl	80031fc <motor_hall_exti>
    }
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	2000005c 	.word	0x2000005c

08001f68 <HAL_TIM_PeriodElapsedCallback_OWN>:

void HAL_TIM_PeriodElapsedCallback_OWN(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
    if (htim == motor_h.const_h.IT20k_htimx)
    {
    }
    if (htim == motor_h.const_h.SPD_htimx)
 8001f70:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <HAL_TIM_PeriodElapsedCallback_OWN+0x20>)
 8001f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d102      	bne.n	8001f80 <HAL_TIM_PeriodElapsedCallback_OWN+0x18>
    {
        motor_stop_trigger(&motor_h);
 8001f7a:	4803      	ldr	r0, [pc, #12]	@ (8001f88 <HAL_TIM_PeriodElapsedCallback_OWN+0x20>)
 8001f7c:	f001 fbe6 	bl	800374c <motor_stop_trigger>
    }
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	2000005c 	.word	0x2000005c

08001f8c <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
    if (hadc == motor_h.adc_a->const_h.hadcx)
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <HAL_ADCEx_InjectedConvCpltCallback+0x2c>)
 8001f96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d105      	bne.n	8001fae <HAL_ADCEx_InjectedConvCpltCallback+0x22>
    {
        motor_adc_renew(&motor_h);
 8001fa2:	4805      	ldr	r0, [pc, #20]	@ (8001fb8 <HAL_ADCEx_InjectedConvCpltCallback+0x2c>)
 8001fa4:	f001 fa5a 	bl	800345c <motor_adc_renew>
        motor_pwm_pulse(&motor_h);
 8001fa8:	4803      	ldr	r0, [pc, #12]	@ (8001fb8 <HAL_ADCEx_InjectedConvCpltCallback+0x2c>)
 8001faa:	f001 fa9b 	bl	80034e4 <motor_pwm_pulse>
    }
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	2000005c 	.word	0x2000005c

08001fbc <StartDefaultTask>:

#define DEFALT_TASK_DELAY_MS 50
uint32_t defalt_running;
void StartDefaultTask(void *argument)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
    const uint32_t osPeriod = pdMS_TO_TICKS(DEFALT_TASK_DELAY_MS);
 8001fc4:	2332      	movs	r3, #50	@ 0x32
 8001fc6:	60bb      	str	r3, [r7, #8]
    uint32_t next_wake = osKernelGetTickCount() + osPeriod;
 8001fc8:	f009 f8bc 	bl	800b144 <osKernelGetTickCount>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]
    for(;;)
    {
        defalt_running = HAL_GetTick();
 8001fd4:	f002 fa0a 	bl	80043ec <HAL_GetTick>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <StartDefaultTask+0x34>)
 8001fdc:	6013      	str	r3, [r2, #0]
        osDelayUntil(next_wake);
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f009 f979 	bl	800b2d6 <osDelayUntil>
        next_wake += osPeriod;
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	4413      	add	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]
        defalt_running = HAL_GetTick();
 8001fec:	bf00      	nop
 8001fee:	e7f1      	b.n	8001fd4 <StartDefaultTask+0x18>
 8001ff0:	200008e8 	.word	0x200008e8

08001ff4 <INIT_OWN_TIM>:
#include "main/tim.h"

uint32_t tim_clk_APB1, tim_clk_APB2;

inline void INIT_OWN_TIM(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
    tim_clk_APB1 = HAL_RCC_GetPCLK1Freq();
 8001ff8:	f006 fb6e 	bl	80086d8 <HAL_RCC_GetPCLK1Freq>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	4a0f      	ldr	r2, [pc, #60]	@ (800203c <INIT_OWN_TIM+0x48>)
 8002000:	6013      	str	r3, [r2, #0]
    tim_clk_APB2 = HAL_RCC_GetPCLK2Freq();
 8002002:	f006 fb7f 	bl	8008704 <HAL_RCC_GetPCLK2Freq>
 8002006:	4603      	mov	r3, r0
 8002008:	4a0d      	ldr	r2, [pc, #52]	@ (8002040 <INIT_OWN_TIM+0x4c>)
 800200a:	6013      	str	r3, [r2, #0]
    if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) tim_clk_APB1 *= 2U;
 800200c:	4b0d      	ldr	r3, [pc, #52]	@ (8002044 <INIT_OWN_TIM+0x50>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002014:	2b00      	cmp	r3, #0
 8002016:	d004      	beq.n	8002022 <INIT_OWN_TIM+0x2e>
 8002018:	4b08      	ldr	r3, [pc, #32]	@ (800203c <INIT_OWN_TIM+0x48>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4a07      	ldr	r2, [pc, #28]	@ (800203c <INIT_OWN_TIM+0x48>)
 8002020:	6013      	str	r3, [r2, #0]
    if ((RCC->CFGR & RCC_CFGR_PPRE2) != RCC_CFGR_PPRE2_DIV1) tim_clk_APB2 *= 2U;
 8002022:	4b08      	ldr	r3, [pc, #32]	@ (8002044 <INIT_OWN_TIM+0x50>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800202a:	2b00      	cmp	r3, #0
 800202c:	d004      	beq.n	8002038 <INIT_OWN_TIM+0x44>
 800202e:	4b04      	ldr	r3, [pc, #16]	@ (8002040 <INIT_OWN_TIM+0x4c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	4a02      	ldr	r2, [pc, #8]	@ (8002040 <INIT_OWN_TIM+0x4c>)
 8002036:	6013      	str	r3, [r2, #0]
}
 8002038:	bf00      	nop
 800203a:	bd80      	pop	{r7, pc}
 800203c:	200008ec 	.word	0x200008ec
 8002040:	200008f0 	.word	0x200008f0
 8002044:	40021000 	.word	0x40021000

08002048 <var_u32_to_u8_be>:
    memcpy(&value, &out, sizeof value);
    return value;
}

void var_u32_to_u8_be(uint32_t value, uint8_t *u8)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
    u8[0] = (uint8_t)(value >> 24);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	0e1b      	lsrs	r3, r3, #24
 8002056:	b2da      	uxtb	r2, r3
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	701a      	strb	r2, [r3, #0]
    u8[1] = (uint8_t)(value >> 16);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	0c1a      	lsrs	r2, r3, #16
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	3301      	adds	r3, #1
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	701a      	strb	r2, [r3, #0]
    u8[2] = (uint8_t)(value >> 8);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	0a1a      	lsrs	r2, r3, #8
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	3302      	adds	r3, #2
 8002070:	b2d2      	uxtb	r2, r2
 8002072:	701a      	strb	r2, [r3, #0]
    u8[3] = (uint8_t)(value);
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	3303      	adds	r3, #3
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	701a      	strb	r2, [r3, #0]
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr

0800208a <var_u8_to_u32_be>:

uint32_t var_u8_to_u32_be(const uint8_t *u8)
{
 800208a:	b480      	push	{r7}
 800208c:	b083      	sub	sp, #12
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
    return ((uint32_t)u8[0] << 24) |
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	061a      	lsls	r2, r3, #24
           ((uint32_t)u8[1] << 16) |
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3301      	adds	r3, #1
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	041b      	lsls	r3, r3, #16
    return ((uint32_t)u8[0] << 24) |
 80020a0:	431a      	orrs	r2, r3
           ((uint32_t)u8[2] << 8)  |
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	3302      	adds	r3, #2
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	021b      	lsls	r3, r3, #8
           ((uint32_t)u8[1] << 16) |
 80020aa:	4313      	orrs	r3, r2
           ((uint32_t)u8[3]);
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	3203      	adds	r2, #3
 80020b0:	7812      	ldrb	r2, [r2, #0]
           ((uint32_t)u8[2] << 8)  |
 80020b2:	4313      	orrs	r3, r2
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <var_f32_to_u8_be>:

void var_f32_to_u8_be(float32_t value, uint8_t* u8)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80020ca:	6038      	str	r0, [r7, #0]
    uint32_t u32;
    memcpy(&u32, &value, sizeof(u32));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	60fb      	str	r3, [r7, #12]
    var_u32_to_u8_be(u32, u8);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6839      	ldr	r1, [r7, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ffb7 	bl	8002048 <var_u32_to_u8_be>
}
 80020da:	bf00      	nop
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <var_u8_to_f32_be>:

float32_t var_u8_to_f32_be(const uint8_t *u8)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b084      	sub	sp, #16
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
    uint32_t u32 = var_u8_to_u32_be(u8);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff ffcd 	bl	800208a <var_u8_to_u32_be>
 80020f0:	4603      	mov	r3, r0
 80020f2:	60fb      	str	r3, [r7, #12]
    float32_t f32;
    memcpy(&f32, &u32, sizeof(f32));
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	60bb      	str	r3, [r7, #8]
    return f32;
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	ee07 3a90 	vmov	s15, r3
}
 80020fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <var_wrap_pos>:

float32_t var_wrap_pos(float32_t x, float32_t value)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002112:	edc7 0a00 	vstr	s1, [r7]
    int32_t n = (int32_t)(x / value);
 8002116:	edd7 6a01 	vldr	s13, [r7, #4]
 800211a:	ed97 7a00 	vldr	s14, [r7]
 800211e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002122:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002126:	ee17 3a90 	vmov	r3, s15
 800212a:	60fb      	str	r3, [r7, #12]
    x -= (float32_t)n * value;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	ee07 3a90 	vmov	s15, r3
 8002132:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002136:	edd7 7a00 	vldr	s15, [r7]
 800213a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002142:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002146:	edc7 7a01 	vstr	s15, [r7, #4]
    if (x < 0) x += value;
 800214a:	edd7 7a01 	vldr	s15, [r7, #4]
 800214e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002156:	d507      	bpl.n	8002168 <var_wrap_pos+0x60>
 8002158:	ed97 7a01 	vldr	s14, [r7, #4]
 800215c:	edd7 7a00 	vldr	s15, [r7]
 8002160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002164:	edc7 7a01 	vstr	s15, [r7, #4]
    return x;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	ee07 3a90 	vmov	s15, r3
}
 800216e:	eeb0 0a67 	vmov.f32	s0, s15
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <var_wrap_pi>:

float32_t var_wrap_pi(float32_t x, float32_t value)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	ed87 0a01 	vstr	s0, [r7, #4]
 8002186:	edc7 0a00 	vstr	s1, [r7]
    int32_t n = (int32_t)(x / value);
 800218a:	edd7 6a01 	vldr	s13, [r7, #4]
 800218e:	ed97 7a00 	vldr	s14, [r7]
 8002192:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002196:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800219a:	ee17 3a90 	vmov	r3, s15
 800219e:	60fb      	str	r3, [r7, #12]
    x -= (float32_t)n * value;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	ee07 3a90 	vmov	s15, r3
 80021a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021aa:	edd7 7a00 	vldr	s15, [r7]
 80021ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80021b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021ba:	edc7 7a01 	vstr	s15, [r7, #4]
    if      (x < -PI) x += value;
 80021be:	edd7 7a01 	vldr	s15, [r7, #4]
 80021c2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002218 <var_wrap_pi+0x9c>
 80021c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ce:	d508      	bpl.n	80021e2 <var_wrap_pi+0x66>
 80021d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80021d4:	edd7 7a00 	vldr	s15, [r7]
 80021d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021dc:	edc7 7a01 	vstr	s15, [r7, #4]
 80021e0:	e010      	b.n	8002204 <var_wrap_pi+0x88>
    else if (x >= PI) x -= value;
 80021e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80021e6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800221c <var_wrap_pi+0xa0>
 80021ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f2:	db07      	blt.n	8002204 <var_wrap_pi+0x88>
 80021f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80021f8:	edd7 7a00 	vldr	s15, [r7]
 80021fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002200:	edc7 7a01 	vstr	s15, [r7, #4]
    return x;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	ee07 3a90 	vmov	s15, r3
}
 800220a:	eeb0 0a67 	vmov.f32	s0, s15
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	c0490fdb 	.word	0xc0490fdb
 800221c:	40490fdb 	.word	0x40490fdb

08002220 <var_fabsf>:

float32_t var_fabsf(float32_t x)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	ed87 0a01 	vstr	s0, [r7, #4]
    union {
        float32_t f;
        uint32_t u;
    } v = { x };
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	60fb      	str	r3, [r7, #12]
    v.u &= 0x7FFFFFFF;  //  sign bit
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002234:	60fb      	str	r3, [r7, #12]
    return v.f;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	ee07 3a90 	vmov	s15, r3
}
 800223c:	eeb0 0a67 	vmov.f32	s0, s15
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <motor_init>:
    },
    .pwm_duty_deg = 0.5f,
};

inline void motor_init(MotorParameter *motor)
{
 800224a:	b480      	push	{r7}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
    motor->pi_Iq.max =  motor->const_h.rated_current;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    motor->pi_Iq.min = -motor->const_h.rated_current;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8002262:	eef1 7a67 	vneg.f32	s15, s15
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	edc3 7a4c 	vstr	s15, [r3, #304]	@ 0x130
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <motor_set_speed>:

void motor_set_speed(MotorParameter *motor, float32_t speed)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	ed87 0a00 	vstr	s0, [r7]
    if (speed > 0)
 8002284:	edd7 7a00 	vldr	s15, [r7]
 8002288:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800228c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002290:	dd07      	ble.n	80022a2 <motor_set_speed+0x2a>
    {
        motor->rpm_reference.reverse = 0;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        motor->rpm_reference.value = speed;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	67da      	str	r2, [r3, #124]	@ 0x7c
    {
        motor->rpm_reference.reverse = 1;
        motor->rpm_reference.value = -speed;
    }
    else motor->rpm_reference.value = 0;
}
 80022a0:	e016      	b.n	80022d0 <motor_set_speed+0x58>
    else if (speed < 0)
 80022a2:	edd7 7a00 	vldr	s15, [r7]
 80022a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ae:	d50b      	bpl.n	80022c8 <motor_set_speed+0x50>
        motor->rpm_reference.reverse = 1;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        motor->rpm_reference.value = -speed;
 80022b8:	edd7 7a00 	vldr	s15, [r7]
 80022bc:	eef1 7a67 	vneg.f32	s15, s15
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
}
 80022c6:	e003      	b.n	80022d0 <motor_set_speed+0x58>
    else motor->rpm_reference.value = 0;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <motor_set_rotate_mode>:

inline void motor_set_rotate_mode(MotorParameter *motor, MotorModeRotate mode)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	460b      	mov	r3, r1
 80022e6:	70fb      	strb	r3, [r7, #3]
    motor->mode_rotate = mode;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <motor_switch_ctrl>:

void motor_switch_ctrl(MotorParameter *motor, MotorModeControl ctrl)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	70fb      	strb	r3, [r7, #3]
    switch (ctrl)
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	2b03      	cmp	r3, #3
 800230c:	dc02      	bgt.n	8002314 <motor_switch_ctrl+0x18>
 800230e:	2b02      	cmp	r3, #2
 8002310:	da34      	bge.n	800237c <motor_switch_ctrl+0x80>
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[0]);
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[1]);
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2]);
            break;
        }
        default: return;
 8002312:	e039      	b.n	8002388 <motor_switch_ctrl+0x8c>
 8002314:	3b04      	subs	r3, #4
    switch (ctrl)
 8002316:	2b01      	cmp	r3, #1
 8002318:	d836      	bhi.n	8002388 <motor_switch_ctrl+0x8c>
            HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[0]);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	695a      	ldr	r2, [r3, #20]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	4619      	mov	r1, r3
 8002324:	4610      	mov	r0, r2
 8002326:	f006 fe47 	bl	8008fb8 <HAL_TIM_PWM_Start>
            HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[1]);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695a      	ldr	r2, [r3, #20]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	4619      	mov	r1, r3
 8002334:	4610      	mov	r0, r2
 8002336:	f006 fe3f 	bl	8008fb8 <HAL_TIM_PWM_Start>
            HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2]);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	695a      	ldr	r2, [r3, #20]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4619      	mov	r1, r3
 8002344:	4610      	mov	r0, r2
 8002346:	f006 fe37 	bl	8008fb8 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[0]);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	695a      	ldr	r2, [r3, #20]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	4619      	mov	r1, r3
 8002354:	4610      	mov	r0, r2
 8002356:	f007 fe83 	bl	800a060 <HAL_TIMEx_PWMN_Start>
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[1]);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	695a      	ldr	r2, [r3, #20]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	4619      	mov	r1, r3
 8002364:	4610      	mov	r0, r2
 8002366:	f007 fe7b 	bl	800a060 <HAL_TIMEx_PWMN_Start>
            HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2]);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695a      	ldr	r2, [r3, #20]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	4619      	mov	r1, r3
 8002374:	4610      	mov	r0, r2
 8002376:	f007 fe73 	bl	800a060 <HAL_TIMEx_PWMN_Start>
            break;
 800237a:	e000      	b.n	800237e <motor_switch_ctrl+0x82>
            break;
 800237c:	bf00      	nop
    }
    motor->mode_control = ctrl;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8002386:	e000      	b.n	800238a <motor_switch_ctrl+0x8e>
        default: return;
 8002388:	bf00      	nop
}
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <CLARKE_run_ideal>:
#include "motor/basic.h"

// Ialpha = Ia
// Ibata = (Ia+2Ib)/(3)
inline void CLARKE_run_ideal(CLARKE *clarke)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
    clarke->Alpha = clarke->As;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	60da      	str	r2, [r3, #12]
    clarke->Beta = ONE_DIV_SQRT3 * (clarke->As + clarke->Bs * 2.0f);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	ed93 7a00 	vldr	s14, [r3]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80023ac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b4:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80023d0 <CLARKE_run_ideal+0x40>
 80023b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	edc3 7a04 	vstr	s15, [r3, #16]
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	3f13cd3a 	.word	0x3f13cd3a

080023d4 <deg_ctrl_load>:
    { LOW_PASS,  LOW_PASS,  HIGH_PASS }, // 5-5
};
static const uint8_t index_180[] = {0xFF, 4, 2, 3, 0, 5, 1, 0xFF};

inline void deg_ctrl_load(MotorParameter *motor)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
    uint8_t idx;
    switch (motor->mode_control)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80023e2:	2b03      	cmp	r3, #3
 80023e4:	d02d      	beq.n	8002442 <deg_ctrl_load+0x6e>
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	f300 817f 	bgt.w	80026ea <deg_ctrl_load+0x316>
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d002      	beq.n	80023f6 <deg_ctrl_load+0x22>
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d009      	beq.n	8002408 <deg_ctrl_load+0x34>
                  index_180[motor->exti_hall_curent] + 2  // + 1 / 2
                : index_180[motor->exti_hall_curent] + 4; // + 5 / 4
            idx %= 6;
            break;
        }
        default: return;
 80023f4:	e179      	b.n	80026ea <deg_ctrl_load+0x316>
            idx = index_180[motor->exti_hall_curent];
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	461a      	mov	r2, r3
 8002400:	4b9c      	ldr	r3, [pc, #624]	@ (8002674 <deg_ctrl_load+0x2a0>)
 8002402:	5c9b      	ldrb	r3, [r3, r2]
 8002404:	73fb      	strb	r3, [r7, #15]
            break;
 8002406:	e046      	b.n	8002496 <deg_ctrl_load+0xc2>
            idx = index_120_ccw[motor->exti_hall_curent];
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800240e:	b2db      	uxtb	r3, r3
 8002410:	461a      	mov	r2, r3
 8002412:	4b99      	ldr	r3, [pc, #612]	@ (8002678 <deg_ctrl_load+0x2a4>)
 8002414:	5c9b      	ldrb	r3, [r3, r2]
 8002416:	73fb      	strb	r3, [r7, #15]
            if (motor->rpm_reference.reverse) idx = (idx + 3) % 6;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d037      	beq.n	8002494 <deg_ctrl_load+0xc0>
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	1cda      	adds	r2, r3, #3
 8002428:	4b94      	ldr	r3, [pc, #592]	@ (800267c <deg_ctrl_load+0x2a8>)
 800242a:	fb83 3102 	smull	r3, r1, r3, r2
 800242e:	17d3      	asrs	r3, r2, #31
 8002430:	1ac9      	subs	r1, r1, r3
 8002432:	460b      	mov	r3, r1
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	440b      	add	r3, r1
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	1ad1      	subs	r1, r2, r3
 800243c:	460b      	mov	r3, r1
 800243e:	73fb      	strb	r3, [r7, #15]
            break;
 8002440:	e028      	b.n	8002494 <deg_ctrl_load+0xc0>
            idx = (!motor->rpm_reference.reverse) ?
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f083 0301 	eor.w	r3, r3, #1
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b00      	cmp	r3, #0
 8002452:	d009      	beq.n	8002468 <deg_ctrl_load+0x94>
                  index_180[motor->exti_hall_curent] + 2  // + 1 / 2
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800245a:	b2db      	uxtb	r3, r3
 800245c:	461a      	mov	r2, r3
 800245e:	4b85      	ldr	r3, [pc, #532]	@ (8002674 <deg_ctrl_load+0x2a0>)
 8002460:	5c9b      	ldrb	r3, [r3, r2]
            idx = (!motor->rpm_reference.reverse) ?
 8002462:	3302      	adds	r3, #2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	e008      	b.n	800247a <deg_ctrl_load+0xa6>
                : index_180[motor->exti_hall_curent] + 4; // + 5 / 4
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800246e:	b2db      	uxtb	r3, r3
 8002470:	461a      	mov	r2, r3
 8002472:	4b80      	ldr	r3, [pc, #512]	@ (8002674 <deg_ctrl_load+0x2a0>)
 8002474:	5c9b      	ldrb	r3, [r3, r2]
            idx = (!motor->rpm_reference.reverse) ?
 8002476:	3304      	adds	r3, #4
 8002478:	b2db      	uxtb	r3, r3
 800247a:	73fb      	strb	r3, [r7, #15]
            idx %= 6;
 800247c:	7bfa      	ldrb	r2, [r7, #15]
 800247e:	4b80      	ldr	r3, [pc, #512]	@ (8002680 <deg_ctrl_load+0x2ac>)
 8002480:	fba3 1302 	umull	r1, r3, r3, r2
 8002484:	0899      	lsrs	r1, r3, #2
 8002486:	460b      	mov	r3, r1
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	440b      	add	r3, r1
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	73fb      	strb	r3, [r7, #15]
            break;
 8002492:	e000      	b.n	8002496 <deg_ctrl_load+0xc2>
            break;
 8002494:	bf00      	nop
    }
    uint8_t i;
    uint32_t compare =
        (uint32_t)((float32_t)motor->const_h.PWM_htimx->Init.Period * motor->pwm_duty_deg);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	ee07 3a90 	vmov	s15, r3
 80024a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 80024aa:	ee67 7a27 	vmul.f32	s15, s14, s15
    uint32_t compare =
 80024ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024b2:	ee17 3a90 	vmov	r3, s15
 80024b6:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < 3; i++)
 80024b8:	2300      	movs	r3, #0
 80024ba:	73bb      	strb	r3, [r7, #14]
 80024bc:	e110      	b.n	80026e0 <deg_ctrl_load+0x30c>
    {
        int8_t state;
        switch (motor->mode_control)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80024c4:	2b03      	cmp	r3, #3
 80024c6:	d012      	beq.n	80024ee <deg_ctrl_load+0x11a>
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	f300 8110 	bgt.w	80026ee <deg_ctrl_load+0x31a>
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d00d      	beq.n	80024ee <deg_ctrl_load+0x11a>
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	f040 810b 	bne.w	80026ee <deg_ctrl_load+0x31a>
        {
            case MOTOR_CTRL_120:
            {
                state = seq_map_120[idx][i];
 80024d8:	7bfa      	ldrb	r2, [r7, #15]
 80024da:	7bb9      	ldrb	r1, [r7, #14]
 80024dc:	4869      	ldr	r0, [pc, #420]	@ (8002684 <deg_ctrl_load+0x2b0>)
 80024de:	4613      	mov	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	4413      	add	r3, r2
 80024e4:	4403      	add	r3, r0
 80024e6:	440b      	add	r3, r1
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	737b      	strb	r3, [r7, #13]
                break;
 80024ec:	e00a      	b.n	8002504 <deg_ctrl_load+0x130>
            }
            case MOTOR_CTRL_LOCK:
            case MOTOR_CTRL_180:
            {
                state = seq_map_180[idx][i];
 80024ee:	7bfa      	ldrb	r2, [r7, #15]
 80024f0:	7bb9      	ldrb	r1, [r7, #14]
 80024f2:	4865      	ldr	r0, [pc, #404]	@ (8002688 <deg_ctrl_load+0x2b4>)
 80024f4:	4613      	mov	r3, r2
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	4413      	add	r3, r2
 80024fa:	4403      	add	r3, r0
 80024fc:	440b      	add	r3, r1
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	737b      	strb	r3, [r7, #13]
                break;
 8002502:	bf00      	nop
            }
            default: return;
        }
        switch (state)
 8002504:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250c:	d05d      	beq.n	80025ca <deg_ctrl_load+0x1f6>
 800250e:	2b01      	cmp	r3, #1
 8002510:	f040 80ce 	bne.w	80026b0 <deg_ctrl_load+0x2dc>
        {
            case HIGH_PASS:
            {
                HAL_TIMEx_PWMN_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6958      	ldr	r0, [r3, #20]
 8002518:	7bba      	ldrb	r2, [r7, #14]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3206      	adds	r2, #6
 800251e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002522:	4619      	mov	r1, r3
 8002524:	f007 fe50 	bl	800a1c8 <HAL_TIMEx_PWMN_Stop>
                __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i],
 8002528:	7bba      	ldrb	r2, [r7, #14]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3206      	adds	r2, #6
 800252e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d105      	bne.n	8002542 <deg_ctrl_load+0x16e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002540:	e038      	b.n	80025b4 <deg_ctrl_load+0x1e0>
 8002542:	7bba      	ldrb	r2, [r7, #14]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	3206      	adds	r2, #6
 8002548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800254c:	2b04      	cmp	r3, #4
 800254e:	d105      	bne.n	800255c <deg_ctrl_load+0x188>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	695b      	ldr	r3, [r3, #20]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	6393      	str	r3, [r2, #56]	@ 0x38
 800255a:	e02b      	b.n	80025b4 <deg_ctrl_load+0x1e0>
 800255c:	7bba      	ldrb	r2, [r7, #14]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3206      	adds	r2, #6
 8002562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002566:	2b08      	cmp	r3, #8
 8002568:	d105      	bne.n	8002576 <deg_ctrl_load+0x1a2>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002574:	e01e      	b.n	80025b4 <deg_ctrl_load+0x1e0>
 8002576:	7bba      	ldrb	r2, [r7, #14]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3206      	adds	r2, #6
 800257c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002580:	2b0c      	cmp	r3, #12
 8002582:	d105      	bne.n	8002590 <deg_ctrl_load+0x1bc>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	6413      	str	r3, [r2, #64]	@ 0x40
 800258e:	e011      	b.n	80025b4 <deg_ctrl_load+0x1e0>
 8002590:	7bba      	ldrb	r2, [r7, #14]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	3206      	adds	r2, #6
 8002596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800259a:	2b10      	cmp	r3, #16
 800259c:	d105      	bne.n	80025aa <deg_ctrl_load+0x1d6>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	6493      	str	r3, [r2, #72]	@ 0x48
 80025a8:	e004      	b.n	80025b4 <deg_ctrl_load+0x1e0>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
                    compare);
                HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6958      	ldr	r0, [r3, #20]
 80025b8:	7bba      	ldrb	r2, [r7, #14]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3206      	adds	r2, #6
 80025be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c2:	4619      	mov	r1, r3
 80025c4:	f006 fcf8 	bl	8008fb8 <HAL_TIM_PWM_Start>
                // HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_RESET);
                break;
 80025c8:	e087      	b.n	80026da <deg_ctrl_load+0x306>
            }
            case LOW_PASS:
            {
                HAL_TIM_PWM_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6958      	ldr	r0, [r3, #20]
 80025ce:	7bba      	ldrb	r2, [r7, #14]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	3206      	adds	r2, #6
 80025d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d8:	4619      	mov	r1, r3
 80025da:	f006 fded 	bl	80091b8 <HAL_TIM_PWM_Stop>
                __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i],
 80025de:	7bba      	ldrb	r2, [r7, #14]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3206      	adds	r2, #6
 80025e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d107      	bne.n	80025fc <deg_ctrl_load+0x228>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	695a      	ldr	r2, [r3, #20]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68d2      	ldr	r2, [r2, #12]
 80025f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80025fa:	e04e      	b.n	800269a <deg_ctrl_load+0x2c6>
 80025fc:	7bba      	ldrb	r2, [r7, #14]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3206      	adds	r2, #6
 8002602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002606:	2b04      	cmp	r3, #4
 8002608:	d107      	bne.n	800261a <deg_ctrl_load+0x246>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	6952      	ldr	r2, [r2, #20]
 8002612:	6812      	ldr	r2, [r2, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	6393      	str	r3, [r2, #56]	@ 0x38
 8002618:	e03f      	b.n	800269a <deg_ctrl_load+0x2c6>
 800261a:	7bba      	ldrb	r2, [r7, #14]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3206      	adds	r2, #6
 8002620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002624:	2b08      	cmp	r3, #8
 8002626:	d107      	bne.n	8002638 <deg_ctrl_load+0x264>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6952      	ldr	r2, [r2, #20]
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002636:	e030      	b.n	800269a <deg_ctrl_load+0x2c6>
 8002638:	7bba      	ldrb	r2, [r7, #14]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3206      	adds	r2, #6
 800263e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002642:	2b0c      	cmp	r3, #12
 8002644:	d107      	bne.n	8002656 <deg_ctrl_load+0x282>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	6952      	ldr	r2, [r2, #20]
 800264e:	6812      	ldr	r2, [r2, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	6413      	str	r3, [r2, #64]	@ 0x40
 8002654:	e021      	b.n	800269a <deg_ctrl_load+0x2c6>
 8002656:	7bba      	ldrb	r2, [r7, #14]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3206      	adds	r2, #6
 800265c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002660:	2b10      	cmp	r3, #16
 8002662:	d113      	bne.n	800268c <deg_ctrl_load+0x2b8>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6952      	ldr	r2, [r2, #20]
 800266c:	6812      	ldr	r2, [r2, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	6493      	str	r3, [r2, #72]	@ 0x48
 8002672:	e012      	b.n	800269a <deg_ctrl_load+0x2c6>
 8002674:	0800e220 	.word	0x0800e220
 8002678:	0800e204 	.word	0x0800e204
 800267c:	2aaaaaab 	.word	0x2aaaaaab
 8002680:	aaaaaaab 	.word	0xaaaaaaab
 8002684:	0800e1f0 	.word	0x0800e1f0
 8002688:	0800e20c 	.word	0x0800e20c
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6952      	ldr	r2, [r2, #20]
 8002694:	6812      	ldr	r2, [r2, #0]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	64d3      	str	r3, [r2, #76]	@ 0x4c
                    motor->const_h.PWM_htimx->Init.Period);
                HAL_TIMEx_PWMN_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6958      	ldr	r0, [r3, #20]
 800269e:	7bba      	ldrb	r2, [r7, #14]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3206      	adds	r2, #6
 80026a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026a8:	4619      	mov	r1, r3
 80026aa:	f007 fcd9 	bl	800a060 <HAL_TIMEx_PWMN_Start>
                // HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_SET);
                break;
 80026ae:	e014      	b.n	80026da <deg_ctrl_load+0x306>
            }
            default:
            {
                HAL_TIM_PWM_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6958      	ldr	r0, [r3, #20]
 80026b4:	7bba      	ldrb	r2, [r7, #14]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	3206      	adds	r2, #6
 80026ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026be:	4619      	mov	r1, r3
 80026c0:	f006 fd7a 	bl	80091b8 <HAL_TIM_PWM_Stop>
                HAL_TIMEx_PWMN_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6958      	ldr	r0, [r3, #20]
 80026c8:	7bba      	ldrb	r2, [r7, #14]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3206      	adds	r2, #6
 80026ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d2:	4619      	mov	r1, r3
 80026d4:	f007 fd78 	bl	800a1c8 <HAL_TIMEx_PWMN_Stop>
                // HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_RESET);
                break;
 80026d8:	bf00      	nop
    for (i = 0; i < 3; i++)
 80026da:	7bbb      	ldrb	r3, [r7, #14]
 80026dc:	3301      	adds	r3, #1
 80026de:	73bb      	strb	r3, [r7, #14]
 80026e0:	7bbb      	ldrb	r3, [r7, #14]
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	f67f aeeb 	bls.w	80024be <deg_ctrl_load+0xea>
 80026e8:	e002      	b.n	80026f0 <deg_ctrl_load+0x31c>
        default: return;
 80026ea:	bf00      	nop
 80026ec:	e000      	b.n	80026f0 <deg_ctrl_load+0x31c>
            default: return;
 80026ee:	bf00      	nop
            }
        }
    }
}
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop

080026f8 <vec_ctrl_hall_angle_trf>:
    1.0f * PI_DIV_3,
    F32_MAX,
};

inline void vec_ctrl_hall_angle_trf(MotorParameter *motor)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
    motor->exti_hall_rad = hall_elec_angle[motor->exti_hall_curent];
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8002706:	b2db      	uxtb	r3, r3
 8002708:	4a06      	ldr	r2, [pc, #24]	@ (8002724 <vec_ctrl_hall_angle_trf+0x2c>)
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	0800e228 	.word	0x0800e228

08002728 <vec_ctrl_hall_angle_chk>:

inline Result vec_ctrl_hall_angle_chk(MotorParameter *motor)
{
 8002728:	b480      	push	{r7}
 800272a:	b087      	sub	sp, #28
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
    if (motor->exti_hall_rad == F32_MAX) return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8002738:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002770 <vec_ctrl_hall_angle_chk+0x48>
 800273c:	eef4 7a47 	vcmp.f32	s15, s14
 8002740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002744:	d108      	bne.n	8002758 <vec_ctrl_hall_angle_chk+0x30>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	461a      	mov	r2, r3
 800274a:	2300      	movs	r3, #0
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	6053      	str	r3, [r2, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2208      	movs	r2, #8
 8002754:	711a      	strb	r2, [r3, #4]
 8002756:	e005      	b.n	8002764 <vec_ctrl_hall_angle_chk+0x3c>
    return RESULT_OK(motor);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	701a      	strb	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	605a      	str	r2, [r3, #4]
}
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	371c      	adds	r7, #28
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	7f7fffff 	.word	0x7f7fffff

08002774 <vec_ctrl_clarke>:

float32_t current_zero;
inline void vec_ctrl_clarke(MotorParameter *motor)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
    // motor 
    current_zero = (motor->adc_a->current + motor->adc_b->current + motor->adc_c->current) / 3.0f;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002782:	ed93 7a05 	vldr	s14, [r3, #20]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800278c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800279a:	edd3 7a05 	vldr	s15, [r3, #20]
 800279e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027a2:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80027a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027aa:	4b19      	ldr	r3, [pc, #100]	@ (8002810 <vec_ctrl_clarke+0x9c>)
 80027ac:	edc3 7a00 	vstr	s15, [r3]
    motor->clarke.As = (motor->adc_a->current - current_zero);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027b6:	ed93 7a05 	vldr	s14, [r3, #20]
 80027ba:	4b15      	ldr	r3, [pc, #84]	@ (8002810 <vec_ctrl_clarke+0x9c>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	edc3 7a3b 	vstr	s15, [r3, #236]	@ 0xec
    motor->clarke.Bs = (motor->adc_b->current - current_zero);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80027d0:	ed93 7a05 	vldr	s14, [r3, #20]
 80027d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <vec_ctrl_clarke+0x9c>)
 80027d6:	edd3 7a00 	vldr	s15, [r3]
 80027da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	edc3 7a3c 	vstr	s15, [r3, #240]	@ 0xf0
    motor->clarke.Cs = (motor->adc_c->current - current_zero);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027ea:	ed93 7a05 	vldr	s14, [r3, #20]
 80027ee:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <vec_ctrl_clarke+0x9c>)
 80027f0:	edd3 7a00 	vldr	s15, [r3]
 80027f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
    CLARKE_run_ideal(&motor->clarke);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	33ec      	adds	r3, #236	@ 0xec
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff fdc4 	bl	8002390 <CLARKE_run_ideal>
    return;
 8002808:	bf00      	nop
}
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	200008f4 	.word	0x200008f4

08002814 <vec_ctrl_park>:

inline void vec_ctrl_park(MotorParameter *motor)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
    motor->park.Alpha = motor->clarke.Alpha;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    motor->park.Beta = motor->clarke.Beta;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    motor->foc_angle_acc = motor->foc_angle_acc + motor->foc_angle_itpl;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
    VAR_CLAMPF(motor->foc_angle_acc, -PI_DIV_3, PI_DIV_3);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8002850:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80028ec <vec_ctrl_park+0xd8>
 8002854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285c:	dd04      	ble.n	8002868 <vec_ctrl_park+0x54>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a23      	ldr	r2, [pc, #140]	@ (80028f0 <vec_ctrl_park+0xdc>)
 8002862:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8002866:	e00d      	b.n	8002884 <vec_ctrl_park+0x70>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 800286e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80028f4 <vec_ctrl_park+0xe0>
 8002872:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287a:	d503      	bpl.n	8002884 <vec_ctrl_park+0x70>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a1e      	ldr	r2, [pc, #120]	@ (80028f8 <vec_ctrl_park+0xe4>)
 8002880:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    // 90 +PI_DIV_2
    RESULT_CHECK_HANDLE(trigo_sin_cosf(
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8002890:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002894:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80028fc <vec_ctrl_park+0xe8>
 8002898:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800289c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002900 <vec_ctrl_park+0xec>
 80028a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f503 718a 	add.w	r1, r3, #276	@ 0x114
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f503 728c 	add.w	r2, r3, #280	@ 0x118
 80028b0:	f107 0308 	add.w	r3, r7, #8
 80028b4:	eeb0 0a67 	vmov.f32	s0, s15
 80028b8:	4618      	mov	r0, r3
 80028ba:	f001 fa79 	bl	8003db0 <trigo_sin_cosf>
 80028be:	7a3b      	ldrb	r3, [r7, #8]
 80028c0:	f083 0301 	eor.w	r3, r3, #1
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d005      	beq.n	80028d6 <vec_ctrl_park+0xc2>
 80028ca:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80028ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002904 <vec_ctrl_park+0xf0>)
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	bf00      	nop
 80028d4:	e7fd      	b.n	80028d2 <vec_ctrl_park+0xbe>
        motor->exti_hall_rad + motor->foc_angle_acc + MOTOR_42BLF01_ANGLE + PI_DIV_2,
        &motor->park.Sin, &motor->park.Cos
    ));
    PARK_run(&motor->park);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80028dc:	4618      	mov	r0, r3
 80028de:	f001 f917 	bl	8003b10 <PARK_run>
}
 80028e2:	bf00      	nop
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	3f860a92 	.word	0x3f860a92
 80028f0:	3f860a92 	.word	0x3f860a92
 80028f4:	bf860a92 	.word	0xbf860a92
 80028f8:	bf860a92 	.word	0xbf860a92
 80028fc:	40278d36 	.word	0x40278d36
 8002900:	3fc90fdb 	.word	0x3fc90fdb
 8002904:	200008e4 	.word	0x200008e4

08002908 <vec_ctrl_pi_id_iq>:

inline void vec_ctrl_pi_id_iq(MotorParameter *motor)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
    if(motor->rpm_feedback.value == 0.0f)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8002916:	eef5 7a40 	vcmp.f32	s15, #0.0
 800291a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291e:	d115      	bne.n	800294c <vec_ctrl_pi_id_iq+0x44>
    {
        motor->pi_Iq.out = (!motor->rpm_reference.reverse) ?
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8002926:	b2db      	uxtb	r3, r3
 8002928:	f083 0301 	eor.w	r3, r3, #1
 800292c:	b2db      	uxtb	r3, r3
            motor->const_h.peak_current : -motor->const_h.peak_current;
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <vec_ctrl_pi_id_iq+0x32>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002938:	e004      	b.n	8002944 <vec_ctrl_pi_id_iq+0x3c>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002940:	eef1 7a67 	vneg.f32	s15, s15
        motor->pi_Iq.out = (!motor->rpm_reference.reverse) ?
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
        return;
 800294a:	e062      	b.n	8002a12 <vec_ctrl_pi_id_iq+0x10a>
    }
        motor->pi_Id.reference = 0.0f,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
        motor->pi_Id.feedback = motor->park.Ds;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
        PI_run(&motor->pi_Id);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002968:	4618      	mov	r0, r3
 800296a:	f001 f939 	bl	8003be0 <PI_run>

        motor->pi_Iq.feedback = motor->park.Qs;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
        PI_run(&motor->pi_Iq);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002980:	4618      	mov	r0, r3
 8002982:	f001 f92d 	bl	8003be0 <PI_run>

        VAR_CLAMPF(motor->pi_Iq.Term_p, -0.1f, 0.1f);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 800298c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002a18 <vec_ctrl_pi_id_iq+0x110>
 8002990:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002998:	dd04      	ble.n	80029a4 <vec_ctrl_pi_id_iq+0x9c>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a1f      	ldr	r2, [pc, #124]	@ (8002a1c <vec_ctrl_pi_id_iq+0x114>)
 800299e:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 80029a2:	e00d      	b.n	80029c0 <vec_ctrl_pi_id_iq+0xb8>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 80029aa:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002a20 <vec_ctrl_pi_id_iq+0x118>
 80029ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b6:	d503      	bpl.n	80029c0 <vec_ctrl_pi_id_iq+0xb8>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a1a      	ldr	r2, [pc, #104]	@ (8002a24 <vec_ctrl_pi_id_iq+0x11c>)
 80029bc:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
        motor->pi_Iq.out = motor->pi_Iq.reference + motor->pi_Iq.Term_p;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 80029cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
        VAR_CLAMPF(motor->pi_Iq.out, -0.75f, 0.75f);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 80029dc:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80029e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e8:	dd05      	ble.n	80029f6 <vec_ctrl_pi_id_iq+0xee>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f04f 527d 	mov.w	r2, #1061158912	@ 0x3f400000
 80029f0:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
 80029f4:	e00d      	b.n	8002a12 <vec_ctrl_pi_id_iq+0x10a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 80029fc:	eebe 7a08 	vmov.f32	s14, #232	@ 0xbf400000 -0.750
 8002a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a08:	d503      	bpl.n	8002a12 <vec_ctrl_pi_id_iq+0x10a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a06      	ldr	r2, [pc, #24]	@ (8002a28 <vec_ctrl_pi_id_iq+0x120>)
 8002a0e:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
}
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	3dcccccd 	.word	0x3dcccccd
 8002a1c:	3dcccccd 	.word	0x3dcccccd
 8002a20:	bdcccccd 	.word	0xbdcccccd
 8002a24:	bdcccccd 	.word	0xbdcccccd
 8002a28:	bf400000 	.word	0xbf400000

08002a2c <vec_ctrl_ipark>:

inline void vec_ctrl_ipark(MotorParameter *motor)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
    motor->ipark.Vdref = motor->ipark.Vdref + motor->pi_Id.out;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	ed93 7a64 	vldr	s14, [r3, #400]	@ 0x190
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	edd3 7a56 	vldr	s15, [r3, #344]	@ 0x158
 8002a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
    VAR_CLAMPF(motor->ipark.Vdref, -0.06f, 0.06f);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002a50:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8002b18 <vec_ctrl_ipark+0xec>
 8002a54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5c:	dd04      	ble.n	8002a68 <vec_ctrl_ipark+0x3c>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a2e      	ldr	r2, [pc, #184]	@ (8002b1c <vec_ctrl_ipark+0xf0>)
 8002a62:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
 8002a66:	e00d      	b.n	8002a84 <vec_ctrl_ipark+0x58>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002a6e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8002b20 <vec_ctrl_ipark+0xf4>
 8002a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7a:	d503      	bpl.n	8002a84 <vec_ctrl_ipark+0x58>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a29      	ldr	r2, [pc, #164]	@ (8002b24 <vec_ctrl_ipark+0xf8>)
 8002a80:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
    motor->ipark.Vqref = motor->pi_Iq.out;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
    motor->ipark.Sin = motor->park.Sin;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    motor->ipark.Cos = motor->park.Cos;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    IPARK_run(&motor->ipark);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f001 f862 	bl	8003b78 <IPARK_run>
    RESULT_CHECK_HANDLE(trigo_atan(motor->ipark.Alpha, motor->ipark.Beta, &motor->elec_theta_rad));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	edd3 7a61 	vldr	s15, [r3, #388]	@ 0x184
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	ed93 7a62 	vldr	s14, [r3, #392]	@ 0x188
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f103 0290 	add.w	r2, r3, #144	@ 0x90
 8002ac6:	f107 0308 	add.w	r3, r7, #8
 8002aca:	4611      	mov	r1, r2
 8002acc:	eef0 0a47 	vmov.f32	s1, s14
 8002ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f001 f9f7 	bl	8003ec8 <trigo_atan>
 8002ada:	7a3b      	ldrb	r3, [r7, #8]
 8002adc:	f083 0301 	eor.w	r3, r3, #1
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d005      	beq.n	8002af2 <vec_ctrl_ipark+0xc6>
 8002ae6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8002aea:	4b0f      	ldr	r3, [pc, #60]	@ (8002b28 <vec_ctrl_ipark+0xfc>)
 8002aec:	701a      	strb	r2, [r3, #0]
 8002aee:	bf00      	nop
 8002af0:	e7fd      	b.n	8002aee <vec_ctrl_ipark+0xc2>
    // motor->elec_theta_rad = var_wrap_pos(motor->elec_theta_rad, PI_MUL_2);
    motor->elec_theta_rad = var_wrap_pos(motor->elec_theta_rad, PI_DIV_3);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002af8:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8002b2c <vec_ctrl_ipark+0x100>
 8002afc:	eeb0 0a67 	vmov.f32	s0, s15
 8002b00:	f7ff fb02 	bl	8002108 <var_wrap_pos>
 8002b04:	eef0 7a40 	vmov.f32	s15, s0
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
}
 8002b0e:	bf00      	nop
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	3d75c28f 	.word	0x3d75c28f
 8002b1c:	3d75c28f 	.word	0x3d75c28f
 8002b20:	bd75c28f 	.word	0xbd75c28f
 8002b24:	bd75c28f 	.word	0xbd75c28f
 8002b28:	200008e4 	.word	0x200008e4
 8002b2c:	3f860a92 	.word	0x3f860a92

08002b30 <vec_ctrl_svgen>:

float32_t sec_chk[30] = {0};
uint8_t chk_cnt = 0;
uint8_t sec_mem = 0;
inline void vec_ctrl_svgen(MotorParameter *motor)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
    motor->svgendq.Ualpha = motor->ipark.Alpha;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f8d3 2184 	ldr.w	r2, [r3, #388]	@ 0x184
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    motor->svgendq.Ubeta  = motor->ipark.Beta ;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
    SVGEN_run(&motor->svgendq);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f503 73d8 	add.w	r3, r3, #432	@ 0x1b0
 8002b56:	4618      	mov	r0, r3
 8002b58:	f001 f8c6 	bl	8003ce8 <SVGEN_run>

    if (motor->svgendq.Sector != sec_mem)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f8b3 31c4 	ldrh.w	r3, [r3, #452]	@ 0x1c4
 8002b62:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd8 <vec_ctrl_svgen+0xa8>)
 8002b64:	7812      	ldrb	r2, [r2, #0]
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d02b      	beq.n	8002bc2 <vec_ctrl_svgen+0x92>
    {
        sec_chk[chk_cnt++] = motor->exti_hall_curent;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8002b70:	b2d8      	uxtb	r0, r3
 8002b72:	4b1a      	ldr	r3, [pc, #104]	@ (8002bdc <vec_ctrl_svgen+0xac>)
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	1c5a      	adds	r2, r3, #1
 8002b78:	b2d1      	uxtb	r1, r2
 8002b7a:	4a18      	ldr	r2, [pc, #96]	@ (8002bdc <vec_ctrl_svgen+0xac>)
 8002b7c:	7011      	strb	r1, [r2, #0]
 8002b7e:	ee07 0a90 	vmov	s15, r0
 8002b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b86:	4a16      	ldr	r2, [pc, #88]	@ (8002be0 <vec_ctrl_svgen+0xb0>)
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	edc3 7a00 	vstr	s15, [r3]
        // sec_chk[chk_cnt++] = motor->elec_theta_rad;
        sec_chk[chk_cnt++] = motor->svgendq.Sector;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f8b3 01c4 	ldrh.w	r0, [r3, #452]	@ 0x1c4
 8002b96:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <vec_ctrl_svgen+0xac>)
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	1c5a      	adds	r2, r3, #1
 8002b9c:	b2d1      	uxtb	r1, r2
 8002b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bdc <vec_ctrl_svgen+0xac>)
 8002ba0:	7011      	strb	r1, [r2, #0]
 8002ba2:	ee07 0a90 	vmov	s15, r0
 8002ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002baa:	4a0d      	ldr	r2, [pc, #52]	@ (8002be0 <vec_ctrl_svgen+0xb0>)
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	edc3 7a00 	vstr	s15, [r3]
        if (chk_cnt >= 30) chk_cnt = 0;
 8002bb4:	4b09      	ldr	r3, [pc, #36]	@ (8002bdc <vec_ctrl_svgen+0xac>)
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b1d      	cmp	r3, #29
 8002bba:	d902      	bls.n	8002bc2 <vec_ctrl_svgen+0x92>
 8002bbc:	4b07      	ldr	r3, [pc, #28]	@ (8002bdc <vec_ctrl_svgen+0xac>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
    }
    sec_mem = motor->svgendq.Sector;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f8b3 31c4 	ldrh.w	r3, [r3, #452]	@ 0x1c4
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	4b03      	ldr	r3, [pc, #12]	@ (8002bd8 <vec_ctrl_svgen+0xa8>)
 8002bcc:	701a      	strb	r2, [r3, #0]
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000971 	.word	0x20000971
 8002bdc:	20000970 	.word	0x20000970
 8002be0:	200008f8 	.word	0x200008f8

08002be4 <vec_ctrl_svpwm>:

#define SQUARE(x) (x*x)
inline void vec_ctrl_svpwm(MotorParameter *motor)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08c      	sub	sp, #48	@ 0x30
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
    if (
        arm_sqrt_f32(
            SQUARE(motor->svgendq.Ualpha) + SQUARE(motor->svgendq.Ubeta),
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 8002bf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	edd3 6a6d 	vldr	s13, [r3, #436]	@ 0x1b4
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8002c08:	ee66 7aa7 	vmul.f32	s15, s13, s15
        arm_sqrt_f32(
 8002c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f503 73e4 	add.w	r3, r3, #456	@ 0x1c8
 8002c16:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8002c1a:	627b      	str	r3, [r7, #36]	@ 0x24
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8002c1c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002c20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c28:	db0a      	blt.n	8002c40 <vec_ctrl_svpwm+0x5c>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8002c2a:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002c2e:	f00b fa31 	bl	800e094 <sqrtf>
 8002c32:	eef0 7a40 	vmov.f32	s15, s0
 8002c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c38:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e005      	b.n	8002c4c <vec_ctrl_svpwm+0x68>
    }
    else
    {
      *pOut = 0.0f;
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8002c48:	f04f 33ff 	mov.w	r3, #4294967295
    if (
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <vec_ctrl_svpwm+0x70>
            &motor->v_ref
        ) != ARM_MATH_SUCCESS
    ) while (1) {};
 8002c50:	bf00      	nop
 8002c52:	e7fd      	b.n	8002c50 <vec_ctrl_svpwm+0x6c>
    // float32_t theta = var_wrap_pos(motor->elec_theta_rad, PI_DIV_3);
    // T1:  sector(sin(/3))
    // T2:  sector(sin())
    float32_t T1, T2;
    RESULT_CHECK_HANDLE(trigo_sin_cosf(PI_DIV_3 - motor->elec_theta_rad, &T1, NULL));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002c5a:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8002e7c <vec_ctrl_svpwm+0x298>
 8002c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c62:	f107 0314 	add.w	r3, r7, #20
 8002c66:	f107 0120 	add.w	r1, r7, #32
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002c70:	4618      	mov	r0, r3
 8002c72:	f001 f89d 	bl	8003db0 <trigo_sin_cosf>
 8002c76:	7d3b      	ldrb	r3, [r7, #20]
 8002c78:	f083 0301 	eor.w	r3, r3, #1
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d005      	beq.n	8002c8e <vec_ctrl_svpwm+0xaa>
 8002c82:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8002c86:	4b7e      	ldr	r3, [pc, #504]	@ (8002e80 <vec_ctrl_svpwm+0x29c>)
 8002c88:	701a      	strb	r2, [r3, #0]
 8002c8a:	bf00      	nop
 8002c8c:	e7fd      	b.n	8002c8a <vec_ctrl_svpwm+0xa6>
    RESULT_CHECK_HANDLE(trigo_sin_cosf(motor->elec_theta_rad, &T2, NULL));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002c94:	f107 030c 	add.w	r3, r7, #12
 8002c98:	f107 011c 	add.w	r1, r7, #28
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 f884 	bl	8003db0 <trigo_sin_cosf>
 8002ca8:	7b3b      	ldrb	r3, [r7, #12]
 8002caa:	f083 0301 	eor.w	r3, r3, #1
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d005      	beq.n	8002cc0 <vec_ctrl_svpwm+0xdc>
 8002cb4:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8002cb8:	4b71      	ldr	r3, [pc, #452]	@ (8002e80 <vec_ctrl_svpwm+0x29c>)
 8002cba:	701a      	strb	r2, [r3, #0]
 8002cbc:	bf00      	nop
 8002cbe:	e7fd      	b.n	8002cbc <vec_ctrl_svpwm+0xd8>
    T1 *= motor->v_ref;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 8002cc6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cce:	edc7 7a08 	vstr	s15, [r7, #32]
    T2 *= motor->v_ref;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 8002cd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ce0:	edc7 7a07 	vstr	s15, [r7, #28]
    // T0div2:  PWM 
    float32_t T0div2 = (1.0f - (T1 + T2)) * 0.5f;
 8002ce4:	ed97 7a08 	vldr	s14, [r7, #32]
 8002ce8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002cfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d00:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    switch (motor->svgendq.Sector)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8b3 31c4 	ldrh.w	r3, [r3, #452]	@ 0x1c4
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	2b05      	cmp	r3, #5
 8002d0e:	f200 80b1 	bhi.w	8002e74 <vec_ctrl_svpwm+0x290>
 8002d12:	a201      	add	r2, pc, #4	@ (adr r2, 8002d18 <vec_ctrl_svpwm+0x134>)
 8002d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d18:	08002dd3 	.word	0x08002dd3
 8002d1c:	08002d67 	.word	0x08002d67
 8002d20:	08002d9d 	.word	0x08002d9d
 8002d24:	08002e3f 	.word	0x08002e3f
 8002d28:	08002e09 	.word	0x08002e09
 8002d2c:	08002d31 	.word	0x08002d31
    {
        case 6:
        {
            motor->pwm_duty_u = T0div2 + T1 + T2;
 8002d30:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d34:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002d38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0
            motor->pwm_duty_v = T0div2 + T2;
 8002d4a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002d4e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002d52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
            motor->pwm_duty_w = T0div2;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d60:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
            break;
 8002d64:	e086      	b.n	8002e74 <vec_ctrl_svpwm+0x290>
        }
        case 2:
        {
            motor->pwm_duty_u = T0div2 + T1;
 8002d66:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d6a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0
            motor->pwm_duty_v = T0div2 + T1 + T2;
 8002d78:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d7c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002d80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d84:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
            motor->pwm_duty_w = T0div2;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d96:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
            break;
 8002d9a:	e06b      	b.n	8002e74 <vec_ctrl_svpwm+0x290>
        }
        case 3:
        {
            motor->pwm_duty_u = T0div2;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002da0:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
            motor->pwm_duty_v = T0div2 + T1 + T2;
 8002da4:	ed97 7a08 	vldr	s14, [r7, #32]
 8002da8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002dac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002db0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002db4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
            motor->pwm_duty_w = T0div2 + T2;
 8002dbe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002dc2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
            break;
 8002dd0:	e050      	b.n	8002e74 <vec_ctrl_svpwm+0x290>
        }
        case 1:
        {
            motor->pwm_duty_u = T0div2;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dd6:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
            motor->pwm_duty_v = T0div2 + T1;
 8002dda:	ed97 7a08 	vldr	s14, [r7, #32]
 8002dde:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
            motor->pwm_duty_w = T0div2 + T1 + T2;
 8002dec:	ed97 7a08 	vldr	s14, [r7, #32]
 8002df0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002df4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002df8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
            break;
 8002e06:	e035      	b.n	8002e74 <vec_ctrl_svpwm+0x290>
        }
        case 5:
        {
            motor->pwm_duty_u = T0div2 + T2;
 8002e08:	ed97 7a07 	vldr	s14, [r7, #28]
 8002e0c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0
            motor->pwm_duty_v = T0div2;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e1e:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
            motor->pwm_duty_w = T0div2 + T1 + T2;
 8002e22:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e26:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002e2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
            break;
 8002e3c:	e01a      	b.n	8002e74 <vec_ctrl_svpwm+0x290>
        }
        case 4:
        {
            motor->pwm_duty_u = T0div2 + T1 + T2;
 8002e3e:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e42:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002e46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0
            motor->pwm_duty_v = T0div2;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e5c:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
            motor->pwm_duty_w = T0div2 + T1;
 8002e60:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e64:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
            break;
 8002e72:	bf00      	nop
        }
    }
}
 8002e74:	bf00      	nop
 8002e76:	3730      	adds	r7, #48	@ 0x30
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	3f860a92 	.word	0x3f860a92
 8002e80:	200008e4 	.word	0x200008e4

08002e84 <vec_ctrl_load>:

inline void vec_ctrl_load(MotorParameter *motor)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
    VAR_CLAMPF(motor->pwm_duty_u, 0.0f, 1.0f);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8002e92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002e96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e9e:	dd05      	ble.n	8002eac <vec_ctrl_load+0x28>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002ea6:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
 8002eaa:	e00c      	b.n	8002ec6 <vec_ctrl_load+0x42>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8002eb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eba:	d504      	bpl.n	8002ec6 <vec_ctrl_load+0x42>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
    VAR_CLAMPF(motor->pwm_duty_v, 0.0f, 1.0f);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8002ecc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ed0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed8:	dd05      	ble.n	8002ee6 <vec_ctrl_load+0x62>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002ee0:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
 8002ee4:	e00c      	b.n	8002f00 <vec_ctrl_load+0x7c>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8002eec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef4:	d504      	bpl.n	8002f00 <vec_ctrl_load+0x7c>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f04f 0200 	mov.w	r2, #0
 8002efc:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
    VAR_CLAMPF(motor->pwm_duty_w, 0.0f, 1.0f);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8002f06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f12:	dd05      	ble.n	8002f20 <vec_ctrl_load+0x9c>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002f1a:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
 8002f1e:	e00c      	b.n	8002f3a <vec_ctrl_load+0xb6>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8002f26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f2e:	d504      	bpl.n	8002f3a <vec_ctrl_load+0xb6>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[0], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_u));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10f      	bne.n	8002f62 <vec_ctrl_load+0xde>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8002f48:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 80031f8 <vec_ctrl_load+0x374>
 8002f4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f5a:	ee17 2a90 	vmov	r2, s15
 8002f5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f60:	e05e      	b.n	8003020 <vec_ctrl_load+0x19c>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	2b04      	cmp	r3, #4
 8002f68:	d10f      	bne.n	8002f8a <vec_ctrl_load+0x106>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8002f70:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 80031f8 <vec_ctrl_load+0x374>
 8002f74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f82:	ee17 3a90 	vmov	r3, s15
 8002f86:	6393      	str	r3, [r2, #56]	@ 0x38
 8002f88:	e04a      	b.n	8003020 <vec_ctrl_load+0x19c>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	2b08      	cmp	r3, #8
 8002f90:	d10f      	bne.n	8002fb2 <vec_ctrl_load+0x12e>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8002f98:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80031f8 <vec_ctrl_load+0x374>
 8002f9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002faa:	ee17 3a90 	vmov	r3, s15
 8002fae:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002fb0:	e036      	b.n	8003020 <vec_ctrl_load+0x19c>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	2b0c      	cmp	r3, #12
 8002fb8:	d10f      	bne.n	8002fda <vec_ctrl_load+0x156>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8002fc0:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 80031f8 <vec_ctrl_load+0x374>
 8002fc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fd2:	ee17 3a90 	vmov	r3, s15
 8002fd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fd8:	e022      	b.n	8003020 <vec_ctrl_load+0x19c>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2b10      	cmp	r3, #16
 8002fe0:	d10f      	bne.n	8003002 <vec_ctrl_load+0x17e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8002fe8:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 80031f8 <vec_ctrl_load+0x374>
 8002fec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	695b      	ldr	r3, [r3, #20]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ffa:	ee17 3a90 	vmov	r3, s15
 8002ffe:	6493      	str	r3, [r2, #72]	@ 0x48
 8003000:	e00e      	b.n	8003020 <vec_ctrl_load+0x19c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 8003008:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 80031f8 <vec_ctrl_load+0x374>
 800300c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800301a:	ee17 3a90 	vmov	r3, s15
 800301e:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[1], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_v));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10f      	bne.n	8003048 <vec_ctrl_load+0x1c4>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 800302e:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 80031f8 <vec_ctrl_load+0x374>
 8003032:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003040:	ee17 2a90 	vmov	r2, s15
 8003044:	635a      	str	r2, [r3, #52]	@ 0x34
 8003046:	e05e      	b.n	8003106 <vec_ctrl_load+0x282>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	2b04      	cmp	r3, #4
 800304e:	d10f      	bne.n	8003070 <vec_ctrl_load+0x1ec>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8003056:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80031f8 <vec_ctrl_load+0x374>
 800305a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003068:	ee17 3a90 	vmov	r3, s15
 800306c:	6393      	str	r3, [r2, #56]	@ 0x38
 800306e:	e04a      	b.n	8003106 <vec_ctrl_load+0x282>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	2b08      	cmp	r3, #8
 8003076:	d10f      	bne.n	8003098 <vec_ctrl_load+0x214>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 800307e:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 80031f8 <vec_ctrl_load+0x374>
 8003082:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003090:	ee17 3a90 	vmov	r3, s15
 8003094:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003096:	e036      	b.n	8003106 <vec_ctrl_load+0x282>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	2b0c      	cmp	r3, #12
 800309e:	d10f      	bne.n	80030c0 <vec_ctrl_load+0x23c>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 80030a6:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 80031f8 <vec_ctrl_load+0x374>
 80030aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030b8:	ee17 3a90 	vmov	r3, s15
 80030bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80030be:	e022      	b.n	8003106 <vec_ctrl_load+0x282>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	2b10      	cmp	r3, #16
 80030c6:	d10f      	bne.n	80030e8 <vec_ctrl_load+0x264>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 80030ce:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80031f8 <vec_ctrl_load+0x374>
 80030d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030e0:	ee17 3a90 	vmov	r3, s15
 80030e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80030e6:	e00e      	b.n	8003106 <vec_ctrl_load+0x282>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 80030ee:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80031f8 <vec_ctrl_load+0x374>
 80030f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003100:	ee17 3a90 	vmov	r3, s15
 8003104:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10f      	bne.n	800312e <vec_ctrl_load+0x2aa>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8003114:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80031f8 <vec_ctrl_load+0x374>
 8003118:	ee67 7a87 	vmul.f32	s15, s15, s14
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003126:	ee17 2a90 	vmov	r2, s15
 800312a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800312c:	e05e      	b.n	80031ec <vec_ctrl_load+0x368>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	2b04      	cmp	r3, #4
 8003134:	d10f      	bne.n	8003156 <vec_ctrl_load+0x2d2>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 800313c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80031f8 <vec_ctrl_load+0x374>
 8003140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800314e:	ee17 3a90 	vmov	r3, s15
 8003152:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003154:	e04a      	b.n	80031ec <vec_ctrl_load+0x368>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	2b08      	cmp	r3, #8
 800315c:	d10f      	bne.n	800317e <vec_ctrl_load+0x2fa>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8003164:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80031f8 <vec_ctrl_load+0x374>
 8003168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003176:	ee17 3a90 	vmov	r3, s15
 800317a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800317c:	e036      	b.n	80031ec <vec_ctrl_load+0x368>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	2b0c      	cmp	r3, #12
 8003184:	d10f      	bne.n	80031a6 <vec_ctrl_load+0x322>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 800318c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80031f8 <vec_ctrl_load+0x374>
 8003190:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800319e:	ee17 3a90 	vmov	r3, s15
 80031a2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80031a4:	e022      	b.n	80031ec <vec_ctrl_load+0x368>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	2b10      	cmp	r3, #16
 80031ac:	d10f      	bne.n	80031ce <vec_ctrl_load+0x34a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 80031b4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80031f8 <vec_ctrl_load+0x374>
 80031b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	695b      	ldr	r3, [r3, #20]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031c6:	ee17 3a90 	vmov	r3, s15
 80031ca:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80031cc:	e00e      	b.n	80031ec <vec_ctrl_load+0x368>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[2], (uint32_t)((float32_t)TIM1_ARR * motor->pwm_duty_w));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 80031d4:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80031f8 <vec_ctrl_load+0x374>
 80031d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031e6:	ee17 3a90 	vmov	r3, s15
 80031ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	4584d000 	.word	0x4584d000

080031fc <motor_hall_exti>:
#include "motor/ctrl_foc.h"
#include "analog/adc1/main.h"
#include "motor/trigonometric.h"

void motor_hall_exti(MotorParameter *motor)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
    if (motor->mode_control == MOTOR_CTRL_INIT) return;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800320a:	2b00      	cmp	r3, #0
 800320c:	f000 811d 	beq.w	800344a <motor_hall_exti+0x24e>
    // hall update
    uint8_t hall_last = motor->exti_hall_curent;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8003216:	73bb      	strb	r3, [r7, #14]
    uint8_t hall_current =
          ((motor->const_h.Hall_GPIOx[0]->IDR & motor->const_h.Hall_GPIO_Pin_x[0]) ? 4U : 0U)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	8992      	ldrh	r2, [r2, #12]
 8003222:	4013      	ands	r3, r2
        | ((motor->const_h.Hall_GPIOx[1]->IDR & motor->const_h.Hall_GPIO_Pin_x[1]) ? 2U : 0U)
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <motor_hall_exti+0x30>
 8003228:	2204      	movs	r2, #4
 800322a:	e000      	b.n	800322e <motor_hall_exti+0x32>
 800322c:	2200      	movs	r2, #0
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	89c9      	ldrh	r1, [r1, #14]
 8003238:	400b      	ands	r3, r1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <motor_hall_exti+0x46>
 800323e:	2302      	movs	r3, #2
 8003240:	e000      	b.n	8003244 <motor_hall_exti+0x48>
 8003242:	2300      	movs	r3, #0
 8003244:	4313      	orrs	r3, r2
 8003246:	b2db      	uxtb	r3, r3
        | ((motor->const_h.Hall_GPIOx[2]->IDR & motor->const_h.Hall_GPIO_Pin_x[2]) ? 1U : 0U);
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	6892      	ldr	r2, [r2, #8]
 800324c:	6912      	ldr	r2, [r2, #16]
 800324e:	6879      	ldr	r1, [r7, #4]
 8003250:	8a09      	ldrh	r1, [r1, #16]
 8003252:	400a      	ands	r2, r1
 8003254:	2a00      	cmp	r2, #0
 8003256:	d001      	beq.n	800325c <motor_hall_exti+0x60>
 8003258:	2201      	movs	r2, #1
 800325a:	e000      	b.n	800325e <motor_hall_exti+0x62>
 800325c:	2200      	movs	r2, #0
    uint8_t hall_current =
 800325e:	4313      	orrs	r3, r2
 8003260:	737b      	strb	r3, [r7, #13]
    motor->exti_hall_last = hall_last;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	7bba      	ldrb	r2, [r7, #14]
 8003266:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    motor->exti_hall_curent = hall_current;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	7b7a      	ldrb	r2, [r7, #13]
 800326e:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
    if (hall_current == 0 || hall_current == 7) 
 8003272:	7b7b      	ldrb	r3, [r7, #13]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d002      	beq.n	800327e <motor_hall_exti+0x82>
 8003278:	7b7b      	ldrb	r3, [r7, #13]
 800327a:	2b07      	cmp	r3, #7
 800327c:	d12c      	bne.n	80032d8 <motor_hall_exti+0xdc>
    {
        uint8_t i;
        for (i = 0; i < 3; i++)
 800327e:	2300      	movs	r3, #0
 8003280:	73fb      	strb	r3, [r7, #15]
 8003282:	e025      	b.n	80032d0 <motor_hall_exti+0xd4>
        {
            HAL_TIM_PWM_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6958      	ldr	r0, [r3, #20]
 8003288:	7bfa      	ldrb	r2, [r7, #15]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	3206      	adds	r2, #6
 800328e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003292:	4619      	mov	r1, r3
 8003294:	f005 ff90 	bl	80091b8 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(motor->const_h.PWM_htimx, motor->const_h.PWM_TIM_CHANNEL_x[i]);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6958      	ldr	r0, [r3, #20]
 800329c:	7bfa      	ldrb	r2, [r7, #15]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3206      	adds	r2, #6
 80032a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032a6:	4619      	mov	r1, r3
 80032a8:	f006 ff8e 	bl	800a1c8 <HAL_TIMEx_PWMN_Stop>
            HAL_GPIO_WritePin(motor->const_h.Coil_GPIOx[i], motor->const_h.Coil_GPIO_Pin_x[i],  GPIO_PIN_RESET);
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	330a      	adds	r3, #10
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4413      	add	r3, r2
 80032b6:	6858      	ldr	r0, [r3, #4]
 80032b8:	7bfa      	ldrb	r2, [r7, #15]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	321c      	adds	r2, #28
 80032be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80032c2:	2200      	movs	r2, #0
 80032c4:	4619      	mov	r1, r3
 80032c6:	f004 fc67 	bl	8007b98 <HAL_GPIO_WritePin>
        for (i = 0; i < 3; i++)
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
 80032cc:	3301      	adds	r3, #1
 80032ce:	73fb      	strb	r3, [r7, #15]
 80032d0:	7bfb      	ldrb	r3, [r7, #15]
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d9d6      	bls.n	8003284 <motor_hall_exti+0x88>
        }
        return;
 80032d6:	e0b9      	b.n	800344c <motor_hall_exti+0x250>
    }
    // ccw clw check
    if (
           motor->exti_hall_curent == hall_seq_ccw[motor->exti_hall_last]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 80032e6:	4619      	mov	r1, r3
 80032e8:	4b5a      	ldr	r3, [pc, #360]	@ (8003454 <motor_hall_exti+0x258>)
 80032ea:	5c5b      	ldrb	r3, [r3, r1]
    if (
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d004      	beq.n	80032fa <motor_hall_exti+0xfe>
        || motor->exti_hall_last == 0
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d108      	bne.n	800330c <motor_hall_exti+0x110>
    ) {
        motor->rpm_feedback.reverse = 0;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        motor->hall_offline = 0;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800330a:	e029      	b.n	8003360 <motor_hall_exti+0x164>
    }
    else if (motor->exti_hall_curent == hall_seq_clw[motor->exti_hall_last])
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8003312:	b2da      	uxtb	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800331a:	4619      	mov	r1, r3
 800331c:	4b4e      	ldr	r3, [pc, #312]	@ (8003458 <motor_hall_exti+0x25c>)
 800331e:	5c5b      	ldrb	r3, [r3, r1]
 8003320:	429a      	cmp	r2, r3
 8003322:	d108      	bne.n	8003336 <motor_hall_exti+0x13a>
    {
        motor->rpm_feedback.reverse = 1;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        motor->hall_offline = 0;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8003334:	e014      	b.n	8003360 <motor_hall_exti+0x164>
    }
    else
    {
        motor->hall_offline++;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800333c:	1c5a      	adds	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        motor->rpm_feedback.reverse = 0;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        motor->rpm_feedback.value = 0.0f;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        motor->foc_angle_itpl = 0;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f04f 0200 	mov.w	r2, #0
 800335c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }
    // if (motor->hall_offline) return;
    vec_ctrl_hall_angle_trf(motor);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff f9c9 	bl	80026f8 <vec_ctrl_hall_angle_trf>
    // rpm calculate
    motor->exti_hall_acc++;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800336c:	b2db      	uxtb	r3, r3
 800336e:	3301      	adds	r3, #1
 8003370:	b2da      	uxtb	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    if (motor->exti_hall_acc >= 6)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b05      	cmp	r3, #5
 8003382:	d94f      	bls.n	8003424 <motor_hall_exti+0x228>
    {
        motor->exti_hall_acc = 0;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
        uint32_t htim_cnt = __HAL_TIM_GET_COUNTER(motor->const_h.SPD_htimx);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SET_COUNTER(motor->const_h.SPD_htimx, 0);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2200      	movs	r2, #0
 800339e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (htim_cnt == 0)
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10e      	bne.n	80033c4 <motor_hall_exti+0x1c8>
        {
            motor->rpm_feedback.reverse = 0;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            motor->rpm_feedback.value = 0.0f;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            motor->foc_angle_itpl = 0.0f;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80033c2:	e02f      	b.n	8003424 <motor_hall_exti+0x228>
        }
        else
        {
            motor->rpm_feedback.value = motor->tfm_rpm_fbk / (float32_t)htim_cnt;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	ee07 3a90 	vmov	s15, r3
 80033d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
            motor->foc_angle_itpl = (!motor->rpm_feedback.reverse) ?
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	f083 0301 	eor.w	r3, r3, #1
 80033ea:	b2db      	uxtb	r3, r3
                 motor->tfm_foc_it_angle_itpl / (float32_t)htim_cnt :
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <motor_hall_exti+0x20a>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	edd3 6a19 	vldr	s13, [r3, #100]	@ 0x64
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	ee07 3a90 	vmov	s15, r3
 80033fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003404:	e00b      	b.n	800341e <motor_hall_exti+0x222>
                -motor->tfm_foc_it_angle_itpl / (float32_t)htim_cnt;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800340c:	eef1 6a67 	vneg.f32	s13, s15
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	ee07 3a90 	vmov	s15, r3
 8003416:	eeb8 7a67 	vcvt.f32.u32	s14, s15
                 motor->tfm_foc_it_angle_itpl / (float32_t)htim_cnt :
 800341a:	eec6 7a87 	vdiv.f32	s15, s13, s14
            motor->foc_angle_itpl = (!motor->rpm_feedback.reverse) ?
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
        }
    }
    //
    #ifndef MOTOR_FOC_SPIN_DEBUG
    if (
           (motor->mode_control == MOTOR_CTRL_LOCK)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
    if (
 800342a:	2b01      	cmp	r3, #1
 800342c:	d009      	beq.n	8003442 <motor_hall_exti+0x246>
        || (motor->mode_control == MOTOR_CTRL_120)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003434:	2b02      	cmp	r3, #2
 8003436:	d004      	beq.n	8003442 <motor_hall_exti+0x246>
        || (motor->mode_control == MOTOR_CTRL_180)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800343e:	2b03      	cmp	r3, #3
 8003440:	d104      	bne.n	800344c <motor_hall_exti+0x250>
    ) deg_ctrl_load(motor);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f7fe ffc6 	bl	80023d4 <deg_ctrl_load>
 8003448:	e000      	b.n	800344c <motor_hall_exti+0x250>
    if (motor->mode_control == MOTOR_CTRL_INIT) return;
 800344a:	bf00      	nop
        motor->tim_angle_acc = 0.0f;
    }
    RESULT_CHECK_RET_VOID(vec_ctrl_hall_angle_trf(motor));
    deg_ctrl_load(motor);
    #endif
}
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	0800e1e0 	.word	0x0800e1e0
 8003458:	0800e1e8 	.word	0x0800e1e8

0800345c <motor_adc_renew>:

void motor_adc_renew(MotorParameter *motor)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b088      	sub	sp, #32
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
    RESULT_CHECK_RET_VOID(adc_renew(motor->adc_a));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800346a:	f107 0318 	add.w	r3, r7, #24
 800346e:	4611      	mov	r1, r2
 8003470:	4618      	mov	r0, r3
 8003472:	f7fd ffb9 	bl	80013e8 <adc_renew>
 8003476:	7e3b      	ldrb	r3, [r7, #24]
 8003478:	f083 0301 	eor.w	r3, r3, #1
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d004      	beq.n	800348c <motor_adc_renew+0x30>
 8003482:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8003486:	4b16      	ldr	r3, [pc, #88]	@ (80034e0 <motor_adc_renew+0x84>)
 8003488:	701a      	strb	r2, [r3, #0]
 800348a:	e026      	b.n	80034da <motor_adc_renew+0x7e>
    RESULT_CHECK_RET_VOID(adc_renew(motor->adc_b));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f8d3 20e4 	ldr.w	r2, [r3, #228]	@ 0xe4
 8003492:	f107 0310 	add.w	r3, r7, #16
 8003496:	4611      	mov	r1, r2
 8003498:	4618      	mov	r0, r3
 800349a:	f7fd ffa5 	bl	80013e8 <adc_renew>
 800349e:	7c3b      	ldrb	r3, [r7, #16]
 80034a0:	f083 0301 	eor.w	r3, r3, #1
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d004      	beq.n	80034b4 <motor_adc_renew+0x58>
 80034aa:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80034ae:	4b0c      	ldr	r3, [pc, #48]	@ (80034e0 <motor_adc_renew+0x84>)
 80034b0:	701a      	strb	r2, [r3, #0]
 80034b2:	e012      	b.n	80034da <motor_adc_renew+0x7e>
    RESULT_CHECK_RET_VOID(adc_renew(motor->adc_c));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80034ba:	f107 0308 	add.w	r3, r7, #8
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fd ff91 	bl	80013e8 <adc_renew>
 80034c6:	7a3b      	ldrb	r3, [r7, #8]
 80034c8:	f083 0301 	eor.w	r3, r3, #1
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <motor_adc_renew+0x7e>
 80034d2:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80034d6:	4b02      	ldr	r3, [pc, #8]	@ (80034e0 <motor_adc_renew+0x84>)
 80034d8:	701a      	strb	r2, [r3, #0]
}
 80034da:	3720      	adds	r7, #32
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	200008e4 	.word	0x200008e4

080034e4 <motor_pwm_pulse>:

void motor_pwm_pulse(MotorParameter *motor)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
    if (motor->mode_control == MOTOR_CTRL_INIT) return;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 8122 	beq.w	800373c <motor_pwm_pulse+0x258>
    RESULT_CHECK_RET_VOID(vec_ctrl_hall_angle_chk(motor));
 80034f8:	f107 0310 	add.w	r3, r7, #16
 80034fc:	6879      	ldr	r1, [r7, #4]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7ff f912 	bl	8002728 <vec_ctrl_hall_angle_chk>
 8003504:	7c3b      	ldrb	r3, [r7, #16]
 8003506:	f083 0301 	eor.w	r3, r3, #1
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b00      	cmp	r3, #0
 800350e:	d004      	beq.n	800351a <motor_pwm_pulse+0x36>
 8003510:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8003514:	4b8b      	ldr	r3, [pc, #556]	@ (8003744 <motor_pwm_pulse+0x260>)
 8003516:	701a      	strb	r2, [r3, #0]
 8003518:	e111      	b.n	800373e <motor_pwm_pulse+0x25a>
    motor->tim_it_acc++;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 8003520:	3301      	adds	r3, #1
 8003522:	b29a      	uxth	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
    if (motor->tim_it_acc >= 1000)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 8003530:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003534:	f0c0 80e7 	bcc.w	8003706 <motor_pwm_pulse+0x222>
    {
        motor->tim_it_acc = 0;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        MotorRpm rpm_set;
        switch (motor->dir_state)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8003546:	2b02      	cmp	r3, #2
 8003548:	d02a      	beq.n	80035a0 <motor_pwm_pulse+0xbc>
 800354a:	2b02      	cmp	r3, #2
 800354c:	dc42      	bgt.n	80035d4 <motor_pwm_pulse+0xf0>
 800354e:	2b00      	cmp	r3, #0
 8003550:	d002      	beq.n	8003558 <motor_pwm_pulse+0x74>
 8003552:	2b01      	cmp	r3, #1
 8003554:	d012      	beq.n	800357c <motor_pwm_pulse+0x98>
 8003556:	e03d      	b.n	80035d4 <motor_pwm_pulse+0xf0>
        {
            case MOTOR_DIR_NORMAL:
            {
                rpm_set.value = motor->rpm_reference.value;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800355c:	60fb      	str	r3, [r7, #12]
                if (motor->rpm_reference.reverse != motor->rpm_feedback.reverse)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003564:	b2da      	uxtb	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800356c:	b2db      	uxtb	r3, r3
 800356e:	429a      	cmp	r2, r3
 8003570:	d02d      	beq.n	80035ce <motor_pwm_pulse+0xea>
                    motor->dir_state = MOTOR_DIR_BRAKE_TO_ZERO;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 800357a:	e028      	b.n	80035ce <motor_pwm_pulse+0xea>
            }
            case MOTOR_DIR_BRAKE_TO_ZERO:
            {
                rpm_set.value = 0;
 800357c:	f04f 0300 	mov.w	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
                if (rpm_set.value < 10.0f)
 8003582:	edd7 7a03 	vldr	s15, [r7, #12]
 8003586:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800358a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800358e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003592:	d400      	bmi.n	8003596 <motor_pwm_pulse+0xb2>
                    motor->dir_state = MOTOR_DIR_SWITCH_DIR;
                break;
 8003594:	e01e      	b.n	80035d4 <motor_pwm_pulse+0xf0>
                    motor->dir_state = MOTOR_DIR_SWITCH_DIR;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2202      	movs	r2, #2
 800359a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 800359e:	e019      	b.n	80035d4 <motor_pwm_pulse+0xf0>
            }
            case MOTOR_DIR_SWITCH_DIR:
            {
                rpm_set.reverse = motor->rpm_reference.reverse;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	723b      	strb	r3, [r7, #8]
                rpm_set.value = motor->rpm_reference.value;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035ae:	60fb      	str	r3, [r7, #12]
                if (motor->rpm_feedback.reverse == motor->rpm_reference.reverse)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d106      	bne.n	80035d2 <motor_pwm_pulse+0xee>
                    motor->dir_state = MOTOR_DIR_NORMAL;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 80035cc:	e001      	b.n	80035d2 <motor_pwm_pulse+0xee>
                break;
 80035ce:	bf00      	nop
 80035d0:	e000      	b.n	80035d4 <motor_pwm_pulse+0xf0>
                break;
 80035d2:	bf00      	nop
            }
        }

        motor->pi_speed.reference = rpm_set.value;
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        motor->pi_speed.feedback = motor->rpm_feedback.value;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        PI_run(&motor->pi_speed);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	33ac      	adds	r3, #172	@ 0xac
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 faf7 	bl	8003be0 <PI_run>
        switch (motor->mode_rotate)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d069      	beq.n	80036d0 <motor_pwm_pulse+0x1ec>
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	dc6c      	bgt.n	80036da <motor_pwm_pulse+0x1f6>
 8003600:	2b00      	cmp	r3, #0
 8003602:	d002      	beq.n	800360a <motor_pwm_pulse+0x126>
 8003604:	2b01      	cmp	r3, #1
 8003606:	d006      	beq.n	8003616 <motor_pwm_pulse+0x132>
            case MOTOR_ROT_LOCK:
            {
                motor->pwm_duty_deg = 0.2f;
                break;
            }
            default: break;
 8003608:	e067      	b.n	80036da <motor_pwm_pulse+0x1f6>
                motor->pwm_duty_deg = 0.0f;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f04f 0200 	mov.w	r2, #0
 8003610:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc
                break;
 8003614:	e062      	b.n	80036dc <motor_pwm_pulse+0x1f8>
                motor->pwm_duty_deg += motor->pi_speed.out;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8003622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
                VAR_CLAMPF(motor->pwm_duty_deg, 0.0f, 1.0f);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 8003632:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003636:	eef4 7ac7 	vcmpe.f32	s15, s14
 800363a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800363e:	dd05      	ble.n	800364c <motor_pwm_pulse+0x168>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003646:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc
 800364a:	e00c      	b.n	8003666 <motor_pwm_pulse+0x182>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 8003652:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365a:	d504      	bpl.n	8003666 <motor_pwm_pulse+0x182>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc
                motor->pi_Iq.reference += motor->pi_speed.out * motor->tfm_duty_Iq;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	edd3 6a2d 	vldr	s13, [r3, #180]	@ 0xb4
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8003678:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800367c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                VAR_CLAMPF(motor->pi_Iq.reference, motor->pi_Iq.min, motor->pi_Iq.max);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8003692:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800369a:	dd06      	ble.n	80036aa <motor_pwm_pulse+0x1c6>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 80036a8:	e018      	b.n	80036dc <motor_pwm_pulse+0x1f8>
                VAR_CLAMPF(motor->pi_Iq.reference, motor->pi_Iq.min, motor->pi_Iq.max);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	edd3 7a4c 	vldr	s15, [r3, #304]	@ 0x130
 80036b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036be:	d400      	bmi.n	80036c2 <motor_pwm_pulse+0x1de>
                break;
 80036c0:	e00c      	b.n	80036dc <motor_pwm_pulse+0x1f8>
                VAR_CLAMPF(motor->pi_Iq.reference, motor->pi_Iq.min, motor->pi_Iq.max);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 80036ce:	e005      	b.n	80036dc <motor_pwm_pulse+0x1f8>
                motor->pwm_duty_deg = 0.2f;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a1d      	ldr	r2, [pc, #116]	@ (8003748 <motor_pwm_pulse+0x264>)
 80036d4:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc
                break;
 80036d8:	e000      	b.n	80036dc <motor_pwm_pulse+0x1f8>
            default: break;
 80036da:	bf00      	nop
        }

        motor->pi_Iq.reference = (!motor->rpm_reference.reverse) ?
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	f083 0301 	eor.w	r3, r3, #1
 80036e8:	b2db      	uxtb	r3, r3
            motor->const_h.rated_current : -motor->const_h.rated_current;
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <motor_pwm_pulse+0x212>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80036f4:	e004      	b.n	8003700 <motor_pwm_pulse+0x21c>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80036fc:	eef1 7a67 	vneg.f32	s15, s15
        motor->pi_Iq.reference = (!motor->rpm_reference.reverse) ?
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
        // motor->tfm_duty_Iq = var_clampf((motor->tfm_duty_Iq + motor->pi_speed.out), 0.15f, 0.2f);
    }
    vec_ctrl_clarke(motor);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff f834 	bl	8002774 <vec_ctrl_clarke>
    vec_ctrl_park(motor);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff f881 	bl	8002814 <vec_ctrl_park>
    vec_ctrl_pi_id_iq(motor);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff f8f8 	bl	8002908 <vec_ctrl_pi_id_iq>
    vec_ctrl_ipark(motor);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7ff f987 	bl	8002a2c <vec_ctrl_ipark>
    vec_ctrl_svgen(motor);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7ff fa06 	bl	8002b30 <vec_ctrl_svgen>
    vec_ctrl_svpwm(motor);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff fa5d 	bl	8002be4 <vec_ctrl_svpwm>
    #ifndef MOTOR_FOC_SPIN_DEBUG
    if (motor->mode_control == MOTOR_CTRL_FOC_RATED) vec_ctrl_load(motor);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003730:	2b04      	cmp	r3, #4
 8003732:	d104      	bne.n	800373e <motor_pwm_pulse+0x25a>
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f7ff fba5 	bl	8002e84 <vec_ctrl_load>
 800373a:	e000      	b.n	800373e <motor_pwm_pulse+0x25a>
    if (motor->mode_control == MOTOR_CTRL_INIT) return;
 800373c:	bf00      	nop
    #endif
}
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	200008e4 	.word	0x200008e4
 8003748:	3e4ccccd 	.word	0x3e4ccccd

0800374c <motor_stop_trigger>:

void motor_stop_trigger(MotorParameter *motor)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
    motor->stop_spin_acc = 0;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    motor->rpm_feedback.reverse = 0;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    motor->rpm_feedback.value = 0;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    motor->pi_speed.Term_i_last = 0;     // i
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    motor->pi_Iq.out = 0;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f04f 0200 	mov.w	r2, #0
 800377e:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    motor->foc_angle_acc = 0.0f;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f04f 0200 	mov.w	r2, #0
 8003788:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <motor_setup>:

static void motor_setup(MotorParameter *motor)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b08a      	sub	sp, #40	@ 0x28
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
    motor_init(motor);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7fe fd52 	bl	800224a <motor_init>
    const float32_t PWM_tim_f =
        (float32_t)*motor->const_h.PWM_tim_clk /
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	ee07 3a90 	vmov	s15, r3
 80037b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)(motor->const_h.PWM_htimx->Init.Prescaler + 1U);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	3301      	adds	r3, #1
 80037bc:	ee07 3a90 	vmov	s15, r3
 80037c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t PWM_tim_f =
 80037c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    const float32_t FOC_tim_f =
        (float32_t)*motor->const_h.IT20k_tim_clk /
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	ee07 3a90 	vmov	s15, r3
 80037d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)(motor->const_h.IT20k_htimx->Init.Prescaler + 1U);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	3301      	adds	r3, #1
 80037e2:	ee07 3a90 	vmov	s15, r3
 80037e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t FOC_tim_f =
 80037ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037ee:	edc7 7a08 	vstr	s15, [r7, #32]
    // ELE_tim_f (Hz)
    // = ELE_timer_clock / (PSC + 1)
    const float32_t ELE_tim_f =
        (float32_t)*motor->const_h.SPD_tim_clk /
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	ee07 3a90 	vmov	s15, r3
 80037fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)(motor->const_h.SPD_htimx->Init.Prescaler + 1U);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	3301      	adds	r3, #1
 8003808:	ee07 3a90 	vmov	s15, r3
 800380c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t ELE_tim_f =
 8003810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003814:	edc7 7a07 	vstr	s15, [r7, #28]
    // TIM_tim_tPWM  (/)
    // = (PSC + 1) / TIM_timer_clock
    const float32_t FOC_tim_t =
        (float32_t)(motor->const_h.IT20k_htimx->Init.Prescaler + 1U) /
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	3301      	adds	r3, #1
 8003820:	ee07 3a90 	vmov	s15, r3
 8003824:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)*motor->const_h.IT20k_tim_clk;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	ee07 3a90 	vmov	s15, r3
 8003832:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t FOC_tim_t =
 8003836:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800383a:	edc7 7a06 	vstr	s15, [r7, #24]
    // ELE_tim_t (/)
    // = (PSC + 1) / ELE_timer_clock
    const float32_t ELE_tim_t =
        (float32_t)(motor->const_h.SPD_htimx->Init.Prescaler + 1U) /
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	3301      	adds	r3, #1
 8003846:	ee07 3a90 	vmov	s15, r3
 800384a:	eef8 6a67 	vcvt.f32.u32	s13, s15
        (float32_t)*motor->const_h.SPD_tim_clk;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	ee07 3a90 	vmov	s15, r3
 8003858:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    const float32_t ELE_tim_t =
 800385c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003860:	edc7 7a05 	vstr	s15, [r7, #20]
    motor->dbg_pwm_freq = PWM_tim_f / (motor->const_h.PWM_htimx->Init.Period * 2);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	ee07 3a90 	vmov	s15, r3
 8003870:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003874:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003878:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
    motor->dbg_tim_it_freq = FOC_tim_f / motor->const_h.IT20k_htimx->Init.Period;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	ee07 3a90 	vmov	s15, r3
 800388c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003890:	edd7 6a08 	vldr	s13, [r7, #32]
 8003894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
    // ELE_tim_f / (6.0f * (float32_t)MOTOR_42BLF01_POLE / 2.0f * MOTOR_42BLF01_GEAR) * 60.0f;
    motor->tfm_rpm_fbk =
        ELE_tim_f / (float32_t)MOTOR_42BLF01_POLE * 20.0f;
 800389e:	ed97 7a07 	vldr	s14, [r7, #28]
 80038a2:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 80038a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038aa:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80038ae:	ee67 7a87 	vmul.f32	s15, s15, s14
    motor->tfm_rpm_fbk =
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
    motor->tfm_foc_it_angle_itpl =
        FOC_tim_t / ELE_tim_t * (float32_t)(motor->const_h.IT20k_htimx->Init.Period) * PI_DIV_3;
 80038b8:	edd7 6a06 	vldr	s13, [r7, #24]
 80038bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80038c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	ee07 3a90 	vmov	s15, r3
 80038ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d6:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8003ac8 <motor_setup+0x330>
 80038da:	ee67 7a87 	vmul.f32	s15, s15, s14
    motor->tfm_foc_it_angle_itpl =
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64

    ERROR_CHECK_HAL_HANDLE(HAL_ADCEx_Calibration_Start(motor->adc_a->const_h.hadcx, ADC_SINGLE_ENDED));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	217f      	movs	r1, #127	@ 0x7f
 80038ee:	4618      	mov	r0, r3
 80038f0:	f001 fcf4 	bl	80052dc <HAL_ADCEx_Calibration_Start>
 80038f4:	4603      	mov	r3, r0
 80038f6:	74fb      	strb	r3, [r7, #19]
 80038f8:	7cfb      	ldrb	r3, [r7, #19]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d005      	beq.n	800390a <motor_setup+0x172>
 80038fe:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8003902:	4b72      	ldr	r3, [pc, #456]	@ (8003acc <motor_setup+0x334>)
 8003904:	701a      	strb	r2, [r3, #0]
 8003906:	bf00      	nop
 8003908:	e7fd      	b.n	8003906 <motor_setup+0x16e>
    ERROR_CHECK_HAL_HANDLE(HAL_ADCEx_Calibration_Start(motor->adc_b->const_h.hadcx, ADC_SINGLE_ENDED));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	217f      	movs	r1, #127	@ 0x7f
 8003914:	4618      	mov	r0, r3
 8003916:	f001 fce1 	bl	80052dc <HAL_ADCEx_Calibration_Start>
 800391a:	4603      	mov	r3, r0
 800391c:	74bb      	strb	r3, [r7, #18]
 800391e:	7cbb      	ldrb	r3, [r7, #18]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <motor_setup+0x198>
 8003924:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8003928:	4b68      	ldr	r3, [pc, #416]	@ (8003acc <motor_setup+0x334>)
 800392a:	701a      	strb	r2, [r3, #0]
 800392c:	bf00      	nop
 800392e:	e7fd      	b.n	800392c <motor_setup+0x194>
    ERROR_CHECK_HAL_HANDLE(HAL_ADCEx_Calibration_Start(motor->adc_c->const_h.hadcx, ADC_SINGLE_ENDED));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	217f      	movs	r1, #127	@ 0x7f
 800393a:	4618      	mov	r0, r3
 800393c:	f001 fcce 	bl	80052dc <HAL_ADCEx_Calibration_Start>
 8003940:	4603      	mov	r3, r0
 8003942:	747b      	strb	r3, [r7, #17]
 8003944:	7c7b      	ldrb	r3, [r7, #17]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d005      	beq.n	8003956 <motor_setup+0x1be>
 800394a:	f997 2011 	ldrsb.w	r2, [r7, #17]
 800394e:	4b5f      	ldr	r3, [pc, #380]	@ (8003acc <motor_setup+0x334>)
 8003950:	701a      	strb	r2, [r3, #0]
 8003952:	bf00      	nop
 8003954:	e7fd      	b.n	8003952 <motor_setup+0x1ba>
    ERROR_CHECK_HAL_HANDLE(HAL_ADCEx_InjectedStart_IT(motor->adc_a->const_h.hadcx));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f001 fd1e 	bl	80053a0 <HAL_ADCEx_InjectedStart_IT>
 8003964:	4603      	mov	r3, r0
 8003966:	743b      	strb	r3, [r7, #16]
 8003968:	7c3b      	ldrb	r3, [r7, #16]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <motor_setup+0x1e2>
 800396e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8003972:	4b56      	ldr	r3, [pc, #344]	@ (8003acc <motor_setup+0x334>)
 8003974:	701a      	strb	r2, [r3, #0]
 8003976:	bf00      	nop
 8003978:	e7fd      	b.n	8003976 <motor_setup+0x1de>

    ERROR_CHECK_HAL_HANDLE(HAL_TIM_Base_Start_IT(motor->const_h.IT20k_htimx));
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800397e:	4618      	mov	r0, r3
 8003980:	f005 fa02 	bl	8008d88 <HAL_TIM_Base_Start_IT>
 8003984:	4603      	mov	r3, r0
 8003986:	73fb      	strb	r3, [r7, #15]
 8003988:	7bfb      	ldrb	r3, [r7, #15]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <motor_setup+0x202>
 800398e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8003992:	4b4e      	ldr	r3, [pc, #312]	@ (8003acc <motor_setup+0x334>)
 8003994:	701a      	strb	r2, [r3, #0]
 8003996:	bf00      	nop
 8003998:	e7fd      	b.n	8003996 <motor_setup+0x1fe>
    __HAL_TIM_SET_COMPARE(motor->const_h.PWM_htimx, motor->const_h.PWM_MID_TIM_CH_x,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d108      	bne.n	80039b4 <motor_setup+0x21c>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	3a01      	subs	r2, #1
 80039b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80039b2:	e03b      	b.n	8003a2c <motor_setup+0x294>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b8:	2b04      	cmp	r3, #4
 80039ba:	d108      	bne.n	80039ce <motor_setup+0x236>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	6952      	ldr	r2, [r2, #20]
 80039c6:	6812      	ldr	r2, [r2, #0]
 80039c8:	3b01      	subs	r3, #1
 80039ca:	6393      	str	r3, [r2, #56]	@ 0x38
 80039cc:	e02e      	b.n	8003a2c <motor_setup+0x294>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d108      	bne.n	80039e8 <motor_setup+0x250>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6952      	ldr	r2, [r2, #20]
 80039e0:	6812      	ldr	r2, [r2, #0]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80039e6:	e021      	b.n	8003a2c <motor_setup+0x294>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ec:	2b0c      	cmp	r3, #12
 80039ee:	d108      	bne.n	8003a02 <motor_setup+0x26a>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6952      	ldr	r2, [r2, #20]
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	3b01      	subs	r3, #1
 80039fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a00:	e014      	b.n	8003a2c <motor_setup+0x294>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	2b10      	cmp	r3, #16
 8003a08:	d108      	bne.n	8003a1c <motor_setup+0x284>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6952      	ldr	r2, [r2, #20]
 8003a14:	6812      	ldr	r2, [r2, #0]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	6493      	str	r3, [r2, #72]	@ 0x48
 8003a1a:	e007      	b.n	8003a2c <motor_setup+0x294>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6952      	ldr	r2, [r2, #20]
 8003a26:	6812      	ldr	r2, [r2, #0]
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
        motor->const_h.PWM_htimx->Init.Period - 1);
    ERROR_CHECK_HAL_HANDLE(HAL_TIM_Base_Start(motor->const_h.PWM_htimx));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f005 f947 	bl	8008cc4 <HAL_TIM_Base_Start>
 8003a36:	4603      	mov	r3, r0
 8003a38:	73bb      	strb	r3, [r7, #14]
 8003a3a:	7bbb      	ldrb	r3, [r7, #14]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d005      	beq.n	8003a4c <motor_setup+0x2b4>
 8003a40:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8003a44:	4b21      	ldr	r3, [pc, #132]	@ (8003acc <motor_setup+0x334>)
 8003a46:	701a      	strb	r2, [r3, #0]
 8003a48:	bf00      	nop
 8003a4a:	e7fd      	b.n	8003a48 <motor_setup+0x2b0>
    ERROR_CHECK_HAL_HANDLE(HAL_TIM_PWM_Start(motor->const_h.PWM_htimx, motor->const_h.PWM_MID_TIM_CH_x));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	695a      	ldr	r2, [r3, #20]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a54:	4619      	mov	r1, r3
 8003a56:	4610      	mov	r0, r2
 8003a58:	f005 faae 	bl	8008fb8 <HAL_TIM_PWM_Start>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	737b      	strb	r3, [r7, #13]
 8003a60:	7b7b      	ldrb	r3, [r7, #13]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d005      	beq.n	8003a72 <motor_setup+0x2da>
 8003a66:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8003a6a:	4b18      	ldr	r3, [pc, #96]	@ (8003acc <motor_setup+0x334>)
 8003a6c:	701a      	strb	r2, [r3, #0]
 8003a6e:	bf00      	nop
 8003a70:	e7fd      	b.n	8003a6e <motor_setup+0x2d6>
    ERROR_CHECK_HAL_HANDLE(HAL_TIM_Base_Start_IT(motor->const_h.SPD_htimx));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	4618      	mov	r0, r3
 8003a78:	f005 f986 	bl	8008d88 <HAL_TIM_Base_Start_IT>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	733b      	strb	r3, [r7, #12]
 8003a80:	7b3b      	ldrb	r3, [r7, #12]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d005      	beq.n	8003a92 <motor_setup+0x2fa>
 8003a86:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8003a8a:	4b10      	ldr	r3, [pc, #64]	@ (8003acc <motor_setup+0x334>)
 8003a8c:	701a      	strb	r2, [r3, #0]
 8003a8e:	bf00      	nop
 8003a90:	e7fd      	b.n	8003a8e <motor_setup+0x2f6>

    osDelay(1000);
 8003a92:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a96:	f007 fc03 	bl	800b2a0 <osDelay>
    adc_set_zero_point(motor_h.adc_a);
 8003a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad0 <motor_setup+0x338>)
 8003a9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7fd fccf 	bl	8001444 <adc_set_zero_point>
    adc_set_zero_point(motor_h.adc_b);
 8003aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad0 <motor_setup+0x338>)
 8003aa8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7fd fcc9 	bl	8001444 <adc_set_zero_point>
    adc_set_zero_point(motor_h.adc_c);
 8003ab2:	4b07      	ldr	r3, [pc, #28]	@ (8003ad0 <motor_setup+0x338>)
 8003ab4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fd fcc3 	bl	8001444 <adc_set_zero_point>
}
 8003abe:	bf00      	nop
 8003ac0:	3728      	adds	r7, #40	@ 0x28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	3f860a92 	.word	0x3f860a92
 8003acc:	200008e4 	.word	0x200008e4
 8003ad0:	2000005c 	.word	0x2000005c

08003ad4 <StartMotorTask>:

void StartMotorTask(void *argument)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
    motor_setup(&motor_h);
 8003adc:	480a      	ldr	r0, [pc, #40]	@ (8003b08 <StartMotorTask+0x34>)
 8003ade:	f7ff fe5b 	bl	8003798 <motor_setup>
    motor_set_speed(&motor_h, 250.0f);
 8003ae2:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003b0c <StartMotorTask+0x38>
 8003ae6:	4808      	ldr	r0, [pc, #32]	@ (8003b08 <StartMotorTask+0x34>)
 8003ae8:	f7fe fbc6 	bl	8002278 <motor_set_speed>

    motor_switch_ctrl(&motor_h, MOTOR_CTRL_180);
 8003aec:	2103      	movs	r1, #3
 8003aee:	4806      	ldr	r0, [pc, #24]	@ (8003b08 <StartMotorTask+0x34>)
 8003af0:	f7fe fc04 	bl	80022fc <motor_switch_ctrl>
    motor_hall_exti(&motor_h);
 8003af4:	4804      	ldr	r0, [pc, #16]	@ (8003b08 <StartMotorTask+0x34>)
 8003af6:	f7ff fb81 	bl	80031fc <motor_hall_exti>
    osDelay(2000);
 8003afa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003afe:	f007 fbcf 	bl	800b2a0 <osDelay>

    // motor_switch_ctrl(&motor_h, MOTOR_CTRL_FOC_RATED);
    // motor_hall_exti(&motor_h);
    StopTask();
 8003b02:	f007 fbc6 	bl	800b292 <osThreadExit>
 8003b06:	bf00      	nop
 8003b08:	2000005c 	.word	0x2000005c
 8003b0c:	437a0000 	.word	0x437a0000

08003b10 <PARK_run>:
#include "motor/park.h"

// Id = Ialpha * cos(theta) + Ibata * sin(theta)
// Iq = Ibata * cos(theta) - Ialpha * sin(theta)
inline void PARK_run(PARK *park)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
    park->Ds = (park->Alpha * park->Cos) + (park->Beta  * park->Sin);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	ed93 7a00 	vldr	s14, [r3]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	edd3 6a01 	vldr	s13, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	edd3 7a05 	vldr	s15, [r3, #20]
 8003b34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	edc3 7a03 	vstr	s15, [r3, #12]
    park->Qs = (park->Beta  * park->Cos) - (park->Alpha * park->Sin);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	edd3 6a00 	vldr	s13, [r3]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	edd3 7a05 	vldr	s15, [r3, #20]
 8003b5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <IPARK_run>:

// Valpha = Vd * cos(theta) - Vq * sin(theta)
// Vbata = Vd * sin(theta) + Vq * cos(theta)
inline void IPARK_run(IPARK *ipark)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
    ipark->Alpha = (ipark->Vdref * ipark->Cos) - (ipark->Vqref * ipark->Sin);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	ed93 7a03 	vldr	s14, [r3, #12]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003b8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	edd3 6a06 	vldr	s13, [r3, #24]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003b9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ba0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	edc3 7a00 	vstr	s15, [r3]
    ipark->Beta  = (ipark->Vdref * ipark->Sin) + (ipark->Vqref * ipark->Cos);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	ed93 7a03 	vldr	s14, [r3, #12]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003bb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	edd3 6a06 	vldr	s13, [r3, #24]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <PI_run>:
#include "motor/pi.h"
#include "motor/basic.h"

void PI_run(PI_CTRL *pi)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
    pi->Error = pi->reference - pi->feedback;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	ed93 7a00 	vldr	s14, [r3]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	edd3 7a01 	vldr	s15, [r3, #4]
 8003bf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	edc3 7a08 	vstr	s15, [r3, #32]
    pi->Term_p = pi->Kp * pi->Error;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	ed93 7a06 	vldr	s14, [r3, #24]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	edd3 7a08 	vldr	s15, [r3, #32]
 8003c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    if (pi->out == pi->out_origin)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c20:	eeb4 7a67 	vcmp.f32	s14, s15
 8003c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c28:	d110      	bne.n	8003c4c <PI_run+0x6c>
    {
        pi->Term_i = pi->Term_i_last + pi->Ki * pi->Term_p;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	edd3 6a07 	vldr	s13, [r3, #28]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8003c4a:	e003      	b.n	8003c54 <PI_run+0x74>
        // pi->Term_i = pi->Term_i_last + pi->Ki * pi->Error;
    }
    else
    {
        pi->Term_i = pi->Term_i_last;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    pi->Term_i_last = pi->Term_i;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    pi->out_origin = pi->Term_p + pi->Term_i;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	edc3 7a03 	vstr	s15, [r3, #12]
    pi->out = pi->out_origin;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68da      	ldr	r2, [r3, #12]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	609a      	str	r2, [r3, #8]
    VAR_CLAMPF(pi->out, pi->min, pi->max);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c8e:	dd04      	ble.n	8003c9a <PI_run+0xba>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	691a      	ldr	r2, [r3, #16]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	609a      	str	r2, [r3, #8]
 8003c98:	e00e      	b.n	8003cb8 <PI_run+0xd8>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	edd3 7a05 	vldr	s15, [r3, #20]
 8003ca6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cae:	d503      	bpl.n	8003cb8 <PI_run+0xd8>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	695a      	ldr	r2, [r3, #20]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	609a      	str	r2, [r3, #8]
    pi->saturation = (pi->out == pi->out_origin) ? 1 : 0;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	ed93 7a02 	vldr	s14, [r3, #8]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cc4:	eeb4 7a67 	vcmp.f32	s14, s15
 8003cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ccc:	bf0c      	ite	eq
 8003cce:	2301      	moveq	r3, #1
 8003cd0:	2300      	movne	r3, #0
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
	...

08003ce8 <SVGEN_run>:
#include "motor/svgendq.h"

// Sector 0: this is special case for (Ualpha,Ubeta) = (0,0)
inline void SVGEN_run(SVGENDQ *svgq)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
    float32_t t1 = svgq->Ualpha * 0.5f;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	edd3 7a00 	vldr	s15, [r3]
 8003cf6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003cfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cfe:	edc7 7a03 	vstr	s15, [r7, #12]
    float32_t t2 = svgq->Ubeta * SQRT3_DIV_2;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	edd3 7a01 	vldr	s15, [r3, #4]
 8003d08:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8003dac <SVGEN_run+0xc4>
 8003d0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d10:	edc7 7a02 	vstr	s15, [r7, #8]
    // Inverse clarke transformation
    svgq->Va = svgq->Ualpha;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	609a      	str	r2, [r3, #8]
    svgq->Vb = -t1 + t2;
 8003d1c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003d20:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	edc3 7a03 	vstr	s15, [r3, #12]
    svgq->Vc = -t1 - t2;
 8003d2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d32:	eeb1 7a67 	vneg.f32	s14, s15
 8003d36:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	edc3 7a04 	vstr	s15, [r3, #16]
    // 60 degree Sector determination
    svgq->Sector = 0;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	829a      	strh	r2, [r3, #20]
    if (svgq->Va > 0.0f) svgq->Sector += 4;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003d50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d58:	dd05      	ble.n	8003d66 <SVGEN_run+0x7e>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	8a9b      	ldrh	r3, [r3, #20]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	829a      	strh	r2, [r3, #20]
    if (svgq->Vb > 0.0f) svgq->Sector += 2;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d74:	dd05      	ble.n	8003d82 <SVGEN_run+0x9a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	8a9b      	ldrh	r3, [r3, #20]
 8003d7a:	3302      	adds	r3, #2
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	829a      	strh	r2, [r3, #20]
    if (svgq->Vc > 0.0f) svgq->Sector += 1;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	edd3 7a04 	vldr	s15, [r3, #16]
 8003d88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d90:	dc00      	bgt.n	8003d94 <SVGEN_run+0xac>
}
 8003d92:	e005      	b.n	8003da0 <SVGEN_run+0xb8>
    if (svgq->Vc > 0.0f) svgq->Sector += 1;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	8a9b      	ldrh	r3, [r3, #20]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	829a      	strh	r2, [r3, #20]
}
 8003da0:	bf00      	nop
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	3f5db3d7 	.word	0x3f5db3d7

08003db0 <trigo_sin_cosf>:
    .OutSize    = CORDIC_OUTSIZE_32BITS,
};
static CORDIC_ConfigTypeDef *cordic_currunt;

Result trigo_sin_cosf(float32_t theta, float32_t *sin, float32_t *cos)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b092      	sub	sp, #72	@ 0x48
 8003db4:	af02      	add	r7, sp, #8
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	ed87 0a02 	vstr	s0, [r7, #8]
 8003dbc:	6079      	str	r1, [r7, #4]
 8003dbe:	603a      	str	r2, [r7, #0]
    if (cordic_currunt != &cordic_cfg_sin_cos)
 8003dc0:	4b3b      	ldr	r3, [pc, #236]	@ (8003eb0 <trigo_sin_cosf+0x100>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a3b      	ldr	r2, [pc, #236]	@ (8003eb4 <trigo_sin_cosf+0x104>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d01a      	beq.n	8003e00 <trigo_sin_cosf+0x50>
    {
        cordic_currunt = &cordic_cfg_sin_cos;
 8003dca:	4b39      	ldr	r3, [pc, #228]	@ (8003eb0 <trigo_sin_cosf+0x100>)
 8003dcc:	4a39      	ldr	r2, [pc, #228]	@ (8003eb4 <trigo_sin_cosf+0x104>)
 8003dce:	601a      	str	r2, [r3, #0]
        ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Configure(&hcordic, cordic_currunt));
 8003dd0:	4b37      	ldr	r3, [pc, #220]	@ (8003eb0 <trigo_sin_cosf+0x100>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4838      	ldr	r0, [pc, #224]	@ (8003eb8 <trigo_sin_cosf+0x108>)
 8003dd8:	f002 f9de 	bl	8006198 <HAL_CORDIC_Configure>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8003de2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <trigo_sin_cosf+0x50>
 8003dea:	f997 103f 	ldrsb.w	r1, [r7, #63]	@ 0x3f
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	461a      	mov	r2, r3
 8003df2:	2300      	movs	r3, #0
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	6053      	str	r3, [r2, #4]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	460a      	mov	r2, r1
 8003dfc:	711a      	strb	r2, [r3, #4]
 8003dfe:	e052      	b.n	8003ea6 <trigo_sin_cosf+0xf6>
    }
    int32_t in[2];
    in[0] = (int32_t)((var_wrap_pi(theta, PI_MUL_2) / PI) * 2147483648.0f);
 8003e00:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 8003ebc <trigo_sin_cosf+0x10c>
 8003e04:	ed97 0a02 	vldr	s0, [r7, #8]
 8003e08:	f7fe f9b8 	bl	800217c <var_wrap_pi>
 8003e0c:	eeb0 7a40 	vmov.f32	s14, s0
 8003e10:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8003ec0 <trigo_sin_cosf+0x110>
 8003e14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e18:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8003ec4 <trigo_sin_cosf+0x114>
 8003e1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e24:	ee17 3a90 	vmov	r3, s15
 8003e28:	637b      	str	r3, [r7, #52]	@ 0x34
    in[1] = 0x7FFFFFFF;
 8003e2a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8003e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
    int32_t out[2];
    ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Calculate(&hcordic, in, out, 1, HAL_MAX_DELAY));
 8003e30:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8003e34:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8003e38:	f04f 33ff 	mov.w	r3, #4294967295
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	2301      	movs	r3, #1
 8003e40:	481d      	ldr	r0, [pc, #116]	@ (8003eb8 <trigo_sin_cosf+0x108>)
 8003e42:	f002 f9e5 	bl	8006210 <HAL_CORDIC_Calculate>
 8003e46:	4603      	mov	r3, r0
 8003e48:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8003e4c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00a      	beq.n	8003e6a <trigo_sin_cosf+0xba>
 8003e54:	f997 103e 	ldrsb.w	r1, [r7, #62]	@ 0x3e
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	6053      	str	r3, [r2, #4]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	460a      	mov	r2, r1
 8003e66:	711a      	strb	r2, [r3, #4]
 8003e68:	e01d      	b.n	8003ea6 <trigo_sin_cosf+0xf6>
    *sin = (float32_t)out[0] / 2147483648.0f;
 8003e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e6c:	ee07 3a90 	vmov	s15, r3
 8003e70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e74:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003ec4 <trigo_sin_cosf+0x114>
 8003e78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	edc3 7a00 	vstr	s15, [r3]
    *cos = (float32_t)out[1] / 2147483648.0f;
 8003e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e84:	ee07 3a90 	vmov	s15, r3
 8003e88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e8c:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8003ec4 <trigo_sin_cosf+0x114>
 8003e90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	edc3 7a00 	vstr	s15, [r3]
    return RESULT_OK(NULL);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	701a      	strb	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	605a      	str	r2, [r3, #4]
}
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	3740      	adds	r7, #64	@ 0x40
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000974 	.word	0x20000974
 8003eb4:	20000238 	.word	0x20000238
 8003eb8:	20000374 	.word	0x20000374
 8003ebc:	40c90fdb 	.word	0x40c90fdb
 8003ec0:	40490fdb 	.word	0x40490fdb
 8003ec4:	4f000000 	.word	0x4f000000

08003ec8 <trigo_atan>:

Result trigo_atan(float32_t x, float32_t y, float32_t *theta)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b098      	sub	sp, #96	@ 0x60
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	ed87 0a02 	vstr	s0, [r7, #8]
 8003ed4:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
    if (cordic_currunt != &cordic_cfg_atan)
 8003eda:	4b59      	ldr	r3, [pc, #356]	@ (8004040 <trigo_atan+0x178>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a59      	ldr	r2, [pc, #356]	@ (8004044 <trigo_atan+0x17c>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d01a      	beq.n	8003f1a <trigo_atan+0x52>
    {
        cordic_currunt = &cordic_cfg_atan;
 8003ee4:	4b56      	ldr	r3, [pc, #344]	@ (8004040 <trigo_atan+0x178>)
 8003ee6:	4a57      	ldr	r2, [pc, #348]	@ (8004044 <trigo_atan+0x17c>)
 8003ee8:	601a      	str	r2, [r3, #0]
        ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Configure(&hcordic, cordic_currunt));
 8003eea:	4b55      	ldr	r3, [pc, #340]	@ (8004040 <trigo_atan+0x178>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4855      	ldr	r0, [pc, #340]	@ (8004048 <trigo_atan+0x180>)
 8003ef2:	f002 f951 	bl	8006198 <HAL_CORDIC_Configure>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8003efc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00a      	beq.n	8003f1a <trigo_atan+0x52>
 8003f04:	f997 1053 	ldrsb.w	r1, [r7, #83]	@ 0x53
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	6013      	str	r3, [r2, #0]
 8003f10:	6053      	str	r3, [r2, #4]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	460a      	mov	r2, r1
 8003f16:	711a      	strb	r2, [r3, #4]
 8003f18:	e08e      	b.n	8004038 <trigo_atan+0x170>
    }
    float32_t ax = var_fabsf(x);
 8003f1a:	ed97 0a02 	vldr	s0, [r7, #8]
 8003f1e:	f7fe f97f 	bl	8002220 <var_fabsf>
 8003f22:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
    float32_t ay = var_fabsf(y);
 8003f26:	ed97 0a01 	vldr	s0, [r7, #4]
 8003f2a:	f7fe f979 	bl	8002220 <var_fabsf>
 8003f2e:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    float32_t norm = (ax > ay) ? ax : ay;
 8003f32:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003f36:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003f3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f42:	dd01      	ble.n	8003f48 <trigo_atan+0x80>
 8003f44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f46:	e000      	b.n	8003f4a <trigo_atan+0x82>
 8003f48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f4a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (norm == 0.0f) return RESULT_ERROR(RES_ERR_DIV_0);
 8003f4c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003f50:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f58:	d108      	bne.n	8003f6c <trigo_atan+0xa4>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2300      	movs	r3, #0
 8003f60:	6013      	str	r3, [r2, #0]
 8003f62:	6053      	str	r3, [r2, #4]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	220b      	movs	r2, #11
 8003f68:	711a      	strb	r2, [r3, #4]
 8003f6a:	e065      	b.n	8004038 <trigo_atan+0x170>
    x /= norm;
 8003f6c:	edd7 6a02 	vldr	s13, [r7, #8]
 8003f70:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003f74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f78:	edc7 7a02 	vstr	s15, [r7, #8]
    y /= norm;
 8003f7c:	edd7 6a01 	vldr	s13, [r7, #4]
 8003f80:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003f84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f88:	edc7 7a01 	vstr	s15, [r7, #4]
    int32_t in[2], out;
    in[0] = (int32_t)(x * 2147483648.0f);  
 8003f8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003f90:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800404c <trigo_atan+0x184>
 8003f94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f9c:	ee17 3a90 	vmov	r3, s15
 8003fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
    in[1] = (int32_t)(y * 2147483648.0f);
 8003fa2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fa6:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800404c <trigo_atan+0x184>
 8003faa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fb2:	ee17 3a90 	vmov	r3, s15
 8003fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    ERROR_CHECK_HAL_RET_RES(HAL_CORDIC_Calculate(&hcordic, in, &out, 1, HAL_MAX_DELAY));
 8003fb8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8003fbc:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8003fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	481f      	ldr	r0, [pc, #124]	@ (8004048 <trigo_atan+0x180>)
 8003fca:	f002 f921 	bl	8006210 <HAL_CORDIC_Calculate>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003fd4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00a      	beq.n	8003ff2 <trigo_atan+0x12a>
 8003fdc:	f997 1043 	ldrsb.w	r1, [r7, #67]	@ 0x43
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	6053      	str	r3, [r2, #4]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	460a      	mov	r2, r1
 8003fee:	711a      	strb	r2, [r3, #4]
 8003ff0:	e022      	b.n	8004038 <trigo_atan+0x170>
    float32_t angle = (float32_t)out / 2147483648.0f; // [-, )
 8003ff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff4:	ee07 3a90 	vmov	s15, r3
 8003ff8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ffc:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800404c <trigo_atan+0x184>
 8004000:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004004:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    if (angle < 0) angle += PI_MUL_2;
 8004008:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800400c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004014:	d507      	bpl.n	8004026 <trigo_atan+0x15e>
 8004016:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800401a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8004050 <trigo_atan+0x188>
 800401e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004022:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    *theta = angle;
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800402a:	601a      	str	r2, [r3, #0]
    return RESULT_OK(NULL);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2201      	movs	r2, #1
 8004030:	701a      	strb	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	605a      	str	r2, [r3, #4]
}
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	3758      	adds	r7, #88	@ 0x58
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	20000974 	.word	0x20000974
 8004044:	20000254 	.word	0x20000254
 8004048:	20000374 	.word	0x20000374
 800404c:	4f000000 	.word	0x4f000000
 8004050:	40c90fdb 	.word	0x40c90fdb

08004054 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004054:	480d      	ldr	r0, [pc, #52]	@ (800408c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004056:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004058:	f7fc ff7e 	bl	8000f58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800405c:	480c      	ldr	r0, [pc, #48]	@ (8004090 <LoopForever+0x6>)
  ldr r1, =_edata
 800405e:	490d      	ldr	r1, [pc, #52]	@ (8004094 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004060:	4a0d      	ldr	r2, [pc, #52]	@ (8004098 <LoopForever+0xe>)
  movs r3, #0
 8004062:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004064:	e002      	b.n	800406c <LoopCopyDataInit>

08004066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800406a:	3304      	adds	r3, #4

0800406c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800406c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800406e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004070:	d3f9      	bcc.n	8004066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004072:	4a0a      	ldr	r2, [pc, #40]	@ (800409c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004074:	4c0a      	ldr	r4, [pc, #40]	@ (80040a0 <LoopForever+0x16>)
  movs r3, #0
 8004076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004078:	e001      	b.n	800407e <LoopFillZerobss>

0800407a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800407a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800407c:	3204      	adds	r2, #4

0800407e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800407e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004080:	d3fb      	bcc.n	800407a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8004082:	f009 ff7d 	bl	800df80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004086:	f7fc fda9 	bl	8000bdc <main>

0800408a <LoopForever>:

LoopForever:
    b LoopForever
 800408a:	e7fe      	b.n	800408a <LoopForever>
  ldr   r0, =_estack
 800408c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004094:	200002e0 	.word	0x200002e0
  ldr r2, =_sidata
 8004098:	0800e284 	.word	0x0800e284
  ldr r2, =_sbss
 800409c:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 80040a0:	20002540 	.word	0x20002540

080040a4 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80040a4:	e7fe      	b.n	80040a4 <COMP1_2_3_IRQHandler>
	...

080040a8 <BSP_LED_Init>:
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	71fb      	strb	r3, [r7, #7]
 80040b2:	4b16      	ldr	r3, [pc, #88]	@ (800410c <BSP_LED_Init+0x64>)
 80040b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040b6:	4a15      	ldr	r2, [pc, #84]	@ (800410c <BSP_LED_Init+0x64>)
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040be:	4b13      	ldr	r3, [pc, #76]	@ (800410c <BSP_LED_Init+0x64>)
 80040c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	60bb      	str	r3, [r7, #8]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	2320      	movs	r3, #32
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	2301      	movs	r3, #1
 80040d0:	613b      	str	r3, [r7, #16]
 80040d2:	2300      	movs	r3, #0
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	2303      	movs	r3, #3
 80040d8:	61bb      	str	r3, [r7, #24]
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004110 <BSP_LED_Init+0x68>)
 80040de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e2:	f107 020c 	add.w	r2, r7, #12
 80040e6:	4611      	mov	r1, r2
 80040e8:	4618      	mov	r0, r3
 80040ea:	f003 fbd3 	bl	8007894 <HAL_GPIO_Init>
 80040ee:	79fb      	ldrb	r3, [r7, #7]
 80040f0:	4a07      	ldr	r2, [pc, #28]	@ (8004110 <BSP_LED_Init+0x68>)
 80040f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040f6:	2120      	movs	r1, #32
 80040f8:	2200      	movs	r2, #0
 80040fa:	4618      	mov	r0, r3
 80040fc:	f003 fd4c 	bl	8007b98 <HAL_GPIO_WritePin>
 8004100:	2300      	movs	r3, #0
 8004102:	4618      	mov	r0, r3
 8004104:	3720      	adds	r7, #32
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	40021000 	.word	0x40021000
 8004110:	20000270 	.word	0x20000270

08004114 <BSP_PB_Init>:
 8004114:	b580      	push	{r7, lr}
 8004116:	b088      	sub	sp, #32
 8004118:	af00      	add	r7, sp, #0
 800411a:	4603      	mov	r3, r0
 800411c:	460a      	mov	r2, r1
 800411e:	71fb      	strb	r3, [r7, #7]
 8004120:	4613      	mov	r3, r2
 8004122:	71bb      	strb	r3, [r7, #6]
 8004124:	4b2c      	ldr	r3, [pc, #176]	@ (80041d8 <BSP_PB_Init+0xc4>)
 8004126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004128:	4a2b      	ldr	r2, [pc, #172]	@ (80041d8 <BSP_PB_Init+0xc4>)
 800412a:	f043 0304 	orr.w	r3, r3, #4
 800412e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004130:	4b29      	ldr	r3, [pc, #164]	@ (80041d8 <BSP_PB_Init+0xc4>)
 8004132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	2302      	movs	r3, #2
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	2302      	movs	r3, #2
 8004148:	61bb      	str	r3, [r7, #24]
 800414a:	79bb      	ldrb	r3, [r7, #6]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10c      	bne.n	800416a <BSP_PB_Init+0x56>
 8004150:	2300      	movs	r3, #0
 8004152:	613b      	str	r3, [r7, #16]
 8004154:	79fb      	ldrb	r3, [r7, #7]
 8004156:	4a21      	ldr	r2, [pc, #132]	@ (80041dc <BSP_PB_Init+0xc8>)
 8004158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800415c:	f107 020c 	add.w	r2, r7, #12
 8004160:	4611      	mov	r1, r2
 8004162:	4618      	mov	r0, r3
 8004164:	f003 fb96 	bl	8007894 <HAL_GPIO_Init>
 8004168:	e031      	b.n	80041ce <BSP_PB_Init+0xba>
 800416a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800416e:	613b      	str	r3, [r7, #16]
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	4a1a      	ldr	r2, [pc, #104]	@ (80041dc <BSP_PB_Init+0xc8>)
 8004174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004178:	f107 020c 	add.w	r2, r7, #12
 800417c:	4611      	mov	r1, r2
 800417e:	4618      	mov	r0, r3
 8004180:	f003 fb88 	bl	8007894 <HAL_GPIO_Init>
 8004184:	79fb      	ldrb	r3, [r7, #7]
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	4a15      	ldr	r2, [pc, #84]	@ (80041e0 <BSP_PB_Init+0xcc>)
 800418a:	441a      	add	r2, r3
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	4915      	ldr	r1, [pc, #84]	@ (80041e4 <BSP_PB_Init+0xd0>)
 8004190:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f002 fbbd 	bl	8006916 <HAL_EXTI_GetHandle>
 800419c:	79fb      	ldrb	r3, [r7, #7]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	4a0f      	ldr	r2, [pc, #60]	@ (80041e0 <BSP_PB_Init+0xcc>)
 80041a2:	1898      	adds	r0, r3, r2
 80041a4:	79fb      	ldrb	r3, [r7, #7]
 80041a6:	4a10      	ldr	r2, [pc, #64]	@ (80041e8 <BSP_PB_Init+0xd4>)
 80041a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ac:	461a      	mov	r2, r3
 80041ae:	2100      	movs	r1, #0
 80041b0:	f002 fb94 	bl	80068dc <HAL_EXTI_RegisterCallback>
 80041b4:	2028      	movs	r0, #40	@ 0x28
 80041b6:	79fb      	ldrb	r3, [r7, #7]
 80041b8:	4a0c      	ldr	r2, [pc, #48]	@ (80041ec <BSP_PB_Init+0xd8>)
 80041ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041be:	2200      	movs	r2, #0
 80041c0:	4619      	mov	r1, r3
 80041c2:	f002 f9a9 	bl	8006518 <HAL_NVIC_SetPriority>
 80041c6:	2328      	movs	r3, #40	@ 0x28
 80041c8:	4618      	mov	r0, r3
 80041ca:	f002 f9bf 	bl	800654c <HAL_NVIC_EnableIRQ>
 80041ce:	2300      	movs	r3, #0
 80041d0:	4618      	mov	r0, r3
 80041d2:	3720      	adds	r7, #32
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40021000 	.word	0x40021000
 80041dc:	20000274 	.word	0x20000274
 80041e0:	20000978 	.word	0x20000978
 80041e4:	0800e248 	.word	0x0800e248
 80041e8:	2000027c 	.word	0x2000027c
 80041ec:	20000280 	.word	0x20000280

080041f0 <BSP_PB_IRQHandler>:
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	71fb      	strb	r3, [r7, #7]
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	00db      	lsls	r3, r3, #3
 80041fe:	4a04      	ldr	r2, [pc, #16]	@ (8004210 <BSP_PB_IRQHandler+0x20>)
 8004200:	4413      	add	r3, r2
 8004202:	4618      	mov	r0, r3
 8004204:	f002 fb9c 	bl	8006940 <HAL_EXTI_IRQHandler>
 8004208:	bf00      	nop
 800420a:	3708      	adds	r7, #8
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	20000978 	.word	0x20000978

08004214 <BSP_PB_Callback>:
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	71fb      	strb	r3, [r7, #7]
 800421e:	bf00      	nop
 8004220:	370c      	adds	r7, #12
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
	...

0800422c <BSP_COM_Init>:
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	4603      	mov	r3, r0
 8004234:	6039      	str	r1, [r7, #0]
 8004236:	71fb      	strb	r3, [r7, #7]
 8004238:	2300      	movs	r3, #0
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	79fb      	ldrb	r3, [r7, #7]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d903      	bls.n	800424a <BSP_COM_Init+0x1e>
 8004242:	f06f 0301 	mvn.w	r3, #1
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	e018      	b.n	800427c <BSP_COM_Init+0x50>
 800424a:	79fb      	ldrb	r3, [r7, #7]
 800424c:	2294      	movs	r2, #148	@ 0x94
 800424e:	fb02 f303 	mul.w	r3, r2, r3
 8004252:	4a0d      	ldr	r2, [pc, #52]	@ (8004288 <BSP_COM_Init+0x5c>)
 8004254:	4413      	add	r3, r2
 8004256:	4618      	mov	r0, r3
 8004258:	f000 f852 	bl	8004300 <COM1_MspInit>
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	2294      	movs	r2, #148	@ 0x94
 8004260:	fb02 f303 	mul.w	r3, r2, r3
 8004264:	4a08      	ldr	r2, [pc, #32]	@ (8004288 <BSP_COM_Init+0x5c>)
 8004266:	4413      	add	r3, r2
 8004268:	6839      	ldr	r1, [r7, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	f000 f80e 	bl	800428c <MX_LPUART1_Init>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d002      	beq.n	800427c <BSP_COM_Init+0x50>
 8004276:	f06f 0303 	mvn.w	r3, #3
 800427a:	e000      	b.n	800427e <BSP_COM_Init+0x52>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	4618      	mov	r0, r3
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20000980 	.word	0x20000980

0800428c <MX_LPUART1_Init>:
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
 8004296:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <MX_LPUART1_Init+0x60>)
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	605a      	str	r2, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	220c      	movs	r2, #12
 80042aa:	615a      	str	r2, [r3, #20]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	895b      	ldrh	r3, [r3, #10]
 80042b0:	461a      	mov	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	611a      	str	r2, [r3, #16]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	609a      	str	r2, [r3, #8]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	891b      	ldrh	r3, [r3, #8]
 80042c2:	461a      	mov	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	60da      	str	r2, [r3, #12]
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	899b      	ldrh	r3, [r3, #12]
 80042cc:	461a      	mov	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	619a      	str	r2, [r3, #24]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80042d8:	61da      	str	r2, [r3, #28]
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f006 f95e 	bl	800a59c <HAL_UART_Init>
 80042e0:	4603      	mov	r3, r0
 80042e2:	4618      	mov	r0, r3
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	20000278 	.word	0x20000278

080042f0 <BUTTON_USER_EXTI_Callback>:
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	2000      	movs	r0, #0
 80042f6:	f7ff ff8d 	bl	8004214 <BSP_PB_Callback>
 80042fa:	bf00      	nop
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <COM1_MspInit>:
 8004300:	b580      	push	{r7, lr}
 8004302:	b08a      	sub	sp, #40	@ 0x28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	4b22      	ldr	r3, [pc, #136]	@ (8004394 <COM1_MspInit+0x94>)
 800430a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800430c:	4a21      	ldr	r2, [pc, #132]	@ (8004394 <COM1_MspInit+0x94>)
 800430e:	f043 0301 	orr.w	r3, r3, #1
 8004312:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004314:	4b1f      	ldr	r3, [pc, #124]	@ (8004394 <COM1_MspInit+0x94>)
 8004316:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	613b      	str	r3, [r7, #16]
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	4b1c      	ldr	r3, [pc, #112]	@ (8004394 <COM1_MspInit+0x94>)
 8004322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004324:	4a1b      	ldr	r2, [pc, #108]	@ (8004394 <COM1_MspInit+0x94>)
 8004326:	f043 0301 	orr.w	r3, r3, #1
 800432a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800432c:	4b19      	ldr	r3, [pc, #100]	@ (8004394 <COM1_MspInit+0x94>)
 800432e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	60fb      	str	r3, [r7, #12]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	4b16      	ldr	r3, [pc, #88]	@ (8004394 <COM1_MspInit+0x94>)
 800433a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433c:	4a15      	ldr	r2, [pc, #84]	@ (8004394 <COM1_MspInit+0x94>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8004344:	4b13      	ldr	r3, [pc, #76]	@ (8004394 <COM1_MspInit+0x94>)
 8004346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	60bb      	str	r3, [r7, #8]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	2304      	movs	r3, #4
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	2302      	movs	r3, #2
 8004356:	61bb      	str	r3, [r7, #24]
 8004358:	2302      	movs	r3, #2
 800435a:	623b      	str	r3, [r7, #32]
 800435c:	2301      	movs	r3, #1
 800435e:	61fb      	str	r3, [r7, #28]
 8004360:	230c      	movs	r3, #12
 8004362:	627b      	str	r3, [r7, #36]	@ 0x24
 8004364:	f107 0314 	add.w	r3, r7, #20
 8004368:	4619      	mov	r1, r3
 800436a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800436e:	f003 fa91 	bl	8007894 <HAL_GPIO_Init>
 8004372:	2308      	movs	r3, #8
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	2302      	movs	r3, #2
 8004378:	61bb      	str	r3, [r7, #24]
 800437a:	230c      	movs	r3, #12
 800437c:	627b      	str	r3, [r7, #36]	@ 0x24
 800437e:	f107 0314 	add.w	r3, r7, #20
 8004382:	4619      	mov	r1, r3
 8004384:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004388:	f003 fa84 	bl	8007894 <HAL_GPIO_Init>
 800438c:	bf00      	nop
 800438e:	3728      	adds	r7, #40	@ 0x28
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40021000 	.word	0x40021000

08004398 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800439e:	2300      	movs	r3, #0
 80043a0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043a2:	2003      	movs	r0, #3
 80043a4:	f002 f8ad 	bl	8006502 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043a8:	200f      	movs	r0, #15
 80043aa:	f7fc fce9 	bl	8000d80 <HAL_InitTick>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	71fb      	strb	r3, [r7, #7]
 80043b8:	e001      	b.n	80043be <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80043ba:	f7fc fcb7 	bl	8000d2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80043be:	79fb      	ldrb	r3, [r7, #7]

}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043cc:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <HAL_IncTick+0x1c>)
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	4b05      	ldr	r3, [pc, #20]	@ (80043e8 <HAL_IncTick+0x20>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4413      	add	r3, r2
 80043d6:	4a03      	ldr	r2, [pc, #12]	@ (80043e4 <HAL_IncTick+0x1c>)
 80043d8:	6013      	str	r3, [r2, #0]
}
 80043da:	bf00      	nop
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr
 80043e4:	20000a14 	.word	0x20000a14
 80043e8:	20000288 	.word	0x20000288

080043ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  return uwTick;
 80043f0:	4b03      	ldr	r3, [pc, #12]	@ (8004400 <HAL_GetTick+0x14>)
 80043f2:	681b      	ldr	r3, [r3, #0]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	20000a14 	.word	0x20000a14

08004404 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	609a      	str	r2, [r3, #8]
}
 800441e:	bf00      	nop
 8004420:	370c      	adds	r7, #12
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr

0800442a <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800442a:	b480      	push	{r7}
 800442c:	b083      	sub	sp, #12
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800443a:	4618      	mov	r0, r3
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800445a:	2301      	movs	r3, #1
 800445c:	e000      	b.n	8004460 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004478:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr

08004492 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 031f 	and.w	r3, r3, #31
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80044be:	4618      	mov	r0, r3
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80044da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6093      	str	r3, [r2, #8]
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004502:	d101      	bne.n	8004508 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004504:	2301      	movs	r3, #1
 8004506:	e000      	b.n	800450a <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004526:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800452a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800453e:	b480      	push	{r7}
 8004540:	b083      	sub	sp, #12
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800454e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004552:	d101      	bne.n	8004558 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	370c      	adds	r7, #12
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr

08004566 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004576:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800457a:	f043 0201 	orr.w	r2, r3, #1
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr

0800458e <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800458e:	b480      	push	{r7}
 8004590:	b083      	sub	sp, #12
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800459e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045a2:	f043 0202 	orr.w	r2, r3, #2
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80045aa:	bf00      	nop
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr

080045b6 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80045b6:	b480      	push	{r7}
 80045b8:	b083      	sub	sp, #12
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <LL_ADC_IsEnabled+0x18>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <LL_ADC_IsEnabled+0x1a>
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d101      	bne.n	80045f4 <LL_ADC_IsDisableOngoing+0x18>
 80045f0:	2301      	movs	r3, #1
 80045f2:	e000      	b.n	80045f6 <LL_ADC_IsDisableOngoing+0x1a>
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr

08004602 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004602:	b480      	push	{r7}
 8004604:	b083      	sub	sp, #12
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 0304 	and.w	r3, r3, #4
 8004612:	2b04      	cmp	r3, #4
 8004614:	d101      	bne.n	800461a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f003 0308 	and.w	r3, r3, #8
 8004638:	2b08      	cmp	r3, #8
 800463a:	d101      	bne.n	8004640 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800463c:	2301      	movs	r3, #1
 800463e:	e000      	b.n	8004642 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
	...

08004650 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004650:	b590      	push	{r4, r7, lr}
 8004652:	b089      	sub	sp, #36	@ 0x24
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004658:	2300      	movs	r3, #0
 800465a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800465c:	2300      	movs	r3, #0
 800465e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e167      	b.n	800493a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004674:	2b00      	cmp	r3, #0
 8004676:	d109      	bne.n	800468c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f7fc f80d 	bl	8000698 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4618      	mov	r0, r3
 8004692:	f7ff ff2c 	bl	80044ee <LL_ADC_IsDeepPowerDownEnabled>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d004      	beq.n	80046a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff ff12 	bl	80044ca <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7ff ff47 	bl	800453e <LL_ADC_IsInternalRegulatorEnabled>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d115      	bne.n	80046e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff ff2b 	bl	8004516 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004944 <HAL_ADC_Init+0x2f4>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	099b      	lsrs	r3, r3, #6
 80046c6:	4aa0      	ldr	r2, [pc, #640]	@ (8004948 <HAL_ADC_Init+0x2f8>)
 80046c8:	fba2 2303 	umull	r2, r3, r2, r3
 80046cc:	099b      	lsrs	r3, r3, #6
 80046ce:	3301      	adds	r3, #1
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046d4:	e002      	b.n	80046dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	3b01      	subs	r3, #1
 80046da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1f9      	bne.n	80046d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7ff ff29 	bl	800453e <LL_ADC_IsInternalRegulatorEnabled>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10d      	bne.n	800470e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f6:	f043 0210 	orr.w	r2, r3, #16
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004702:	f043 0201 	orr.w	r2, r3, #1
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f7ff ff75 	bl	8004602 <LL_ADC_REG_IsConversionOngoing>
 8004718:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471e:	f003 0310 	and.w	r3, r3, #16
 8004722:	2b00      	cmp	r3, #0
 8004724:	f040 8100 	bne.w	8004928 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	2b00      	cmp	r3, #0
 800472c:	f040 80fc 	bne.w	8004928 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004734:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004738:	f043 0202 	orr.w	r2, r3, #2
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff ff36 	bl	80045b6 <LL_ADC_IsEnabled>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d111      	bne.n	8004774 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004750:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004754:	f7ff ff2f 	bl	80045b6 <LL_ADC_IsEnabled>
 8004758:	4604      	mov	r4, r0
 800475a:	487c      	ldr	r0, [pc, #496]	@ (800494c <HAL_ADC_Init+0x2fc>)
 800475c:	f7ff ff2b 	bl	80045b6 <LL_ADC_IsEnabled>
 8004760:	4603      	mov	r3, r0
 8004762:	4323      	orrs	r3, r4
 8004764:	2b00      	cmp	r3, #0
 8004766:	d105      	bne.n	8004774 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	4619      	mov	r1, r3
 800476e:	4878      	ldr	r0, [pc, #480]	@ (8004950 <HAL_ADC_Init+0x300>)
 8004770:	f7ff fe48 	bl	8004404 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	7f5b      	ldrb	r3, [r3, #29]
 8004778:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800477e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004784:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800478a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004792:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004794:	4313      	orrs	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d106      	bne.n	80047b0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a6:	3b01      	subs	r3, #1
 80047a8:	045b      	lsls	r3, r3, #17
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d009      	beq.n	80047cc <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047bc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	4b60      	ldr	r3, [pc, #384]	@ (8004954 <HAL_ADC_Init+0x304>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6812      	ldr	r2, [r2, #0]
 80047da:	69b9      	ldr	r1, [r7, #24]
 80047dc:	430b      	orrs	r3, r1
 80047de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7ff ff14 	bl	8004628 <LL_ADC_INJ_IsConversionOngoing>
 8004800:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d16d      	bne.n	80048e4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d16a      	bne.n	80048e4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004812:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800481a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800481c:	4313      	orrs	r3, r2
 800481e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800482a:	f023 0302 	bic.w	r3, r3, #2
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	6812      	ldr	r2, [r2, #0]
 8004832:	69b9      	ldr	r1, [r7, #24]
 8004834:	430b      	orrs	r3, r1
 8004836:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d017      	beq.n	8004870 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	691a      	ldr	r2, [r3, #16]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800484e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004858:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800485c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6911      	ldr	r1, [r2, #16]
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	430b      	orrs	r3, r1
 800486a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800486e:	e013      	b.n	8004898 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	691a      	ldr	r2, [r3, #16]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800487e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6812      	ldr	r2, [r2, #0]
 800488c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004890:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004894:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d118      	bne.n	80048d4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80048ac:	f023 0304 	bic.w	r3, r3, #4
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80048b8:	4311      	orrs	r1, r2
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80048be:	4311      	orrs	r1, r2
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048c4:	430a      	orrs	r2, r1
 80048c6:	431a      	orrs	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	611a      	str	r2, [r3, #16]
 80048d2:	e007      	b.n	80048e4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	691a      	ldr	r2, [r3, #16]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 0201 	bic.w	r2, r2, #1
 80048e2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d10c      	bne.n	8004906 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f2:	f023 010f 	bic.w	r1, r3, #15
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	1e5a      	subs	r2, r3, #1
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	430a      	orrs	r2, r1
 8004902:	631a      	str	r2, [r3, #48]	@ 0x30
 8004904:	e007      	b.n	8004916 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 020f 	bic.w	r2, r2, #15
 8004914:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491a:	f023 0303 	bic.w	r3, r3, #3
 800491e:	f043 0201 	orr.w	r2, r3, #1
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004926:	e007      	b.n	8004938 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800492c:	f043 0210 	orr.w	r2, r3, #16
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004938:	7ffb      	ldrb	r3, [r7, #31]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3724      	adds	r7, #36	@ 0x24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd90      	pop	{r4, r7, pc}
 8004942:	bf00      	nop
 8004944:	20000000 	.word	0x20000000
 8004948:	053e2d63 	.word	0x053e2d63
 800494c:	50000100 	.word	0x50000100
 8004950:	50000300 	.word	0x50000300
 8004954:	fff04007 	.word	0xfff04007

08004958 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08a      	sub	sp, #40	@ 0x28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004974:	4883      	ldr	r0, [pc, #524]	@ (8004b84 <HAL_ADC_IRQHandler+0x22c>)
 8004976:	f7ff fd8c 	bl	8004492 <LL_ADC_GetMultimode>
 800497a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d017      	beq.n	80049b6 <HAL_ADC_IRQHandler+0x5e>
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d012      	beq.n	80049b6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004994:	f003 0310 	and.w	r3, r3, #16
 8004998:	2b00      	cmp	r3, #0
 800499a:	d105      	bne.n	80049a8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fe35 	bl	8005618 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2202      	movs	r2, #2
 80049b4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d004      	beq.n	80049ca <HAL_ADC_IRQHandler+0x72>
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	f003 0304 	and.w	r3, r3, #4
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10a      	bne.n	80049e0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 8085 	beq.w	8004ae0 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	f003 0308 	and.w	r3, r3, #8
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d07f      	beq.n	8004ae0 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e4:	f003 0310 	and.w	r3, r3, #16
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d105      	bne.n	80049f8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff fd22 	bl	8004446 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d064      	beq.n	8004ad2 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a5e      	ldr	r2, [pc, #376]	@ (8004b88 <HAL_ADC_IRQHandler+0x230>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d002      	beq.n	8004a18 <HAL_ADC_IRQHandler+0xc0>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	e001      	b.n	8004a1c <HAL_ADC_IRQHandler+0xc4>
 8004a18:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	6812      	ldr	r2, [r2, #0]
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d008      	beq.n	8004a36 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d005      	beq.n	8004a36 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	2b05      	cmp	r3, #5
 8004a2e:	d002      	beq.n	8004a36 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	2b09      	cmp	r3, #9
 8004a34:	d104      	bne.n	8004a40 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	623b      	str	r3, [r7, #32]
 8004a3e:	e00d      	b.n	8004a5c <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a50      	ldr	r2, [pc, #320]	@ (8004b88 <HAL_ADC_IRQHandler+0x230>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d002      	beq.n	8004a50 <HAL_ADC_IRQHandler+0xf8>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	e001      	b.n	8004a54 <HAL_ADC_IRQHandler+0xfc>
 8004a50:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a54:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d135      	bne.n	8004ad2 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0308 	and.w	r3, r3, #8
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d12e      	bne.n	8004ad2 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff fdc2 	bl	8004602 <LL_ADC_REG_IsConversionOngoing>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d11a      	bne.n	8004aba <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f022 020c 	bic.w	r2, r2, #12
 8004a92:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d112      	bne.n	8004ad2 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab0:	f043 0201 	orr.w	r2, r3, #1
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ab8:	e00b      	b.n	8004ad2 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004abe:	f043 0210 	orr.w	r2, r3, #16
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aca:	f043 0201 	orr.w	r2, r3, #1
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f95a 	bl	8004d8c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	220c      	movs	r2, #12
 8004ade:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d004      	beq.n	8004af4 <HAL_ADC_IRQHandler+0x19c>
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f003 0320 	and.w	r3, r3, #32
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10b      	bne.n	8004b0c <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f000 809e 	beq.w	8004c3c <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8098 	beq.w	8004c3c <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b10:	f003 0310 	and.w	r3, r3, #16
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d105      	bne.n	8004b24 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b1c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7ff fc9f 	bl	800446c <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004b2e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff fc86 	bl	8004446 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004b3a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a11      	ldr	r2, [pc, #68]	@ (8004b88 <HAL_ADC_IRQHandler+0x230>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d002      	beq.n	8004b4c <HAL_ADC_IRQHandler+0x1f4>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	e001      	b.n	8004b50 <HAL_ADC_IRQHandler+0x1f8>
 8004b4c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d008      	beq.n	8004b6a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d005      	beq.n	8004b6a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2b06      	cmp	r3, #6
 8004b62:	d002      	beq.n	8004b6a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	2b07      	cmp	r3, #7
 8004b68:	d104      	bne.n	8004b74 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	623b      	str	r3, [r7, #32]
 8004b72:	e011      	b.n	8004b98 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a03      	ldr	r2, [pc, #12]	@ (8004b88 <HAL_ADC_IRQHandler+0x230>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d006      	beq.n	8004b8c <HAL_ADC_IRQHandler+0x234>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	e005      	b.n	8004b90 <HAL_ADC_IRQHandler+0x238>
 8004b84:	50000300 	.word	0x50000300
 8004b88:	50000100 	.word	0x50000100
 8004b8c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004b90:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d047      	beq.n	8004c2e <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004b9e:	6a3b      	ldr	r3, [r7, #32]
 8004ba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d007      	beq.n	8004bb8 <HAL_ADC_IRQHandler+0x260>
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d03f      	beq.n	8004c2e <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d13a      	bne.n	8004c2e <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc2:	2b40      	cmp	r3, #64	@ 0x40
 8004bc4:	d133      	bne.n	8004c2e <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d12e      	bne.n	8004c2e <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff fd27 	bl	8004628 <LL_ADC_INJ_IsConversionOngoing>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d11a      	bne.n	8004c16 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685a      	ldr	r2, [r3, #4]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004bee:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d112      	bne.n	8004c2e <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c0c:	f043 0201 	orr.w	r2, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c14:	e00b      	b.n	8004c2e <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c1a:	f043 0210 	orr.w	r2, r3, #16
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c26:	f043 0201 	orr.w	r2, r3, #1
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7fd f9ac 	bl	8001f8c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2260      	movs	r2, #96	@ 0x60
 8004c3a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d011      	beq.n	8004c6a <HAL_ADC_IRQHandler+0x312>
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00c      	beq.n	8004c6a <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f89f 	bl	8004da0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2280      	movs	r2, #128	@ 0x80
 8004c68:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d012      	beq.n	8004c9a <HAL_ADC_IRQHandler+0x342>
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00d      	beq.n	8004c9a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c82:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 fcb0 	bl	80055f0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c98:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d012      	beq.n	8004cca <HAL_ADC_IRQHandler+0x372>
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00d      	beq.n	8004cca <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fca2 	bl	8005604 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cc8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	f003 0310 	and.w	r3, r3, #16
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d036      	beq.n	8004d42 <HAL_ADC_IRQHandler+0x3ea>
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	f003 0310 	and.w	r3, r3, #16
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d031      	beq.n	8004d42 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d102      	bne.n	8004cec <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cea:	e014      	b.n	8004d16 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d008      	beq.n	8004d04 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004cf2:	4825      	ldr	r0, [pc, #148]	@ (8004d88 <HAL_ADC_IRQHandler+0x430>)
 8004cf4:	f7ff fbdb 	bl	80044ae <LL_ADC_GetMultiDMATransfer>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00b      	beq.n	8004d16 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d02:	e008      	b.n	8004d16 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004d12:	2301      	movs	r3, #1
 8004d14:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d10e      	bne.n	8004d3a <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d20:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d2c:	f043 0202 	orr.w	r2, r3, #2
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f83d 	bl	8004db4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2210      	movs	r2, #16
 8004d40:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d018      	beq.n	8004d7e <HAL_ADC_IRQHandler+0x426>
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d013      	beq.n	8004d7e <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d5a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d66:	f043 0208 	orr.w	r2, r3, #8
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d76:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fc2f 	bl	80055dc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004d7e:	bf00      	nop
 8004d80:	3728      	adds	r7, #40	@ 0x28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	50000300 	.word	0x50000300

08004d8c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7ff fbec 	bl	80045b6 <LL_ADC_IsEnabled>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d169      	bne.n	8004eb8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689a      	ldr	r2, [r3, #8]
 8004dea:	4b36      	ldr	r3, [pc, #216]	@ (8004ec4 <ADC_Enable+0xfc>)
 8004dec:	4013      	ands	r3, r2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00d      	beq.n	8004e0e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004df6:	f043 0210 	orr.w	r2, r3, #16
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e02:	f043 0201 	orr.w	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e055      	b.n	8004eba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7ff fba7 	bl	8004566 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004e18:	482b      	ldr	r0, [pc, #172]	@ (8004ec8 <ADC_Enable+0x100>)
 8004e1a:	f7ff fb06 	bl	800442a <LL_ADC_GetCommonPathInternalCh>
 8004e1e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004e20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d013      	beq.n	8004e50 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e28:	4b28      	ldr	r3, [pc, #160]	@ (8004ecc <ADC_Enable+0x104>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	099b      	lsrs	r3, r3, #6
 8004e2e:	4a28      	ldr	r2, [pc, #160]	@ (8004ed0 <ADC_Enable+0x108>)
 8004e30:	fba2 2303 	umull	r2, r3, r2, r3
 8004e34:	099b      	lsrs	r3, r3, #6
 8004e36:	1c5a      	adds	r2, r3, #1
 8004e38:	4613      	mov	r3, r2
 8004e3a:	005b      	lsls	r3, r3, #1
 8004e3c:	4413      	add	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004e42:	e002      	b.n	8004e4a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	3b01      	subs	r3, #1
 8004e48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1f9      	bne.n	8004e44 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004e50:	f7ff facc 	bl	80043ec <HAL_GetTick>
 8004e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e56:	e028      	b.n	8004eaa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7ff fbaa 	bl	80045b6 <LL_ADC_IsEnabled>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d104      	bne.n	8004e72 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff fb7a 	bl	8004566 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004e72:	f7ff fabb 	bl	80043ec <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d914      	bls.n	8004eaa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d00d      	beq.n	8004eaa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e92:	f043 0210 	orr.w	r2, r3, #16
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e9e:	f043 0201 	orr.w	r2, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e007      	b.n	8004eba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d1cf      	bne.n	8004e58 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	8000003f 	.word	0x8000003f
 8004ec8:	50000300 	.word	0x50000300
 8004ecc:	20000000 	.word	0x20000000
 8004ed0:	053e2d63 	.word	0x053e2d63

08004ed4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7ff fb7b 	bl	80045dc <LL_ADC_IsDisableOngoing>
 8004ee6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff fb62 	bl	80045b6 <LL_ADC_IsEnabled>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d047      	beq.n	8004f88 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d144      	bne.n	8004f88 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f003 030d 	and.w	r3, r3, #13
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d10c      	bne.n	8004f26 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4618      	mov	r0, r3
 8004f12:	f7ff fb3c 	bl	800458e <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2203      	movs	r2, #3
 8004f1c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004f1e:	f7ff fa65 	bl	80043ec <HAL_GetTick>
 8004f22:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004f24:	e029      	b.n	8004f7a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f2a:	f043 0210 	orr.w	r2, r3, #16
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f36:	f043 0201 	orr.w	r2, r3, #1
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e023      	b.n	8004f8a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004f42:	f7ff fa53 	bl	80043ec <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d914      	bls.n	8004f7a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00d      	beq.n	8004f7a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f62:	f043 0210 	orr.w	r2, r3, #16
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f6e:	f043 0201 	orr.w	r2, r3, #1
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e007      	b.n	8004f8a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1dc      	bne.n	8004f42 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <LL_ADC_SetCommonPathInternalCh>:
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
 8004f9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	609a      	str	r2, [r3, #8]
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <LL_ADC_GetCommonPathInternalCh>:
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <LL_ADC_SetOffset>:
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
 8004fe0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3360      	adds	r3, #96	@ 0x60
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	4b08      	ldr	r3, [pc, #32]	@ (8005018 <LL_ADC_SetOffset+0x44>)
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	430a      	orrs	r2, r1
 8005002:	4313      	orrs	r3, r2
 8005004:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	601a      	str	r2, [r3, #0]
}
 800500c:	bf00      	nop
 800500e:	371c      	adds	r7, #28
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	03fff000 	.word	0x03fff000

0800501c <LL_ADC_GetOffsetChannel>:
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	3360      	adds	r3, #96	@ 0x60
 800502a:	461a      	mov	r2, r3
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800503c:	4618      	mov	r0, r3
 800503e:	3714      	adds	r7, #20
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <LL_ADC_SetOffsetState>:
{
 8005048:	b480      	push	{r7}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	3360      	adds	r3, #96	@ 0x60
 8005058:	461a      	mov	r2, r3
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	431a      	orrs	r2, r3
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	601a      	str	r2, [r3, #0]
}
 8005072:	bf00      	nop
 8005074:	371c      	adds	r7, #28
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr

0800507e <LL_ADC_SetOffsetSign>:
{
 800507e:	b480      	push	{r7}
 8005080:	b087      	sub	sp, #28
 8005082:	af00      	add	r7, sp, #0
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	3360      	adds	r3, #96	@ 0x60
 800508e:	461a      	mov	r2, r3
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	4413      	add	r3, r2
 8005096:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	431a      	orrs	r2, r3
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	601a      	str	r2, [r3, #0]
}
 80050a8:	bf00      	nop
 80050aa:	371c      	adds	r7, #28
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <LL_ADC_SetOffsetSaturation>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	b087      	sub	sp, #28
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	3360      	adds	r3, #96	@ 0x60
 80050c4:	461a      	mov	r2, r3
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	4413      	add	r3, r2
 80050cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	431a      	orrs	r2, r3
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	601a      	str	r2, [r3, #0]
}
 80050de:	bf00      	nop
 80050e0:	371c      	adds	r7, #28
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <LL_ADC_SetSamplingTimeCommonConfig>:
{
 80050ea:	b480      	push	{r7}
 80050ec:	b083      	sub	sp, #12
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	615a      	str	r2, [r3, #20]
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <LL_ADC_INJ_GetTrigAuto>:
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8005120:	4618      	mov	r0, r3
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <LL_ADC_SetChannelSamplingTime>:
{
 800512c:	b480      	push	{r7}
 800512e:	b087      	sub	sp, #28
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3314      	adds	r3, #20
 800513c:	461a      	mov	r2, r3
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	0e5b      	lsrs	r3, r3, #25
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	4413      	add	r3, r2
 800514a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	0d1b      	lsrs	r3, r3, #20
 8005154:	f003 031f 	and.w	r3, r3, #31
 8005158:	2107      	movs	r1, #7
 800515a:	fa01 f303 	lsl.w	r3, r1, r3
 800515e:	43db      	mvns	r3, r3
 8005160:	401a      	ands	r2, r3
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	0d1b      	lsrs	r3, r3, #20
 8005166:	f003 031f 	and.w	r3, r3, #31
 800516a:	6879      	ldr	r1, [r7, #4]
 800516c:	fa01 f303 	lsl.w	r3, r1, r3
 8005170:	431a      	orrs	r2, r3
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	601a      	str	r2, [r3, #0]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
	...

08005184 <LL_ADC_SetChannelSingleDiff>:
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800519c:	43db      	mvns	r3, r3
 800519e:	401a      	ands	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f003 0318 	and.w	r3, r3, #24
 80051a6:	4908      	ldr	r1, [pc, #32]	@ (80051c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80051a8:	40d9      	lsrs	r1, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	400b      	ands	r3, r1
 80051ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051b2:	431a      	orrs	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80051ba:	bf00      	nop
 80051bc:	3714      	adds	r7, #20
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	0007ffff 	.word	0x0007ffff

080051cc <LL_ADC_GetMultimode>:
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f003 031f 	and.w	r3, r3, #31
}
 80051dc:	4618      	mov	r0, r3
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <LL_ADC_IsEnabled>:
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <LL_ADC_IsEnabled+0x18>
 80051fc:	2301      	movs	r3, #1
 80051fe:	e000      	b.n	8005202 <LL_ADC_IsEnabled+0x1a>
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr

0800520e <LL_ADC_StartCalibration>:
{
 800520e:	b480      	push	{r7}
 8005210:	b083      	sub	sp, #12
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
 8005216:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005220:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800522a:	4313      	orrs	r3, r2
 800522c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	609a      	str	r2, [r3, #8]
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <LL_ADC_IsCalibrationOnGoing>:
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005250:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005254:	d101      	bne.n	800525a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005256:	2301      	movs	r3, #1
 8005258:	e000      	b.n	800525c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <LL_ADC_REG_IsConversionOngoing>:
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	2b04      	cmp	r3, #4
 800527a:	d101      	bne.n	8005280 <LL_ADC_REG_IsConversionOngoing+0x18>
 800527c:	2301      	movs	r3, #1
 800527e:	e000      	b.n	8005282 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <LL_ADC_INJ_StartConversion>:
{
 800528e:	b480      	push	{r7}
 8005290:	b083      	sub	sp, #12
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800529e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052a2:	f043 0208 	orr.w	r2, r3, #8
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	609a      	str	r2, [r3, #8]
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr

080052b6 <LL_ADC_INJ_IsConversionOngoing>:
{
 80052b6:	b480      	push	{r7}
 80052b8:	b083      	sub	sp, #12
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f003 0308 	and.w	r3, r3, #8
 80052c6:	2b08      	cmp	r3, #8
 80052c8:	d101      	bne.n	80052ce <LL_ADC_INJ_IsConversionOngoing+0x18>
 80052ca:	2301      	movs	r3, #1
 80052cc:	e000      	b.n	80052d0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d101      	bne.n	80052f8 <HAL_ADCEx_Calibration_Start+0x1c>
 80052f4:	2302      	movs	r3, #2
 80052f6:	e04d      	b.n	8005394 <HAL_ADCEx_Calibration_Start+0xb8>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7ff fde7 	bl	8004ed4 <ADC_Disable>
 8005306:	4603      	mov	r3, r0
 8005308:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800530a:	7bfb      	ldrb	r3, [r7, #15]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d136      	bne.n	800537e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005314:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005318:	f023 0302 	bic.w	r3, r3, #2
 800531c:	f043 0202 	orr.w	r2, r3, #2
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6839      	ldr	r1, [r7, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff ff6f 	bl	800520e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005330:	e014      	b.n	800535c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	3301      	adds	r3, #1
 8005336:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	4a18      	ldr	r2, [pc, #96]	@ (800539c <HAL_ADCEx_Calibration_Start+0xc0>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d90d      	bls.n	800535c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005344:	f023 0312 	bic.w	r3, r3, #18
 8005348:	f043 0210 	orr.w	r2, r3, #16
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e01b      	b.n	8005394 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4618      	mov	r0, r3
 8005362:	f7ff ff6d 	bl	8005240 <LL_ADC_IsCalibrationOnGoing>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1e2      	bne.n	8005332 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005370:	f023 0303 	bic.w	r3, r3, #3
 8005374:	f043 0201 	orr.w	r2, r3, #1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800537c:	e005      	b.n	800538a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005382:	f043 0210 	orr.w	r2, r3, #16
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005392:	7bfb      	ldrb	r3, [r7, #15]
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	0004de01 	.word	0x0004de01

080053a0 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80053a8:	486e      	ldr	r0, [pc, #440]	@ (8005564 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 80053aa:	f7ff ff0f 	bl	80051cc <LL_ADC_GetMultimode>
 80053ae:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7ff ff7e 	bl	80052b6 <LL_ADC_INJ_IsConversionOngoing>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 80053c0:	2302      	movs	r3, #2
 80053c2:	e0ca      	b.n	800555a <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053ce:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053d6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10a      	bne.n	80053f4 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d107      	bne.n	80053f4 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053e8:	f043 0220 	orr.w	r2, r3, #32
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0b2      	b.n	800555a <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d101      	bne.n	8005402 <HAL_ADCEx_InjectedStart_IT+0x62>
 80053fe:	2302      	movs	r3, #2
 8005400:	e0ab      	b.n	800555a <HAL_ADCEx_InjectedStart_IT+0x1ba>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7ff fcdc 	bl	8004dc8 <ADC_Enable>
 8005410:	4603      	mov	r3, r0
 8005412:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005414:	7bfb      	ldrb	r3, [r7, #15]
 8005416:	2b00      	cmp	r3, #0
 8005418:	f040 809a 	bne.w	8005550 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005424:	2b00      	cmp	r3, #0
 8005426:	d006      	beq.n	8005436 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800542c:	f023 0208 	bic.w	r2, r3, #8
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	661a      	str	r2, [r3, #96]	@ 0x60
 8005434:	e002      	b.n	800543c <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005440:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005444:	f023 0301 	bic.w	r3, r3, #1
 8005448:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a44      	ldr	r2, [pc, #272]	@ (8005568 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d002      	beq.n	8005460 <HAL_ADCEx_InjectedStart_IT+0xc0>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	e001      	b.n	8005464 <HAL_ADCEx_InjectedStart_IT+0xc4>
 8005460:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	6812      	ldr	r2, [r2, #0]
 8005468:	4293      	cmp	r3, r2
 800546a:	d002      	beq.n	8005472 <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d105      	bne.n	800547e <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005476:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2260      	movs	r2, #96	@ 0x60
 8005484:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005498:	2b00      	cmp	r3, #0
 800549a:	d007      	beq.n	80054ac <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80054aa:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d110      	bne.n	80054d6 <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	685a      	ldr	r2, [r3, #4]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f022 0220 	bic.w	r2, r2, #32
 80054c2:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054d2:	605a      	str	r2, [r3, #4]
          break;
 80054d4:	e010      	b.n	80054f8 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054e4:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0220 	orr.w	r2, r2, #32
 80054f4:	605a      	str	r2, [r3, #4]
          break;
 80054f6:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a1a      	ldr	r2, [pc, #104]	@ (8005568 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d002      	beq.n	8005508 <HAL_ADCEx_InjectedStart_IT+0x168>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	e001      	b.n	800550c <HAL_ADCEx_InjectedStart_IT+0x16c>
 8005508:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	4293      	cmp	r3, r2
 8005512:	d008      	beq.n	8005526 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d005      	beq.n	8005526 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	2b06      	cmp	r3, #6
 800551e:	d002      	beq.n	8005526 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2b07      	cmp	r3, #7
 8005524:	d10d      	bne.n	8005542 <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4618      	mov	r0, r3
 800552c:	f7ff fdf0 	bl	8005110 <LL_ADC_INJ_GetTrigAuto>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d110      	bne.n	8005558 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff fea7 	bl	800528e <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8005540:	e00a      	b.n	8005558 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005546:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800554e:	e003      	b.n	8005558 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8005558:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800555a:	4618      	mov	r0, r3
 800555c:	3718      	adds	r7, #24
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	50000300 	.word	0x50000300
 8005568:	50000100 	.word	0x50000100

0800556c <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	f240 321b 	movw	r2, #795	@ 0x31b
 800557c:	4293      	cmp	r3, r2
 800557e:	d00e      	beq.n	800559e <HAL_ADCEx_InjectedGetValue+0x32>
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 8005586:	d21c      	bcs.n	80055c2 <HAL_ADCEx_InjectedGetValue+0x56>
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	f240 120f 	movw	r2, #271	@ 0x10f
 800558e:	4293      	cmp	r3, r2
 8005590:	d011      	beq.n	80055b6 <HAL_ADCEx_InjectedGetValue+0x4a>
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	f240 2215 	movw	r2, #533	@ 0x215
 8005598:	4293      	cmp	r3, r2
 800559a:	d006      	beq.n	80055aa <HAL_ADCEx_InjectedGetValue+0x3e>
 800559c:	e011      	b.n	80055c2 <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055a6:	60fb      	str	r3, [r7, #12]
      break;
 80055a8:	e011      	b.n	80055ce <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b2:	60fb      	str	r3, [r7, #12]
      break;
 80055b4:	e00b      	b.n	80055ce <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055be:	60fb      	str	r3, [r7, #12]
      break;
 80055c0:	e005      	b.n	80055ce <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055ca:	60fb      	str	r3, [r7, #12]
      break;
 80055cc:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 80055ce:	68fb      	ldr	r3, [r7, #12]
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b0b6      	sub	sp, #216	@ 0xd8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005636:	2300      	movs	r3, #0
 8005638:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 800563c:	2300      	movs	r3, #0
 800563e:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8005640:	2300      	movs	r3, #0
 8005642:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800564c:	2b01      	cmp	r3, #1
 800564e:	d102      	bne.n	8005656 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8005650:	2302      	movs	r3, #2
 8005652:	f000 bcb5 	b.w	8005fc0 <HAL_ADCEx_InjectedConfigChannel+0x994>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d003      	beq.n	800566e <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800566a:	2b01      	cmp	r3, #1
 800566c:	d130      	bne.n	80056d0 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	2b09      	cmp	r3, #9
 8005674:	d179      	bne.n	800576a <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800567a:	2b00      	cmp	r3, #0
 800567c:	d010      	beq.n	80056a0 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	0e9b      	lsrs	r3, r3, #26
 8005684:	025b      	lsls	r3, r3, #9
 8005686:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568e:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8005692:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005698:	4313      	orrs	r3, r2
 800569a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800569e:	e007      	b.n	80056b0 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	0e9b      	lsrs	r3, r3, #26
 80056a6:	025b      	lsls	r3, r3, #9
 80056a8:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80056ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056b6:	4b84      	ldr	r3, [pc, #528]	@ (80058c8 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80056b8:	4013      	ands	r3, r2
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6812      	ldr	r2, [r2, #0]
 80056be:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80056c2:	430b      	orrs	r3, r1
 80056c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80056cc:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80056ce:	e04c      	b.n	800576a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d11d      	bne.n	8005714 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	6a1a      	ldr	r2, [r3, #32]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00d      	beq.n	800570a <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f8:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80056fc:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8005702:	4313      	orrs	r3, r2
 8005704:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005708:	e004      	b.n	8005714 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	3b01      	subs	r3, #1
 8005710:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	0e9b      	lsrs	r3, r3, #26
 800571a:	f003 021f 	and.w	r2, r3, #31
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f003 031f 	and.w	r3, r3, #31
 8005726:	fa02 f303 	lsl.w	r3, r2, r3
 800572a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800572e:	4313      	orrs	r3, r2
 8005730:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005738:	1e5a      	subs	r2, r3, #1
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005742:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005746:	431a      	orrs	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10a      	bne.n	800576a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800575a:	4b5b      	ldr	r3, [pc, #364]	@ (80058c8 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 800575c:	4013      	ands	r3, r2
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	430b      	orrs	r3, r1
 8005768:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff fda1 	bl	80052b6 <LL_ADC_INJ_IsConversionOngoing>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d124      	bne.n	80057c4 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005780:	2b00      	cmp	r3, #0
 8005782:	d112      	bne.n	80057aa <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005794:	055a      	lsls	r2, r3, #21
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800579c:	051b      	lsls	r3, r3, #20
 800579e:	431a      	orrs	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	430a      	orrs	r2, r1
 80057a6:	60da      	str	r2, [r3, #12]
 80057a8:	e00c      	b.n	80057c4 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80057ba:	055a      	lsls	r2, r3, #21
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7ff fd4d 	bl	8005268 <LL_ADC_REG_IsConversionOngoing>
 80057ce:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff fd6d 	bl	80052b6 <LL_ADC_INJ_IsConversionOngoing>
 80057dc:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80057e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f040 822e 	bne.w	8005c46 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80057ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f040 8229 	bne.w	8005c46 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d003      	beq.n	8005804 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005800:	2b00      	cmp	r3, #0
 8005802:	d116      	bne.n	8005832 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800580a:	2b01      	cmp	r3, #1
 800580c:	d108      	bne.n	8005820 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68da      	ldr	r2, [r3, #12]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800581c:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800581e:	e01f      	b.n	8005860 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68da      	ldr	r2, [r3, #12]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800582e:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005830:	e016      	b.n	8005860 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005838:	2b01      	cmp	r3, #1
 800583a:	d109      	bne.n	8005850 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005840:	f043 0220 	orr.w	r2, r3, #32
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800584e:	e007      	b.n	8005860 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68da      	ldr	r2, [r3, #12]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800585e:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005866:	2b01      	cmp	r3, #1
 8005868:	d110      	bne.n	800588c <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587c:	430b      	orrs	r3, r1
 800587e:	431a      	orrs	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f042 0202 	orr.w	r2, r2, #2
 8005888:	611a      	str	r2, [r3, #16]
 800588a:	e007      	b.n	800589c <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691a      	ldr	r2, [r3, #16]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f022 0202 	bic.w	r2, r2, #2
 800589a:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058a4:	d112      	bne.n	80058cc <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6818      	ldr	r0, [r3, #0]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2200      	movs	r2, #0
 80058b0:	4619      	mov	r1, r3
 80058b2:	f7ff fc3b 	bl	800512c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80058be:	4618      	mov	r0, r3
 80058c0:	f7ff fc13 	bl	80050ea <LL_ADC_SetSamplingTimeCommonConfig>
 80058c4:	e011      	b.n	80058ea <HAL_ADCEx_InjectedConfigChannel+0x2be>
 80058c6:	bf00      	nop
 80058c8:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6818      	ldr	r0, [r3, #0]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80058d8:	461a      	mov	r2, r3
 80058da:	f7ff fc27 	bl	800512c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2100      	movs	r1, #0
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7ff fc00 	bl	80050ea <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	695a      	ldr	r2, [r3, #20]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	08db      	lsrs	r3, r3, #3
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005900:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	2b04      	cmp	r3, #4
 800590a:	d022      	beq.n	8005952 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6818      	ldr	r0, [r3, #0]
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	6919      	ldr	r1, [r3, #16]
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800591c:	f7ff fb5a 	bl	8004fd4 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6818      	ldr	r0, [r3, #0]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	6919      	ldr	r1, [r3, #16]
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	461a      	mov	r2, r3
 800592e:	f7ff fba6 	bl	800507e <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800593e:	2b01      	cmp	r3, #1
 8005940:	d102      	bne.n	8005948 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8005942:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005946:	e000      	b.n	800594a <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8005948:	2300      	movs	r3, #0
 800594a:	461a      	mov	r2, r3
 800594c:	f7ff fbb2 	bl	80050b4 <LL_ADC_SetOffsetSaturation>
 8005950:	e179      	b.n	8005c46 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2100      	movs	r1, #0
 8005958:	4618      	mov	r0, r3
 800595a:	f7ff fb5f 	bl	800501c <LL_ADC_GetOffsetChannel>
 800595e:	4603      	mov	r3, r0
 8005960:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10a      	bne.n	800597e <HAL_ADCEx_InjectedConfigChannel+0x352>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2100      	movs	r1, #0
 800596e:	4618      	mov	r0, r3
 8005970:	f7ff fb54 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005974:	4603      	mov	r3, r0
 8005976:	0e9b      	lsrs	r3, r3, #26
 8005978:	f003 021f 	and.w	r2, r3, #31
 800597c:	e01e      	b.n	80059bc <HAL_ADCEx_InjectedConfigChannel+0x390>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2100      	movs	r1, #0
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff fb49 	bl	800501c <LL_ADC_GetOffsetChannel>
 800598a:	4603      	mov	r3, r0
 800598c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005990:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005994:	fa93 f3a3 	rbit	r3, r3
 8005998:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800599c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80059a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80059a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d101      	bne.n	80059b0 <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 80059ac:	2320      	movs	r3, #32
 80059ae:	e004      	b.n	80059ba <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 80059b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059b4:	fab3 f383 	clz	r3, r3
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d105      	bne.n	80059d4 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	0e9b      	lsrs	r3, r3, #26
 80059ce:	f003 031f 	and.w	r3, r3, #31
 80059d2:	e018      	b.n	8005a06 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059e0:	fa93 f3a3 	rbit	r3, r3
 80059e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80059e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80059f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d101      	bne.n	80059fc <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 80059f8:	2320      	movs	r3, #32
 80059fa:	e004      	b.n	8005a06 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 80059fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a00:	fab3 f383 	clz	r3, r3
 8005a04:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d106      	bne.n	8005a18 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	2100      	movs	r1, #0
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7ff fb18 	bl	8005048 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7ff fafc 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005a24:	4603      	mov	r3, r0
 8005a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10a      	bne.n	8005a44 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2101      	movs	r1, #1
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff faf1 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	0e9b      	lsrs	r3, r3, #26
 8005a3e:	f003 021f 	and.w	r2, r3, #31
 8005a42:	e01e      	b.n	8005a82 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2101      	movs	r1, #1
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff fae6 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005a50:	4603      	mov	r3, r0
 8005a52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a5a:	fa93 f3a3 	rbit	r3, r3
 8005a5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8005a62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8005a6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8005a72:	2320      	movs	r3, #32
 8005a74:	e004      	b.n	8005a80 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8005a76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a7a:	fab3 f383 	clz	r3, r3
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d105      	bne.n	8005a9a <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	0e9b      	lsrs	r3, r3, #26
 8005a94:	f003 031f 	and.w	r3, r3, #31
 8005a98:	e018      	b.n	8005acc <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005aa6:	fa93 f3a3 	rbit	r3, r3
 8005aaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8005aae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005ab2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8005ab6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8005abe:	2320      	movs	r3, #32
 8005ac0:	e004      	b.n	8005acc <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8005ac2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ac6:	fab3 f383 	clz	r3, r3
 8005aca:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d106      	bne.n	8005ade <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff fab5 	bl	8005048 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2102      	movs	r1, #2
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff fa99 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005aea:	4603      	mov	r3, r0
 8005aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10a      	bne.n	8005b0a <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2102      	movs	r1, #2
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7ff fa8e 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005b00:	4603      	mov	r3, r0
 8005b02:	0e9b      	lsrs	r3, r3, #26
 8005b04:	f003 021f 	and.w	r2, r3, #31
 8005b08:	e01e      	b.n	8005b48 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2102      	movs	r1, #2
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7ff fa83 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005b16:	4603      	mov	r3, r0
 8005b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b20:	fa93 f3a3 	rbit	r3, r3
 8005b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8005b28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8005b30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8005b38:	2320      	movs	r3, #32
 8005b3a:	e004      	b.n	8005b46 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8005b3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b40:	fab3 f383 	clz	r3, r3
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d105      	bne.n	8005b60 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	0e9b      	lsrs	r3, r3, #26
 8005b5a:	f003 031f 	and.w	r3, r3, #31
 8005b5e:	e014      	b.n	8005b8a <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b68:	fa93 f3a3 	rbit	r3, r3
 8005b6c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8005b6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8005b74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8005b7c:	2320      	movs	r3, #32
 8005b7e:	e004      	b.n	8005b8a <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8005b80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b84:	fab3 f383 	clz	r3, r3
 8005b88:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d106      	bne.n	8005b9c <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2200      	movs	r2, #0
 8005b94:	2102      	movs	r1, #2
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7ff fa56 	bl	8005048 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2103      	movs	r1, #3
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f7ff fa3a 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10a      	bne.n	8005bc8 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2103      	movs	r1, #3
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7ff fa2f 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	0e9b      	lsrs	r3, r3, #26
 8005bc2:	f003 021f 	and.w	r2, r3, #31
 8005bc6:	e017      	b.n	8005bf8 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2103      	movs	r1, #3
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7ff fa24 	bl	800501c <LL_ADC_GetOffsetChannel>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005bda:	fa93 f3a3 	rbit	r3, r3
 8005bde:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8005be0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005be2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8005be4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8005bea:	2320      	movs	r3, #32
 8005bec:	e003      	b.n	8005bf6 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8005bee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bf0:	fab3 f383 	clz	r3, r3
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d105      	bne.n	8005c10 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	0e9b      	lsrs	r3, r3, #26
 8005c0a:	f003 031f 	and.w	r3, r3, #31
 8005c0e:	e011      	b.n	8005c34 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c18:	fa93 f3a3 	rbit	r3, r3
 8005c1c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8005c1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c20:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8005c22:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8005c28:	2320      	movs	r3, #32
 8005c2a:	e003      	b.n	8005c34 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8005c2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c2e:	fab3 f383 	clz	r3, r3
 8005c32:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d106      	bne.n	8005c46 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	2103      	movs	r1, #3
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7ff fa01 	bl	8005048 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7ff facc 	bl	80051e8 <LL_ADC_IsEnabled>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f040 8140 	bne.w	8005ed8 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6818      	ldr	r0, [r3, #0]
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	6819      	ldr	r1, [r3, #0]
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	461a      	mov	r2, r3
 8005c66:	f7ff fa8d 	bl	8005184 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	4a8f      	ldr	r2, [pc, #572]	@ (8005eac <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	f040 8131 	bne.w	8005ed8 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10b      	bne.n	8005c9e <HAL_ADCEx_InjectedConfigChannel+0x672>
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	0e9b      	lsrs	r3, r3, #26
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	f003 031f 	and.w	r3, r3, #31
 8005c92:	2b09      	cmp	r3, #9
 8005c94:	bf94      	ite	ls
 8005c96:	2301      	movls	r3, #1
 8005c98:	2300      	movhi	r3, #0
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	e019      	b.n	8005cd2 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ca4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ca6:	fa93 f3a3 	rbit	r3, r3
 8005caa:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005cac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8005cb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8005cb6:	2320      	movs	r3, #32
 8005cb8:	e003      	b.n	8005cc2 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8005cba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cbc:	fab3 f383 	clz	r3, r3
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	f003 031f 	and.w	r3, r3, #31
 8005cc8:	2b09      	cmp	r3, #9
 8005cca:	bf94      	ite	ls
 8005ccc:	2301      	movls	r3, #1
 8005cce:	2300      	movhi	r3, #0
 8005cd0:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d079      	beq.n	8005dca <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d107      	bne.n	8005cf2 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	0e9b      	lsrs	r3, r3, #26
 8005ce8:	3301      	adds	r3, #1
 8005cea:	069b      	lsls	r3, r3, #26
 8005cec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005cf0:	e015      	b.n	8005d1e <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cfa:	fa93 f3a3 	rbit	r3, r3
 8005cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8005d00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d02:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8005d04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8005d0a:	2320      	movs	r3, #32
 8005d0c:	e003      	b.n	8005d16 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8005d0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d10:	fab3 f383 	clz	r3, r3
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	3301      	adds	r3, #1
 8005d18:	069b      	lsls	r3, r3, #26
 8005d1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d109      	bne.n	8005d3e <HAL_ADCEx_InjectedConfigChannel+0x712>
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	0e9b      	lsrs	r3, r3, #26
 8005d30:	3301      	adds	r3, #1
 8005d32:	f003 031f 	and.w	r3, r3, #31
 8005d36:	2101      	movs	r1, #1
 8005d38:	fa01 f303 	lsl.w	r3, r1, r3
 8005d3c:	e017      	b.n	8005d6e <HAL_ADCEx_InjectedConfigChannel+0x742>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d46:	fa93 f3a3 	rbit	r3, r3
 8005d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d4e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8005d56:	2320      	movs	r3, #32
 8005d58:	e003      	b.n	8005d62 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8005d5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d5c:	fab3 f383 	clz	r3, r3
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	3301      	adds	r3, #1
 8005d64:	f003 031f 	and.w	r3, r3, #31
 8005d68:	2101      	movs	r1, #1
 8005d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d6e:	ea42 0103 	orr.w	r1, r2, r3
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10a      	bne.n	8005d94 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	0e9b      	lsrs	r3, r3, #26
 8005d84:	3301      	adds	r3, #1
 8005d86:	f003 021f 	and.w	r2, r3, #31
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	4413      	add	r3, r2
 8005d90:	051b      	lsls	r3, r3, #20
 8005d92:	e018      	b.n	8005dc6 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d9c:	fa93 f3a3 	rbit	r3, r3
 8005da0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8005da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d101      	bne.n	8005db0 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8005dac:	2320      	movs	r3, #32
 8005dae:	e003      	b.n	8005db8 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8005db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db2:	fab3 f383 	clz	r3, r3
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	3301      	adds	r3, #1
 8005dba:	f003 021f 	and.w	r2, r3, #31
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	4413      	add	r3, r2
 8005dc4:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005dc6:	430b      	orrs	r3, r1
 8005dc8:	e081      	b.n	8005ece <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d107      	bne.n	8005de6 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	0e9b      	lsrs	r3, r3, #26
 8005ddc:	3301      	adds	r3, #1
 8005dde:	069b      	lsls	r3, r3, #26
 8005de0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005de4:	e015      	b.n	8005e12 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dee:	fa93 f3a3 	rbit	r3, r3
 8005df2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8005df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8005dfe:	2320      	movs	r3, #32
 8005e00:	e003      	b.n	8005e0a <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8005e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e04:	fab3 f383 	clz	r3, r3
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	069b      	lsls	r3, r3, #26
 8005e0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d109      	bne.n	8005e32 <HAL_ADCEx_InjectedConfigChannel+0x806>
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	0e9b      	lsrs	r3, r3, #26
 8005e24:	3301      	adds	r3, #1
 8005e26:	f003 031f 	and.w	r3, r3, #31
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e30:	e017      	b.n	8005e62 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	fa93 f3a3 	rbit	r3, r3
 8005e3e:	61bb      	str	r3, [r7, #24]
  return result;
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005e44:	6a3b      	ldr	r3, [r7, #32]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d101      	bne.n	8005e4e <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8005e4a:	2320      	movs	r3, #32
 8005e4c:	e003      	b.n	8005e56 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	fab3 f383 	clz	r3, r3
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	3301      	adds	r3, #1
 8005e58:	f003 031f 	and.w	r3, r3, #31
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e62:	ea42 0103 	orr.w	r1, r2, r3
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10d      	bne.n	8005e8e <HAL_ADCEx_InjectedConfigChannel+0x862>
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	0e9b      	lsrs	r3, r3, #26
 8005e78:	3301      	adds	r3, #1
 8005e7a:	f003 021f 	and.w	r2, r3, #31
 8005e7e:	4613      	mov	r3, r2
 8005e80:	005b      	lsls	r3, r3, #1
 8005e82:	4413      	add	r3, r2
 8005e84:	3b1e      	subs	r3, #30
 8005e86:	051b      	lsls	r3, r3, #20
 8005e88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005e8c:	e01e      	b.n	8005ecc <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	fa93 f3a3 	rbit	r3, r3
 8005e9a:	60fb      	str	r3, [r7, #12]
  return result;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d104      	bne.n	8005eb0 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8005ea6:	2320      	movs	r3, #32
 8005ea8:	e006      	b.n	8005eb8 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8005eaa:	bf00      	nop
 8005eac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	fab3 f383 	clz	r3, r3
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	3301      	adds	r3, #1
 8005eba:	f003 021f 	and.w	r2, r3, #31
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4413      	add	r3, r2
 8005ec4:	3b1e      	subs	r3, #30
 8005ec6:	051b      	lsls	r3, r3, #20
 8005ec8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ecc:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	f7ff f92a 	bl	800512c <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	4b3a      	ldr	r3, [pc, #232]	@ (8005fc8 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8005ede:	4013      	ands	r3, r2
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d067      	beq.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ee4:	4839      	ldr	r0, [pc, #228]	@ (8005fcc <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8005ee6:	f7ff f867 	bl	8004fb8 <LL_ADC_GetCommonPathInternalCh>
 8005eea:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a37      	ldr	r2, [pc, #220]	@ (8005fd0 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d004      	beq.n	8005f02 <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a35      	ldr	r2, [pc, #212]	@ (8005fd4 <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d127      	bne.n	8005f52 <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005f02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d121      	bne.n	8005f52 <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f16:	d14d      	bne.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005f18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005f20:	4619      	mov	r1, r3
 8005f22:	482a      	ldr	r0, [pc, #168]	@ (8005fcc <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8005f24:	f7ff f835 	bl	8004f92 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8005f28:	4b2b      	ldr	r3, [pc, #172]	@ (8005fd8 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	099b      	lsrs	r3, r3, #6
 8005f2e:	4a2b      	ldr	r2, [pc, #172]	@ (8005fdc <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8005f30:	fba2 2303 	umull	r2, r3, r2, r3
 8005f34:	099a      	lsrs	r2, r3, #6
 8005f36:	4613      	mov	r3, r2
 8005f38:	005b      	lsls	r3, r3, #1
 8005f3a:	4413      	add	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8005f40:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005f42:	e002      	b.n	8005f4a <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	3b01      	subs	r3, #1
 8005f48:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1f9      	bne.n	8005f44 <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005f50:	e030      	b.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a22      	ldr	r2, [pc, #136]	@ (8005fe0 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d113      	bne.n	8005f84 <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005f5c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d10d      	bne.n	8005f84 <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8005fe4 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d020      	beq.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005f72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	4813      	ldr	r0, [pc, #76]	@ (8005fcc <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8005f7e:	f7ff f808 	bl	8004f92 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005f82:	e017      	b.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a17      	ldr	r2, [pc, #92]	@ (8005fe8 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d112      	bne.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005f8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10c      	bne.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a11      	ldr	r2, [pc, #68]	@ (8005fe4 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d007      	beq.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005fa4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005fa8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005fac:	4619      	mov	r1, r3
 8005fae:	4807      	ldr	r0, [pc, #28]	@ (8005fcc <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8005fb0:	f7fe ffef 	bl	8004f92 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005fbc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	37d8      	adds	r7, #216	@ 0xd8
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	80080000 	.word	0x80080000
 8005fcc:	50000300 	.word	0x50000300
 8005fd0:	c3210000 	.word	0xc3210000
 8005fd4:	90c00010 	.word	0x90c00010
 8005fd8:	20000000 	.word	0x20000000
 8005fdc:	053e2d63 	.word	0x053e2d63
 8005fe0:	c7520000 	.word	0xc7520000
 8005fe4:	50000100 	.word	0x50000100
 8005fe8:	cb840000 	.word	0xcb840000

08005fec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005fec:	b590      	push	{r4, r7, lr}
 8005fee:	b0a1      	sub	sp, #132	@ 0x84
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006002:	2b01      	cmp	r3, #1
 8006004:	d101      	bne.n	800600a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006006:	2302      	movs	r3, #2
 8006008:	e08b      	b.n	8006122 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006012:	2300      	movs	r3, #0
 8006014:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006016:	2300      	movs	r3, #0
 8006018:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006022:	d102      	bne.n	800602a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006024:	4b41      	ldr	r3, [pc, #260]	@ (800612c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006026:	60bb      	str	r3, [r7, #8]
 8006028:	e001      	b.n	800602e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800602a:	2300      	movs	r3, #0
 800602c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10b      	bne.n	800604c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006038:	f043 0220 	orr.w	r2, r3, #32
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e06a      	b.n	8006122 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4618      	mov	r0, r3
 8006050:	f7ff f90a 	bl	8005268 <LL_ADC_REG_IsConversionOngoing>
 8006054:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4618      	mov	r0, r3
 800605c:	f7ff f904 	bl	8005268 <LL_ADC_REG_IsConversionOngoing>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d14c      	bne.n	8006100 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006066:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006068:	2b00      	cmp	r3, #0
 800606a:	d149      	bne.n	8006100 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800606c:	4b30      	ldr	r3, [pc, #192]	@ (8006130 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800606e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d028      	beq.n	80060ca <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	6859      	ldr	r1, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800608a:	035b      	lsls	r3, r3, #13
 800608c:	430b      	orrs	r3, r1
 800608e:	431a      	orrs	r2, r3
 8006090:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006092:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006094:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006098:	f7ff f8a6 	bl	80051e8 <LL_ADC_IsEnabled>
 800609c:	4604      	mov	r4, r0
 800609e:	4823      	ldr	r0, [pc, #140]	@ (800612c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80060a0:	f7ff f8a2 	bl	80051e8 <LL_ADC_IsEnabled>
 80060a4:	4603      	mov	r3, r0
 80060a6:	4323      	orrs	r3, r4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d133      	bne.n	8006114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80060ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80060b4:	f023 030f 	bic.w	r3, r3, #15
 80060b8:	683a      	ldr	r2, [r7, #0]
 80060ba:	6811      	ldr	r1, [r2, #0]
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	6892      	ldr	r2, [r2, #8]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	431a      	orrs	r2, r3
 80060c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060c6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80060c8:	e024      	b.n	8006114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80060ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060d4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060d6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80060da:	f7ff f885 	bl	80051e8 <LL_ADC_IsEnabled>
 80060de:	4604      	mov	r4, r0
 80060e0:	4812      	ldr	r0, [pc, #72]	@ (800612c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80060e2:	f7ff f881 	bl	80051e8 <LL_ADC_IsEnabled>
 80060e6:	4603      	mov	r3, r0
 80060e8:	4323      	orrs	r3, r4
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d112      	bne.n	8006114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80060ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80060f6:	f023 030f 	bic.w	r3, r3, #15
 80060fa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80060fc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80060fe:	e009      	b.n	8006114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006104:	f043 0220 	orr.w	r2, r3, #32
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006112:	e000      	b.n	8006116 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006114:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800611e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006122:	4618      	mov	r0, r3
 8006124:	3784      	adds	r7, #132	@ 0x84
 8006126:	46bd      	mov	sp, r7
 8006128:	bd90      	pop	{r4, r7, pc}
 800612a:	bf00      	nop
 800612c:	50000100 	.word	0x50000100
 8006130:	50000300 	.word	0x50000300

08006134 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e023      	b.n	800618e <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d106      	bne.n	8006160 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f7fa fb3c 	bl	80007d8 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3708      	adds	r7, #8
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
	...

08006198 <HAL_CORDIC_Configure>:
  * @param  sConfig pointer to a CORDIC_ConfigTypeDef structure that
  *         contains the CORDIC configuration information.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Configure(CORDIC_HandleTypeDef *hcordic, const CORDIC_ConfigTypeDef *sConfig)
{
 8006198:	b480      	push	{r7}
 800619a:	b085      	sub	sp, #20
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061a2:	2300      	movs	r3, #0
 80061a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d11d      	bne.n	80061ee <HAL_CORDIC_Configure+0x56>
  {
    /* Apply all configuration parameters in CORDIC control register */
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	4b14      	ldr	r3, [pc, #80]	@ (800620c <HAL_CORDIC_Configure+0x74>)
 80061ba:	4013      	ands	r3, r2
 80061bc:	683a      	ldr	r2, [r7, #0]
 80061be:	6811      	ldr	r1, [r2, #0]
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	6992      	ldr	r2, [r2, #24]
 80061c4:	4311      	orrs	r1, r2
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	6852      	ldr	r2, [r2, #4]
 80061ca:	4311      	orrs	r1, r2
 80061cc:	683a      	ldr	r2, [r7, #0]
 80061ce:	6912      	ldr	r2, [r2, #16]
 80061d0:	4311      	orrs	r1, r2
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	6952      	ldr	r2, [r2, #20]
 80061d6:	4311      	orrs	r1, r2
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	6892      	ldr	r2, [r2, #8]
 80061dc:	4311      	orrs	r1, r2
 80061de:	683a      	ldr	r2, [r7, #0]
 80061e0:	68d2      	ldr	r2, [r2, #12]
 80061e2:	4311      	orrs	r1, r2
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	6812      	ldr	r2, [r2, #0]
 80061e8:	430b      	orrs	r3, r1
 80061ea:	6013      	str	r3, [r2, #0]
 80061ec:	e007      	b.n	80061fe <HAL_CORDIC_Configure+0x66>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f2:	f043 0202 	orr.w	r2, r3, #2
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80061fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006200:	4618      	mov	r0, r3
 8006202:	3714      	adds	r7, #20
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr
 800620c:	ff87f800 	.word	0xff87f800

08006210 <HAL_CORDIC_Calculate>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Calculate(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                       uint32_t NbCalc, uint32_t Timeout)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b088      	sub	sp, #32
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
 800621c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	617b      	str	r3, [r7, #20]
  int32_t *p_tmp_out_buff = pOutBuff;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	613b      	str	r3, [r7, #16]

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d005      	beq.n	8006238 <HAL_CORDIC_Calculate+0x28>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d002      	beq.n	8006238 <HAL_CORDIC_Calculate+0x28>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d107      	bne.n	8006248 <HAL_CORDIC_Calculate+0x38>
  {
    /* Update the error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623c:	f043 0201 	orr.w	r2, r3, #1
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e058      	b.n	80062fa <HAL_CORDIC_Calculate+0xea>
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b01      	cmp	r3, #1
 8006252:	d14b      	bne.n	80062ec <HAL_CORDIC_Calculate+0xdc>
  {
    /* Reset CORDIC error code */
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2200      	movs	r2, #0
 8006258:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2202      	movs	r2, #2
 800625e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Get tick */
    tickstart = HAL_GetTick();
 8006262:	f7fe f8c3 	bl	80043ec <HAL_GetTick>
 8006266:	61b8      	str	r0, [r7, #24]

    /* Write of input data in Write Data register, and increment input buffer pointer */
    CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8006268:	f107 0314 	add.w	r3, r7, #20
 800626c:	4619      	mov	r1, r3
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 f847 	bl	8006302 <CORDIC_WriteInDataIncrementPtr>

    /* Calculation is started.
       Provide next set of input data, until number of calculation is achieved */
    for (index = (NbCalc - 1U); index > 0U; index--)
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	3b01      	subs	r3, #1
 8006278:	61fb      	str	r3, [r7, #28]
 800627a:	e028      	b.n	80062ce <HAL_CORDIC_Calculate+0xbe>
    {
      /* Write of input data in Write Data register, and increment input buffer pointer */
      CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 800627c:	f107 0314 	add.w	r3, r7, #20
 8006280:	4619      	mov	r1, r3
 8006282:	68f8      	ldr	r0, [r7, #12]
 8006284:	f000 f83d 	bl	8006302 <CORDIC_WriteInDataIncrementPtr>

      /* Wait for RRDY flag to be raised */
      do
      {
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY)
 8006288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628e:	d010      	beq.n	80062b2 <HAL_CORDIC_Calculate+0xa2>
        {
          if ((HAL_GetTick() - tickstart) > Timeout)
 8006290:	f7fe f8ac 	bl	80043ec <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800629c:	429a      	cmp	r2, r3
 800629e:	d208      	bcs.n	80062b2 <HAL_CORDIC_Calculate+0xa2>
          {
            /* Set CORDIC error code */
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2204      	movs	r2, #4
 80062a4:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Change the CORDIC state */
            hcordic->State = HAL_CORDIC_STATE_READY;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

            /* Return function status */
            return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e023      	b.n	80062fa <HAL_CORDIC_Calculate+0xea>
          }
        }
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	dae5      	bge.n	8006288 <HAL_CORDIC_Calculate+0x78>

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 80062bc:	f107 0310 	add.w	r3, r7, #16
 80062c0:	4619      	mov	r1, r3
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f846 	bl	8006354 <CORDIC_ReadOutDataIncrementPtr>
    for (index = (NbCalc - 1U); index > 0U; index--)
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	3b01      	subs	r3, #1
 80062cc:	61fb      	str	r3, [r7, #28]
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d1d3      	bne.n	800627c <HAL_CORDIC_Calculate+0x6c>
    }

    /* Read output data from Read Data register, and increment output buffer pointer */
    CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 80062d4:	f107 0310 	add.w	r3, r7, #16
 80062d8:	4619      	mov	r1, r3
 80062da:	68f8      	ldr	r0, [r7, #12]
 80062dc:	f000 f83a 	bl	8006354 <CORDIC_ReadOutDataIncrementPtr>

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_READY;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Return function status */
    return HAL_OK;
 80062e8:	2300      	movs	r3, #0
 80062ea:	e006      	b.n	80062fa <HAL_CORDIC_Calculate+0xea>
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f0:	f043 0202 	orr.w	r2, r3, #2
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
  }
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3720      	adds	r7, #32
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}

08006302 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 8006302:	b480      	push	{r7}
 8006304:	b083      	sub	sp, #12
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
 800630a:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	1d1a      	adds	r2, r3, #4
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800632c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006330:	d10a      	bne.n	8006348 <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	1d1a      	adds	r2, r3, #4
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	601a      	str	r2, [r3, #0]
  }
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689a      	ldr	r2, [r3, #8]
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	1d1a      	adds	r2, r3, #4
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800637e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006382:	d10a      	bne.n	800639a <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689a      	ldr	r2, [r3, #8]
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	1d1a      	adds	r2, r3, #4
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	601a      	str	r2, [r3, #0]
  }
}
 800639a:	bf00      	nop
 800639c:	370c      	adds	r7, #12
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr
	...

080063a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80063b8:	4b0c      	ldr	r3, [pc, #48]	@ (80063ec <__NVIC_SetPriorityGrouping+0x44>)
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80063c4:	4013      	ands	r3, r2
 80063c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80063d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063da:	4a04      	ldr	r2, [pc, #16]	@ (80063ec <__NVIC_SetPriorityGrouping+0x44>)
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	60d3      	str	r3, [r2, #12]
}
 80063e0:	bf00      	nop
 80063e2:	3714      	adds	r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr
 80063ec:	e000ed00 	.word	0xe000ed00

080063f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063f0:	b480      	push	{r7}
 80063f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063f4:	4b04      	ldr	r3, [pc, #16]	@ (8006408 <__NVIC_GetPriorityGrouping+0x18>)
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	0a1b      	lsrs	r3, r3, #8
 80063fa:	f003 0307 	and.w	r3, r3, #7
}
 80063fe:	4618      	mov	r0, r3
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	e000ed00 	.word	0xe000ed00

0800640c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	4603      	mov	r3, r0
 8006414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800641a:	2b00      	cmp	r3, #0
 800641c:	db0b      	blt.n	8006436 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800641e:	79fb      	ldrb	r3, [r7, #7]
 8006420:	f003 021f 	and.w	r2, r3, #31
 8006424:	4907      	ldr	r1, [pc, #28]	@ (8006444 <__NVIC_EnableIRQ+0x38>)
 8006426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800642a:	095b      	lsrs	r3, r3, #5
 800642c:	2001      	movs	r0, #1
 800642e:	fa00 f202 	lsl.w	r2, r0, r2
 8006432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006436:	bf00      	nop
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	e000e100 	.word	0xe000e100

08006448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	4603      	mov	r3, r0
 8006450:	6039      	str	r1, [r7, #0]
 8006452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006458:	2b00      	cmp	r3, #0
 800645a:	db0a      	blt.n	8006472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	b2da      	uxtb	r2, r3
 8006460:	490c      	ldr	r1, [pc, #48]	@ (8006494 <__NVIC_SetPriority+0x4c>)
 8006462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006466:	0112      	lsls	r2, r2, #4
 8006468:	b2d2      	uxtb	r2, r2
 800646a:	440b      	add	r3, r1
 800646c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006470:	e00a      	b.n	8006488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	b2da      	uxtb	r2, r3
 8006476:	4908      	ldr	r1, [pc, #32]	@ (8006498 <__NVIC_SetPriority+0x50>)
 8006478:	79fb      	ldrb	r3, [r7, #7]
 800647a:	f003 030f 	and.w	r3, r3, #15
 800647e:	3b04      	subs	r3, #4
 8006480:	0112      	lsls	r2, r2, #4
 8006482:	b2d2      	uxtb	r2, r2
 8006484:	440b      	add	r3, r1
 8006486:	761a      	strb	r2, [r3, #24]
}
 8006488:	bf00      	nop
 800648a:	370c      	adds	r7, #12
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	e000e100 	.word	0xe000e100
 8006498:	e000ed00 	.word	0xe000ed00

0800649c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800649c:	b480      	push	{r7}
 800649e:	b089      	sub	sp, #36	@ 0x24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f003 0307 	and.w	r3, r3, #7
 80064ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f1c3 0307 	rsb	r3, r3, #7
 80064b6:	2b04      	cmp	r3, #4
 80064b8:	bf28      	it	cs
 80064ba:	2304      	movcs	r3, #4
 80064bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	3304      	adds	r3, #4
 80064c2:	2b06      	cmp	r3, #6
 80064c4:	d902      	bls.n	80064cc <NVIC_EncodePriority+0x30>
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	3b03      	subs	r3, #3
 80064ca:	e000      	b.n	80064ce <NVIC_EncodePriority+0x32>
 80064cc:	2300      	movs	r3, #0
 80064ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064d0:	f04f 32ff 	mov.w	r2, #4294967295
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	fa02 f303 	lsl.w	r3, r2, r3
 80064da:	43da      	mvns	r2, r3
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	401a      	ands	r2, r3
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064e4:	f04f 31ff 	mov.w	r1, #4294967295
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	fa01 f303 	lsl.w	r3, r1, r3
 80064ee:	43d9      	mvns	r1, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064f4:	4313      	orrs	r3, r2
         );
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3724      	adds	r7, #36	@ 0x24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr

08006502 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b082      	sub	sp, #8
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f7ff ff4c 	bl	80063a8 <__NVIC_SetPriorityGrouping>
}
 8006510:	bf00      	nop
 8006512:	3708      	adds	r7, #8
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b086      	sub	sp, #24
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
 8006524:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006526:	f7ff ff63 	bl	80063f0 <__NVIC_GetPriorityGrouping>
 800652a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	68b9      	ldr	r1, [r7, #8]
 8006530:	6978      	ldr	r0, [r7, #20]
 8006532:	f7ff ffb3 	bl	800649c <NVIC_EncodePriority>
 8006536:	4602      	mov	r2, r0
 8006538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800653c:	4611      	mov	r1, r2
 800653e:	4618      	mov	r0, r3
 8006540:	f7ff ff82 	bl	8006448 <__NVIC_SetPriority>
}
 8006544:	bf00      	nop
 8006546:	3718      	adds	r7, #24
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	4603      	mov	r3, r0
 8006554:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800655a:	4618      	mov	r0, r3
 800655c:	f7ff ff56 	bl	800640c <__NVIC_EnableIRQ>
}
 8006560:	bf00      	nop
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d101      	bne.n	800657a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e08d      	b.n	8006696 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	4b47      	ldr	r3, [pc, #284]	@ (80066a0 <HAL_DMA_Init+0x138>)
 8006582:	429a      	cmp	r2, r3
 8006584:	d80f      	bhi.n	80065a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	4b45      	ldr	r3, [pc, #276]	@ (80066a4 <HAL_DMA_Init+0x13c>)
 800658e:	4413      	add	r3, r2
 8006590:	4a45      	ldr	r2, [pc, #276]	@ (80066a8 <HAL_DMA_Init+0x140>)
 8006592:	fba2 2303 	umull	r2, r3, r2, r3
 8006596:	091b      	lsrs	r3, r3, #4
 8006598:	009a      	lsls	r2, r3, #2
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a42      	ldr	r2, [pc, #264]	@ (80066ac <HAL_DMA_Init+0x144>)
 80065a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80065a4:	e00e      	b.n	80065c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	461a      	mov	r2, r3
 80065ac:	4b40      	ldr	r3, [pc, #256]	@ (80066b0 <HAL_DMA_Init+0x148>)
 80065ae:	4413      	add	r3, r2
 80065b0:	4a3d      	ldr	r2, [pc, #244]	@ (80066a8 <HAL_DMA_Init+0x140>)
 80065b2:	fba2 2303 	umull	r2, r3, r2, r3
 80065b6:	091b      	lsrs	r3, r3, #4
 80065b8:	009a      	lsls	r2, r3, #2
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a3c      	ldr	r2, [pc, #240]	@ (80066b4 <HAL_DMA_Init+0x14c>)
 80065c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80065da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80065e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006600:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	4313      	orrs	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f8fe 	bl	8006818 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006624:	d102      	bne.n	800662c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006634:	b2d2      	uxtb	r2, r2
 8006636:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006640:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d010      	beq.n	800666c <HAL_DMA_Init+0x104>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b04      	cmp	r3, #4
 8006650:	d80c      	bhi.n	800666c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f91e 	bl	8006894 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800665c:	2200      	movs	r2, #0
 800665e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006668:	605a      	str	r2, [r3, #4]
 800666a:	e008      	b.n	800667e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	40020407 	.word	0x40020407
 80066a4:	bffdfff8 	.word	0xbffdfff8
 80066a8:	cccccccd 	.word	0xcccccccd
 80066ac:	40020000 	.word	0x40020000
 80066b0:	bffdfbf8 	.word	0xbffdfbf8
 80066b4:	40020400 	.word	0x40020400

080066b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d4:	f003 031f 	and.w	r3, r3, #31
 80066d8:	2204      	movs	r2, #4
 80066da:	409a      	lsls	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	4013      	ands	r3, r2
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d026      	beq.n	8006732 <HAL_DMA_IRQHandler+0x7a>
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d021      	beq.n	8006732 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0320 	and.w	r3, r3, #32
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d107      	bne.n	800670c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f022 0204 	bic.w	r2, r2, #4
 800670a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006710:	f003 021f 	and.w	r2, r3, #31
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006718:	2104      	movs	r1, #4
 800671a:	fa01 f202 	lsl.w	r2, r1, r2
 800671e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006724:	2b00      	cmp	r3, #0
 8006726:	d071      	beq.n	800680c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006730:	e06c      	b.n	800680c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006736:	f003 031f 	and.w	r3, r3, #31
 800673a:	2202      	movs	r2, #2
 800673c:	409a      	lsls	r2, r3
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	4013      	ands	r3, r2
 8006742:	2b00      	cmp	r3, #0
 8006744:	d02e      	beq.n	80067a4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	2b00      	cmp	r3, #0
 800674e:	d029      	beq.n	80067a4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0320 	and.w	r3, r3, #32
 800675a:	2b00      	cmp	r3, #0
 800675c:	d10b      	bne.n	8006776 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f022 020a 	bic.w	r2, r2, #10
 800676c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800677a:	f003 021f 	and.w	r2, r3, #31
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006782:	2102      	movs	r1, #2
 8006784:	fa01 f202 	lsl.w	r2, r1, r2
 8006788:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006796:	2b00      	cmp	r3, #0
 8006798:	d038      	beq.n	800680c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80067a2:	e033      	b.n	800680c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067a8:	f003 031f 	and.w	r3, r3, #31
 80067ac:	2208      	movs	r2, #8
 80067ae:	409a      	lsls	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	4013      	ands	r3, r2
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d02a      	beq.n	800680e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	f003 0308 	and.w	r3, r3, #8
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d025      	beq.n	800680e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f022 020e 	bic.w	r2, r2, #14
 80067d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d6:	f003 021f 	and.w	r2, r3, #31
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067de:	2101      	movs	r1, #1
 80067e0:	fa01 f202 	lsl.w	r2, r1, r2
 80067e4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006800:	2b00      	cmp	r3, #0
 8006802:	d004      	beq.n	800680e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800680c:	bf00      	nop
 800680e:	bf00      	nop
}
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
	...

08006818 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006818:	b480      	push	{r7}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	461a      	mov	r2, r3
 8006826:	4b16      	ldr	r3, [pc, #88]	@ (8006880 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006828:	429a      	cmp	r2, r3
 800682a:	d802      	bhi.n	8006832 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800682c:	4b15      	ldr	r3, [pc, #84]	@ (8006884 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800682e:	617b      	str	r3, [r7, #20]
 8006830:	e001      	b.n	8006836 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8006832:	4b15      	ldr	r3, [pc, #84]	@ (8006888 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006834:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	b2db      	uxtb	r3, r3
 8006840:	3b08      	subs	r3, #8
 8006842:	4a12      	ldr	r2, [pc, #72]	@ (800688c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006844:	fba2 2303 	umull	r2, r3, r2, r3
 8006848:	091b      	lsrs	r3, r3, #4
 800684a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006850:	089b      	lsrs	r3, r3, #2
 8006852:	009a      	lsls	r2, r3, #2
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	4413      	add	r3, r2
 8006858:	461a      	mov	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a0b      	ldr	r2, [pc, #44]	@ (8006890 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006862:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f003 031f 	and.w	r3, r3, #31
 800686a:	2201      	movs	r2, #1
 800686c:	409a      	lsls	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006872:	bf00      	nop
 8006874:	371c      	adds	r7, #28
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	40020407 	.word	0x40020407
 8006884:	40020800 	.word	0x40020800
 8006888:	40020820 	.word	0x40020820
 800688c:	cccccccd 	.word	0xcccccccd
 8006890:	40020880 	.word	0x40020880

08006894 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	4b0b      	ldr	r3, [pc, #44]	@ (80068d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80068a8:	4413      	add	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	461a      	mov	r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a08      	ldr	r2, [pc, #32]	@ (80068d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80068b6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	3b01      	subs	r3, #1
 80068bc:	f003 031f 	and.w	r3, r3, #31
 80068c0:	2201      	movs	r2, #1
 80068c2:	409a      	lsls	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80068c8:	bf00      	nop
 80068ca:	3714      	adds	r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr
 80068d4:	1000823f 	.word	0x1000823f
 80068d8:	40020940 	.word	0x40020940

080068dc <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	460b      	mov	r3, r1
 80068e6:	607a      	str	r2, [r7, #4]
 80068e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80068ea:	2300      	movs	r3, #0
 80068ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 80068ee:	7afb      	ldrb	r3, [r7, #11]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d103      	bne.n	80068fc <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	605a      	str	r2, [r3, #4]
      break;
 80068fa:	e005      	b.n	8006908 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	75fb      	strb	r3, [r7, #23]
      break;
 8006906:	bf00      	nop
  }

  return status;
 8006908:	7dfb      	ldrb	r3, [r7, #23]
}
 800690a:	4618      	mov	r0, r3
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr

08006916 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8006916:	b480      	push	{r7}
 8006918:	b083      	sub	sp, #12
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
 800691e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d101      	bne.n	800692a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e003      	b.n	8006932 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	683a      	ldr	r2, [r7, #0]
 800692e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006930:	2300      	movs	r3, #0
  }
}
 8006932:	4618      	mov	r0, r3
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
	...

08006940 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b086      	sub	sp, #24
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	0c1b      	lsrs	r3, r3, #16
 800694e:	f003 0301 	and.w	r3, r3, #1
 8006952:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 031f 	and.w	r3, r3, #31
 800695c:	2201      	movs	r2, #1
 800695e:	fa02 f303 	lsl.w	r3, r2, r3
 8006962:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	015a      	lsls	r2, r3, #5
 8006968:	4b0c      	ldr	r3, [pc, #48]	@ (800699c <HAL_EXTI_IRQHandler+0x5c>)
 800696a:	4413      	add	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	4013      	ands	r3, r2
 8006976:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d009      	beq.n	8006992 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d002      	beq.n	8006992 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	4798      	blx	r3
    }
  }
}
 8006992:	bf00      	nop
 8006994:	3718      	adds	r7, #24
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	40010414 	.word	0x40010414

080069a0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d101      	bne.n	80069b2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e147      	b.n	8006c42 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d106      	bne.n	80069cc <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f7f9 fffa 	bl	80009c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	699a      	ldr	r2, [r3, #24]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0210 	bic.w	r2, r2, #16
 80069da:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80069dc:	f7fd fd06 	bl	80043ec <HAL_GetTick>
 80069e0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80069e2:	e012      	b.n	8006a0a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80069e4:	f7fd fd02 	bl	80043ec <HAL_GetTick>
 80069e8:	4602      	mov	r2, r0
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b0a      	cmp	r3, #10
 80069f0:	d90b      	bls.n	8006a0a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069f6:	f043 0201 	orr.w	r2, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2203      	movs	r2, #3
 8006a02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e11b      	b.n	8006c42 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	f003 0308 	and.w	r3, r3, #8
 8006a14:	2b08      	cmp	r3, #8
 8006a16:	d0e5      	beq.n	80069e4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699a      	ldr	r2, [r3, #24]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0201 	orr.w	r2, r2, #1
 8006a26:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a28:	f7fd fce0 	bl	80043ec <HAL_GetTick>
 8006a2c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006a2e:	e012      	b.n	8006a56 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006a30:	f7fd fcdc 	bl	80043ec <HAL_GetTick>
 8006a34:	4602      	mov	r2, r0
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	2b0a      	cmp	r3, #10
 8006a3c:	d90b      	bls.n	8006a56 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a42:	f043 0201 	orr.w	r2, r3, #1
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2203      	movs	r2, #3
 8006a4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e0f5      	b.n	8006c42 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d0e5      	beq.n	8006a30 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	699a      	ldr	r2, [r3, #24]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f042 0202 	orr.w	r2, r2, #2
 8006a72:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a74      	ldr	r2, [pc, #464]	@ (8006c4c <HAL_FDCAN_Init+0x2ac>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d103      	bne.n	8006a86 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006a7e:	4a74      	ldr	r2, [pc, #464]	@ (8006c50 <HAL_FDCAN_Init+0x2b0>)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	7c1b      	ldrb	r3, [r3, #16]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d108      	bne.n	8006aa0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	699a      	ldr	r2, [r3, #24]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a9c:	619a      	str	r2, [r3, #24]
 8006a9e:	e007      	b.n	8006ab0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	699a      	ldr	r2, [r3, #24]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006aae:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	7c5b      	ldrb	r3, [r3, #17]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d108      	bne.n	8006aca <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	699a      	ldr	r2, [r3, #24]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ac6:	619a      	str	r2, [r3, #24]
 8006ac8:	e007      	b.n	8006ada <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	699a      	ldr	r2, [r3, #24]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006ad8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	7c9b      	ldrb	r3, [r3, #18]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d108      	bne.n	8006af4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	699a      	ldr	r2, [r3, #24]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006af0:	619a      	str	r2, [r3, #24]
 8006af2:	e007      	b.n	8006b04 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	699a      	ldr	r2, [r3, #24]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b02:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689a      	ldr	r2, [r3, #8]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	430a      	orrs	r2, r1
 8006b18:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	699a      	ldr	r2, [r3, #24]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006b28:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	691a      	ldr	r2, [r3, #16]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f022 0210 	bic.w	r2, r2, #16
 8006b38:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d108      	bne.n	8006b54 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	699a      	ldr	r2, [r3, #24]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f042 0204 	orr.w	r2, r2, #4
 8006b50:	619a      	str	r2, [r3, #24]
 8006b52:	e02c      	b.n	8006bae <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d028      	beq.n	8006bae <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d01c      	beq.n	8006b9e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006b72:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	691a      	ldr	r2, [r3, #16]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0210 	orr.w	r2, r2, #16
 8006b82:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	2b03      	cmp	r3, #3
 8006b8a:	d110      	bne.n	8006bae <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	699a      	ldr	r2, [r3, #24]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f042 0220 	orr.w	r2, r2, #32
 8006b9a:	619a      	str	r2, [r3, #24]
 8006b9c:	e007      	b.n	8006bae <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	699a      	ldr	r2, [r3, #24]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f042 0220 	orr.w	r2, r2, #32
 8006bac:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006bbe:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6a1b      	ldr	r3, [r3, #32]
 8006bc4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006bc6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006bd6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006bd8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006be2:	d115      	bne.n	8006c10 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006bf2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006bfc:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c04:	3b01      	subs	r3, #1
 8006c06:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006c0c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006c0e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	430a      	orrs	r2, r1
 8006c22:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 fd62 	bl	80076f0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3710      	adds	r7, #16
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	40006400 	.word	0x40006400
 8006c50:	40006500 	.word	0x40006500

08006c54 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b087      	sub	sp, #28
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c64:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006c66:	7dfb      	ldrb	r3, [r7, #23]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d002      	beq.n	8006c72 <HAL_FDCAN_ConfigFilter+0x1e>
 8006c6c:	7dfb      	ldrb	r3, [r7, #23]
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d13d      	bne.n	8006cee <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d119      	bne.n	8006cae <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006c86:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8006c8e:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006c94:	4313      	orrs	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	4413      	add	r3, r2
 8006ca4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	601a      	str	r2, [r3, #0]
 8006cac:	e01d      	b.n	8006cea <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	075a      	lsls	r2, r3, #29
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	079a      	lsls	r2, r3, #30
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	00db      	lsls	r3, r3, #3
 8006cd4:	4413      	add	r3, r2
 8006cd6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	3304      	adds	r3, #4
 8006ce2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006cea:	2300      	movs	r3, #0
 8006cec:	e006      	b.n	8006cfc <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cf2:	f043 0202 	orr.w	r2, r3, #2
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
  }
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	371c      	adds	r7, #28
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	607a      	str	r2, [r7, #4]
 8006d14:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d116      	bne.n	8006d50 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d2a:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	011a      	lsls	r2, r3, #4
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	431a      	orrs	r2, r3
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	005b      	lsls	r3, r3, #1
 8006d3c:	431a      	orrs	r2, r3
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	431a      	orrs	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	e006      	b.n	8006d5e <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d54:	f043 0204 	orr.w	r2, r3, #4
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
  }
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3714      	adds	r7, #20
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d110      	bne.n	8006da0 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2202      	movs	r2, #2
 8006d82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	699a      	ldr	r2, [r3, #24]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0201 	bic.w	r2, r2, #1
 8006d94:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	e006      	b.n	8006dae <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006da4:	f043 0204 	orr.w	r2, r3, #4
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
  }
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	370c      	adds	r7, #12
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b085      	sub	sp, #20
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d156      	bne.n	8006e80 <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	699a      	ldr	r2, [r3, #24]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f042 0201 	orr.w	r2, r2, #1
 8006de0:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006de2:	e011      	b.n	8006e08 <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2b0a      	cmp	r3, #10
 8006de8:	d90b      	bls.n	8006e02 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dee:	f043 0201 	orr.w	r2, r3, #1
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2203      	movs	r2, #3
 8006dfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e045      	b.n	8006e8e <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	3301      	adds	r3, #1
 8006e06:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d0e6      	beq.n	8006de4 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	699a      	ldr	r2, [r3, #24]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f022 0210 	bic.w	r2, r2, #16
 8006e28:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006e2a:	e011      	b.n	8006e50 <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2b0a      	cmp	r3, #10
 8006e30:	d90b      	bls.n	8006e4a <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e36:	f043 0201 	orr.w	r2, r3, #1
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2203      	movs	r2, #3
 8006e42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e021      	b.n	8006e8e <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	699b      	ldr	r3, [r3, #24]
 8006e56:	f003 0308 	and.w	r3, r3, #8
 8006e5a:	2b08      	cmp	r3, #8
 8006e5c:	d0e6      	beq.n	8006e2c <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	699a      	ldr	r2, [r3, #24]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f042 0202 	orr.w	r2, r2, #2
 8006e6c:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Return function status */
    return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	e006      	b.n	8006e8e <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e84:	f043 0208 	orr.w	r2, r3, #8
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
  }
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr

08006e9a <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8006e9a:	b580      	push	{r7, lr}
 8006e9c:	b086      	sub	sp, #24
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	60f8      	str	r0, [r7, #12]
 8006ea2:	60b9      	str	r1, [r7, #8]
 8006ea4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d12c      	bne.n	8006f0c <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006eba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d007      	beq.n	8006ed2 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ec6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e023      	b.n	8006f1a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006eda:	0c1b      	lsrs	r3, r3, #16
 8006edc:	f003 0303 	and.w	r3, r3, #3
 8006ee0:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	68b9      	ldr	r1, [r7, #8]
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f000 fc57 	bl	800779c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8006efa:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006efe:	2201      	movs	r2, #1
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	409a      	lsls	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	e006      	b.n	8006f1a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f10:	f043 0208 	orr.w	r2, r3, #8
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
  }
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3718      	adds	r7, #24
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
	...

08006f24 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b08b      	sub	sp, #44	@ 0x2c
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	607a      	str	r2, [r7, #4]
 8006f30:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8006f32:	2300      	movs	r3, #0
 8006f34:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006f3c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006f3e:	7efb      	ldrb	r3, [r7, #27]
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	f040 80e8 	bne.w	8007116 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2b40      	cmp	r3, #64	@ 0x40
 8006f4a:	d137      	bne.n	8006fbc <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f54:	f003 030f 	and.w	r3, r3, #15
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d107      	bne.n	8006f6c <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f60:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e0db      	b.n	8007124 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f7c:	d10a      	bne.n	8006f94 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f8e:	d101      	bne.n	8006f94 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006f90:	2301      	movs	r3, #1
 8006f92:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f9c:	0a1b      	lsrs	r3, r3, #8
 8006f9e:	f003 0303 	and.w	r3, r3, #3
 8006fa2:	69fa      	ldr	r2, [r7, #28]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8006fac:	69fa      	ldr	r2, [r7, #28]
 8006fae:	4613      	mov	r3, r2
 8006fb0:	00db      	lsls	r3, r3, #3
 8006fb2:	4413      	add	r3, r2
 8006fb4:	00db      	lsls	r3, r3, #3
 8006fb6:	440b      	add	r3, r1
 8006fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fba:	e036      	b.n	800702a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fc4:	f003 030f 	and.w	r3, r3, #15
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d107      	bne.n	8006fdc <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fd0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e0a3      	b.n	8007124 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fe4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fe8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fec:	d10a      	bne.n	8007004 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ffa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ffe:	d101      	bne.n	8007004 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007000:	2301      	movs	r3, #1
 8007002:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800700c:	0a1b      	lsrs	r3, r3, #8
 800700e:	f003 0303 	and.w	r3, r3, #3
 8007012:	69fa      	ldr	r2, [r7, #28]
 8007014:	4413      	add	r3, r2
 8007016:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800701c:	69fa      	ldr	r2, [r7, #28]
 800701e:	4613      	mov	r3, r2
 8007020:	00db      	lsls	r3, r3, #3
 8007022:	4413      	add	r3, r2
 8007024:	00db      	lsls	r3, r3, #3
 8007026:	440b      	add	r3, r1
 8007028:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800702a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d107      	bne.n	800704e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800703e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	0c9b      	lsrs	r3, r3, #18
 8007044:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	601a      	str	r2, [r3, #0]
 800704c:	e005      	b.n	800705a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800705a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007074:	3304      	adds	r3, #4
 8007076:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	b29a      	uxth	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	0c1b      	lsrs	r3, r3, #16
 8007088:	f003 020f 	and.w	r2, r3, #15
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800709c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80070a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	0e1b      	lsrs	r3, r3, #24
 80070ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80070b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	0fda      	lsrs	r2, r3, #31
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80070c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c2:	3304      	adds	r3, #4
 80070c4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80070c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80070ca:	2300      	movs	r3, #0
 80070cc:	623b      	str	r3, [r7, #32]
 80070ce:	e00a      	b.n	80070e6 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	6a3b      	ldr	r3, [r7, #32]
 80070d4:	441a      	add	r2, r3
 80070d6:	6839      	ldr	r1, [r7, #0]
 80070d8:	6a3b      	ldr	r3, [r7, #32]
 80070da:	440b      	add	r3, r1
 80070dc:	7812      	ldrb	r2, [r2, #0]
 80070de:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	3301      	adds	r3, #1
 80070e4:	623b      	str	r3, [r7, #32]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	4a11      	ldr	r2, [pc, #68]	@ (8007130 <HAL_FDCAN_GetRxMessage+0x20c>)
 80070ec:	5cd3      	ldrb	r3, [r2, r3]
 80070ee:	461a      	mov	r2, r3
 80070f0:	6a3b      	ldr	r3, [r7, #32]
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d3ec      	bcc.n	80070d0 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	2b40      	cmp	r3, #64	@ 0x40
 80070fa:	d105      	bne.n	8007108 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8007106:	e004      	b.n	8007112 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	69fa      	ldr	r2, [r7, #28]
 800710e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8007112:	2300      	movs	r3, #0
 8007114:	e006      	b.n	8007124 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800711a:	f043 0208 	orr.w	r2, r3, #8
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
  }
}
 8007124:	4618      	mov	r0, r3
 8007126:	372c      	adds	r7, #44	@ 0x2c
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr
 8007130:	0800e24c 	.word	0x0800e24c

08007134 <HAL_FDCAN_GetTxEvent>:
  *         the configuration information for the specified FDCAN.
  * @param  pTxEvent pointer to a FDCAN_TxEventFifoTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent)
{
 8007134:	b480      	push	{r7}
 8007136:	b087      	sub	sp, #28
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  uint32_t *TxEventAddress;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007144:	75fb      	strb	r3, [r7, #23]

  if (state == HAL_FDCAN_STATE_BUSY)
 8007146:	7dfb      	ldrb	r3, [r7, #23]
 8007148:	2b02      	cmp	r3, #2
 800714a:	d16e      	bne.n	800722a <HAL_FDCAN_GetTxEvent+0xf6>
  {
    /* Check that the Tx event FIFO is not empty */
    if ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFFL) == 0U)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007154:	f003 0307 	and.w	r3, r3, #7
 8007158:	2b00      	cmp	r3, #0
 800715a:	d107      	bne.n	800716c <HAL_FDCAN_GetTxEvent+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007160:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e065      	b.n	8007238 <HAL_FDCAN_GetTxEvent+0x104>
    }

    /* Calculate Tx event FIFO element address */
    GetIndex = ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFGI) >> FDCAN_TXEFS_EFGI_Pos);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007174:	0a1b      	lsrs	r3, r3, #8
 8007176:	f003 0303 	and.w	r3, r3, #3
 800717a:	613b      	str	r3, [r7, #16]
    TxEventAddress = (uint32_t *)(hfdcan->msgRam.TxEventFIFOSA + (GetIndex * SRAMCAN_TEF_SIZE));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	00db      	lsls	r3, r3, #3
 8007184:	4413      	add	r3, r2
 8007186:	60fb      	str	r3, [r7, #12]

    /* Retrieve IdType */
    pTxEvent->IdType = *TxEventAddress & FDCAN_ELEMENT_MASK_XTD;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pTxEvent->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d107      	bne.n	80071ac <HAL_FDCAN_GetTxEvent+0x78>
    {
      pTxEvent->Identifier = ((*TxEventAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	0c9b      	lsrs	r3, r3, #18
 80071a2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	601a      	str	r2, [r3, #0]
 80071aa:	e005      	b.n	80071b8 <HAL_FDCAN_GetTxEvent+0x84>
    }
    else /* Extended ID element */
    {
      pTxEvent->Identifier = (*TxEventAddress & FDCAN_ELEMENT_MASK_EXTID);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve TxFrameType */
    pTxEvent->TxFrameType = (*TxEventAddress & FDCAN_ELEMENT_MASK_RTR);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pTxEvent->ErrorStateIndicator = (*TxEventAddress & FDCAN_ELEMENT_MASK_ESI);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	611a      	str	r2, [r3, #16]

    /* Increment TxEventAddress pointer to second word of Tx Event FIFO element */
    TxEventAddress++;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	3304      	adds	r3, #4
 80071d4:	60fb      	str	r3, [r7, #12]

    /* Retrieve TxTimestamp */
    pTxEvent->TxTimestamp = (*TxEventAddress & FDCAN_ELEMENT_MASK_TS);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	b29a      	uxth	r2, r3
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pTxEvent->DataLength = ((*TxEventAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	0c1b      	lsrs	r3, r3, #16
 80071e6:	f003 020f 	and.w	r2, r3, #15
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pTxEvent->BitRateSwitch = (*TxEventAddress & FDCAN_ELEMENT_MASK_BRS);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pTxEvent->FDFormat = (*TxEventAddress & FDCAN_ELEMENT_MASK_FDF);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	619a      	str	r2, [r3, #24]

    /* Retrieve EventType */
    pTxEvent->EventType = (*TxEventAddress & FDCAN_ELEMENT_MASK_ET);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Retrieve MessageMarker */
    pTxEvent->MessageMarker = ((*TxEventAddress & FDCAN_ELEMENT_MASK_MM) >> 24U);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	0e1a      	lsrs	r2, r3, #24
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	621a      	str	r2, [r3, #32]

    /* Acknowledge the Tx Event FIFO that the oldest element is read so that it increments the GetIndex */
    hfdcan->Instance->TXEFA = GetIndex;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8

    /* Return function status */
    return HAL_OK;
 8007226:	2300      	movs	r3, #0
 8007228:	e006      	b.n	8007238 <HAL_FDCAN_GetTxEvent+0x104>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800722e:	f043 0208 	orr.w	r2, r3, #8
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
  }
}
 8007238:	4618      	mov	r0, r3
 800723a:	371c      	adds	r7, #28
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8007244:	b480      	push	{r7}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007256:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007258:	7dfb      	ldrb	r3, [r7, #23]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d003      	beq.n	8007266 <HAL_FDCAN_ActivateNotification+0x22>
 800725e:	7dfb      	ldrb	r3, [r7, #23]
 8007260:	2b02      	cmp	r3, #2
 8007262:	f040 80c8 	bne.w	80073f6 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800726c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	f003 0307 	and.w	r3, r3, #7
 8007274:	2b00      	cmp	r3, #0
 8007276:	d004      	beq.n	8007282 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d03b      	beq.n	80072fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007288:	2b00      	cmp	r3, #0
 800728a:	d004      	beq.n	8007296 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	f003 0302 	and.w	r3, r3, #2
 8007292:	2b00      	cmp	r3, #0
 8007294:	d031      	beq.n	80072fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800729c:	2b00      	cmp	r3, #0
 800729e:	d004      	beq.n	80072aa <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	f003 0304 	and.w	r3, r3, #4
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d027      	beq.n	80072fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d004      	beq.n	80072be <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	f003 0308 	and.w	r3, r3, #8
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d01d      	beq.n	80072fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d004      	beq.n	80072d2 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	f003 0310 	and.w	r3, r3, #16
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d013      	beq.n	80072fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d004      	beq.n	80072e6 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	f003 0320 	and.w	r3, r3, #32
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d009      	beq.n	80072fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00c      	beq.n	800730a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d107      	bne.n	800730a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f042 0201 	orr.w	r2, r2, #1
 8007308:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	f003 0307 	and.w	r3, r3, #7
 8007310:	2b00      	cmp	r3, #0
 8007312:	d004      	beq.n	800731e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d13b      	bne.n	8007396 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007324:	2b00      	cmp	r3, #0
 8007326:	d004      	beq.n	8007332 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	f003 0302 	and.w	r3, r3, #2
 800732e:	2b00      	cmp	r3, #0
 8007330:	d131      	bne.n	8007396 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007338:	2b00      	cmp	r3, #0
 800733a:	d004      	beq.n	8007346 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	f003 0304 	and.w	r3, r3, #4
 8007342:	2b00      	cmp	r3, #0
 8007344:	d127      	bne.n	8007396 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800734c:	2b00      	cmp	r3, #0
 800734e:	d004      	beq.n	800735a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	f003 0308 	and.w	r3, r3, #8
 8007356:	2b00      	cmp	r3, #0
 8007358:	d11d      	bne.n	8007396 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007360:	2b00      	cmp	r3, #0
 8007362:	d004      	beq.n	800736e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	f003 0310 	and.w	r3, r3, #16
 800736a:	2b00      	cmp	r3, #0
 800736c:	d113      	bne.n	8007396 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007374:	2b00      	cmp	r3, #0
 8007376:	d004      	beq.n	8007382 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	f003 0320 	and.w	r3, r3, #32
 800737e:	2b00      	cmp	r3, #0
 8007380:	d109      	bne.n	8007396 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00c      	beq.n	80073a6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007392:	2b00      	cmp	r3, #0
 8007394:	d007      	beq.n	80073a6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f042 0202 	orr.w	r2, r2, #2
 80073a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d009      	beq.n	80073c4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	430a      	orrs	r2, r1
 80073c0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d009      	beq.n	80073e2 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	430a      	orrs	r2, r1
 80073de:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68ba      	ldr	r2, [r7, #8]
 80073ee:	430a      	orrs	r2, r1
 80073f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80073f2:	2300      	movs	r3, #0
 80073f4:	e006      	b.n	8007404 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073fa:	f043 0202 	orr.w	r2, r3, #2
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
  }
}
 8007404:	4618      	mov	r0, r3
 8007406:	371c      	adds	r7, #28
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b08c      	sub	sp, #48	@ 0x30
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800741e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8007422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800742a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800742c:	4013      	ands	r3, r2
 800742e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007436:	f003 0307 	and.w	r3, r3, #7
 800743a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007442:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007444:	4013      	ands	r3, r2
 8007446:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800744e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007452:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800745a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800745c:	4013      	ands	r3, r2
 800745e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007466:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800746a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007472:	6a3a      	ldr	r2, [r7, #32]
 8007474:	4013      	ands	r3, r2
 8007476:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800747e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8007482:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800748a:	69fa      	ldr	r2, [r7, #28]
 800748c:	4013      	ands	r3, r2
 800748e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007496:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800749e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	099b      	lsrs	r3, r3, #6
 80074a4:	f003 0301 	and.w	r3, r3, #1
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00c      	beq.n	80074c6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	099b      	lsrs	r3, r3, #6
 80074b0:	f003 0301 	and.w	r3, r3, #1
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d006      	beq.n	80074c6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2240      	movs	r2, #64	@ 0x40
 80074be:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f901 	bl	80076c8 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	0a1b      	lsrs	r3, r3, #8
 80074ca:	f003 0301 	and.w	r3, r3, #1
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d01a      	beq.n	8007508 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	0a1b      	lsrs	r3, r3, #8
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d014      	beq.n	8007508 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80074e6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074f0:	693a      	ldr	r2, [r7, #16]
 80074f2:	4013      	ands	r3, r2
 80074f4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80074fe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007500:	6939      	ldr	r1, [r7, #16]
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f8c1 	bl	800768a <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800750a:	2b00      	cmp	r3, #0
 800750c:	d007      	beq.n	800751e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007514:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007516:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f7fa f94d 	bl	80017b8 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800751e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007520:	2b00      	cmp	r3, #0
 8007522:	d007      	beq.n	8007534 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800752a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800752c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7fa f968 	bl	8001804 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8007534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007536:	2b00      	cmp	r3, #0
 8007538:	d007      	beq.n	800754a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007540:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007542:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7fa f9bb 	bl	80018c0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	0a5b      	lsrs	r3, r3, #9
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00d      	beq.n	8007572 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	0a5b      	lsrs	r3, r3, #9
 800755a:	f003 0301 	and.w	r3, r3, #1
 800755e:	2b00      	cmp	r3, #0
 8007560:	d007      	beq.n	8007572 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800756a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f882 	bl	8007676 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	09db      	lsrs	r3, r3, #7
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	2b00      	cmp	r3, #0
 800757c:	d019      	beq.n	80075b2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	09db      	lsrs	r3, r3, #7
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	d013      	beq.n	80075b2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007592:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	4013      	ands	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2280      	movs	r2, #128	@ 0x80
 80075a8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80075aa:	68f9      	ldr	r1, [r7, #12]
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f7fa f91e 	bl	80017ee <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	0b5b      	lsrs	r3, r3, #13
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00d      	beq.n	80075da <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	0b5b      	lsrs	r3, r3, #13
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d007      	beq.n	80075da <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80075d2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 f863 	bl	80076a0 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	0bdb      	lsrs	r3, r3, #15
 80075de:	f003 0301 	and.w	r3, r3, #1
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00d      	beq.n	8007602 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	0bdb      	lsrs	r3, r3, #15
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d007      	beq.n	8007602 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80075fa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f000 f859 	bl	80076b4 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	0b9b      	lsrs	r3, r3, #14
 8007606:	f003 0301 	and.w	r3, r3, #1
 800760a:	2b00      	cmp	r3, #0
 800760c:	d010      	beq.n	8007630 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	0b9b      	lsrs	r3, r3, #14
 8007612:	f003 0301 	and.w	r3, r3, #1
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007622:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007628:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d007      	beq.n	8007646 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	69fa      	ldr	r2, [r7, #28]
 800763c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800763e:	69f9      	ldr	r1, [r7, #28]
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7fa f89d 	bl	8001780 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d009      	beq.n	8007660 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6a3a      	ldr	r2, [r7, #32]
 8007652:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007658:	6a3b      	ldr	r3, [r7, #32]
 800765a:	431a      	orrs	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 f837 	bl	80076dc <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800766e:	bf00      	nop
 8007670:	3730      	adds	r7, #48	@ 0x30
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}

08007676 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007676:	b480      	push	{r7}
 8007678:	b083      	sub	sp, #12
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr

0800768a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800768a:	b480      	push	{r7}
 800768c:	b083      	sub	sp, #12
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
 8007692:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80076a8:	bf00      	nop
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr

080076c8 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80076f8:	4b27      	ldr	r3, [pc, #156]	@ (8007798 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80076fa:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800770a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007712:	041a      	lsls	r2, r3, #16
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	430a      	orrs	r2, r1
 800771a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007730:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007738:	061a      	lsls	r2, r3, #24
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	e005      	b.n	800777e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	3304      	adds	r3, #4
 800777c:	60fb      	str	r3, [r7, #12]
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	429a      	cmp	r2, r3
 8007788:	d3f3      	bcc.n	8007772 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800778a:	bf00      	nop
 800778c:	bf00      	nop
 800778e:	3714      	adds	r7, #20
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr
 8007798:	4000a400 	.word	0x4000a400

0800779c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800779c:	b480      	push	{r7}
 800779e:	b089      	sub	sp, #36	@ 0x24
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
 80077a8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d10a      	bne.n	80077c8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80077ba:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80077c2:	4313      	orrs	r3, r2
 80077c4:	61fb      	str	r3, [r7, #28]
 80077c6:	e00a      	b.n	80077de <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80077d0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80077d6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80077d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80077dc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80077e8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80077ee:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80077f4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80077fc:	4313      	orrs	r3, r2
 80077fe:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	4613      	mov	r3, r2
 8007808:	00db      	lsls	r3, r3, #3
 800780a:	4413      	add	r3, r2
 800780c:	00db      	lsls	r3, r3, #3
 800780e:	440b      	add	r3, r1
 8007810:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	69fa      	ldr	r2, [r7, #28]
 8007816:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	3304      	adds	r3, #4
 800781c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	693a      	ldr	r2, [r7, #16]
 8007822:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	3304      	adds	r3, #4
 8007828:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800782a:	2300      	movs	r3, #0
 800782c:	617b      	str	r3, [r7, #20]
 800782e:	e020      	b.n	8007872 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	3303      	adds	r3, #3
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	4413      	add	r3, r2
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	3302      	adds	r3, #2
 8007840:	6879      	ldr	r1, [r7, #4]
 8007842:	440b      	add	r3, r1
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007848:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	3301      	adds	r3, #1
 800784e:	6879      	ldr	r1, [r7, #4]
 8007850:	440b      	add	r3, r1
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007856:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	440a      	add	r2, r1
 800785e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007860:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	3304      	adds	r3, #4
 800786a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	3304      	adds	r3, #4
 8007870:	617b      	str	r3, [r7, #20]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	4a06      	ldr	r2, [pc, #24]	@ (8007890 <FDCAN_CopyMessageToRAM+0xf4>)
 8007878:	5cd3      	ldrb	r3, [r2, r3]
 800787a:	461a      	mov	r2, r3
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	4293      	cmp	r3, r2
 8007880:	d3d6      	bcc.n	8007830 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8007882:	bf00      	nop
 8007884:	bf00      	nop
 8007886:	3724      	adds	r7, #36	@ 0x24
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr
 8007890:	0800e24c 	.word	0x0800e24c

08007894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007894:	b480      	push	{r7}
 8007896:	b087      	sub	sp, #28
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800789e:	2300      	movs	r3, #0
 80078a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80078a2:	e15a      	b.n	8007b5a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	2101      	movs	r1, #1
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	fa01 f303 	lsl.w	r3, r1, r3
 80078b0:	4013      	ands	r3, r2
 80078b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 814c 	beq.w	8007b54 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d005      	beq.n	80078d4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d130      	bne.n	8007936 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	005b      	lsls	r3, r3, #1
 80078de:	2203      	movs	r2, #3
 80078e0:	fa02 f303 	lsl.w	r3, r2, r3
 80078e4:	43db      	mvns	r3, r3
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	4013      	ands	r3, r2
 80078ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	fa02 f303 	lsl.w	r3, r2, r3
 80078f8:	693a      	ldr	r2, [r7, #16]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800790a:	2201      	movs	r2, #1
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	fa02 f303 	lsl.w	r3, r2, r3
 8007912:	43db      	mvns	r3, r3
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	4013      	ands	r3, r2
 8007918:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	091b      	lsrs	r3, r3, #4
 8007920:	f003 0201 	and.w	r2, r3, #1
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	fa02 f303 	lsl.w	r3, r2, r3
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	4313      	orrs	r3, r2
 800792e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f003 0303 	and.w	r3, r3, #3
 800793e:	2b03      	cmp	r3, #3
 8007940:	d017      	beq.n	8007972 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	005b      	lsls	r3, r3, #1
 800794c:	2203      	movs	r2, #3
 800794e:	fa02 f303 	lsl.w	r3, r2, r3
 8007952:	43db      	mvns	r3, r3
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	4013      	ands	r3, r2
 8007958:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	005b      	lsls	r3, r3, #1
 8007962:	fa02 f303 	lsl.w	r3, r2, r3
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	4313      	orrs	r3, r2
 800796a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	f003 0303 	and.w	r3, r3, #3
 800797a:	2b02      	cmp	r3, #2
 800797c:	d123      	bne.n	80079c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	08da      	lsrs	r2, r3, #3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	3208      	adds	r2, #8
 8007986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800798a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	f003 0307 	and.w	r3, r3, #7
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	220f      	movs	r2, #15
 8007996:	fa02 f303 	lsl.w	r3, r2, r3
 800799a:	43db      	mvns	r3, r3
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	4013      	ands	r3, r2
 80079a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	691a      	ldr	r2, [r3, #16]
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	f003 0307 	and.w	r3, r3, #7
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	fa02 f303 	lsl.w	r3, r2, r3
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	08da      	lsrs	r2, r3, #3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	3208      	adds	r2, #8
 80079c0:	6939      	ldr	r1, [r7, #16]
 80079c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	005b      	lsls	r3, r3, #1
 80079d0:	2203      	movs	r2, #3
 80079d2:	fa02 f303 	lsl.w	r3, r2, r3
 80079d6:	43db      	mvns	r3, r3
 80079d8:	693a      	ldr	r2, [r7, #16]
 80079da:	4013      	ands	r3, r2
 80079dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f003 0203 	and.w	r2, r3, #3
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	005b      	lsls	r3, r3, #1
 80079ea:	fa02 f303 	lsl.w	r3, r2, r3
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	693a      	ldr	r2, [r7, #16]
 80079f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 80a6 	beq.w	8007b54 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a08:	4b5b      	ldr	r3, [pc, #364]	@ (8007b78 <HAL_GPIO_Init+0x2e4>)
 8007a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a0c:	4a5a      	ldr	r2, [pc, #360]	@ (8007b78 <HAL_GPIO_Init+0x2e4>)
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	6613      	str	r3, [r2, #96]	@ 0x60
 8007a14:	4b58      	ldr	r3, [pc, #352]	@ (8007b78 <HAL_GPIO_Init+0x2e4>)
 8007a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	60bb      	str	r3, [r7, #8]
 8007a1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007a20:	4a56      	ldr	r2, [pc, #344]	@ (8007b7c <HAL_GPIO_Init+0x2e8>)
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	089b      	lsrs	r3, r3, #2
 8007a26:	3302      	adds	r3, #2
 8007a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f003 0303 	and.w	r3, r3, #3
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	220f      	movs	r2, #15
 8007a38:	fa02 f303 	lsl.w	r3, r2, r3
 8007a3c:	43db      	mvns	r3, r3
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	4013      	ands	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007a4a:	d01f      	beq.n	8007a8c <HAL_GPIO_Init+0x1f8>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a4c      	ldr	r2, [pc, #304]	@ (8007b80 <HAL_GPIO_Init+0x2ec>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d019      	beq.n	8007a88 <HAL_GPIO_Init+0x1f4>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a4b      	ldr	r2, [pc, #300]	@ (8007b84 <HAL_GPIO_Init+0x2f0>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d013      	beq.n	8007a84 <HAL_GPIO_Init+0x1f0>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a4a      	ldr	r2, [pc, #296]	@ (8007b88 <HAL_GPIO_Init+0x2f4>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d00d      	beq.n	8007a80 <HAL_GPIO_Init+0x1ec>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a49      	ldr	r2, [pc, #292]	@ (8007b8c <HAL_GPIO_Init+0x2f8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d007      	beq.n	8007a7c <HAL_GPIO_Init+0x1e8>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a48      	ldr	r2, [pc, #288]	@ (8007b90 <HAL_GPIO_Init+0x2fc>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d101      	bne.n	8007a78 <HAL_GPIO_Init+0x1e4>
 8007a74:	2305      	movs	r3, #5
 8007a76:	e00a      	b.n	8007a8e <HAL_GPIO_Init+0x1fa>
 8007a78:	2306      	movs	r3, #6
 8007a7a:	e008      	b.n	8007a8e <HAL_GPIO_Init+0x1fa>
 8007a7c:	2304      	movs	r3, #4
 8007a7e:	e006      	b.n	8007a8e <HAL_GPIO_Init+0x1fa>
 8007a80:	2303      	movs	r3, #3
 8007a82:	e004      	b.n	8007a8e <HAL_GPIO_Init+0x1fa>
 8007a84:	2302      	movs	r3, #2
 8007a86:	e002      	b.n	8007a8e <HAL_GPIO_Init+0x1fa>
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e000      	b.n	8007a8e <HAL_GPIO_Init+0x1fa>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	f002 0203 	and.w	r2, r2, #3
 8007a94:	0092      	lsls	r2, r2, #2
 8007a96:	4093      	lsls	r3, r2
 8007a98:	693a      	ldr	r2, [r7, #16]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007a9e:	4937      	ldr	r1, [pc, #220]	@ (8007b7c <HAL_GPIO_Init+0x2e8>)
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	089b      	lsrs	r3, r3, #2
 8007aa4:	3302      	adds	r3, #2
 8007aa6:	693a      	ldr	r2, [r7, #16]
 8007aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007aac:	4b39      	ldr	r3, [pc, #228]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	43db      	mvns	r3, r3
 8007ab6:	693a      	ldr	r2, [r7, #16]
 8007ab8:	4013      	ands	r3, r2
 8007aba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d003      	beq.n	8007ad0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007ad0:	4a30      	ldr	r2, [pc, #192]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007ad6:	4b2f      	ldr	r3, [pc, #188]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	43db      	mvns	r3, r3
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d003      	beq.n	8007afa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007afa:	4a26      	ldr	r2, [pc, #152]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007b00:	4b24      	ldr	r3, [pc, #144]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	43db      	mvns	r3, r3
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d003      	beq.n	8007b24 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007b24:	4a1b      	ldr	r2, [pc, #108]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	43db      	mvns	r3, r3
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	4013      	ands	r3, r2
 8007b38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d003      	beq.n	8007b4e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007b46:	693a      	ldr	r2, [r7, #16]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007b4e:	4a11      	ldr	r2, [pc, #68]	@ (8007b94 <HAL_GPIO_Init+0x300>)
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	3301      	adds	r3, #1
 8007b58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	fa22 f303 	lsr.w	r3, r2, r3
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f47f ae9d 	bne.w	80078a4 <HAL_GPIO_Init+0x10>
  }
}
 8007b6a:	bf00      	nop
 8007b6c:	bf00      	nop
 8007b6e:	371c      	adds	r7, #28
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr
 8007b78:	40021000 	.word	0x40021000
 8007b7c:	40010000 	.word	0x40010000
 8007b80:	48000400 	.word	0x48000400
 8007b84:	48000800 	.word	0x48000800
 8007b88:	48000c00 	.word	0x48000c00
 8007b8c:	48001000 	.word	0x48001000
 8007b90:	48001400 	.word	0x48001400
 8007b94:	40010400 	.word	0x40010400

08007b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	807b      	strh	r3, [r7, #2]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ba8:	787b      	ldrb	r3, [r7, #1]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007bae:	887a      	ldrh	r2, [r7, #2]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007bb4:	e002      	b.n	8007bbc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007bb6:	887a      	ldrh	r2, [r7, #2]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b082      	sub	sp, #8
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	4603      	mov	r3, r0
 8007bd0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007bd2:	4b08      	ldr	r3, [pc, #32]	@ (8007bf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007bd4:	695a      	ldr	r2, [r3, #20]
 8007bd6:	88fb      	ldrh	r3, [r7, #6]
 8007bd8:	4013      	ands	r3, r2
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d006      	beq.n	8007bec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007bde:	4a05      	ldr	r2, [pc, #20]	@ (8007bf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007be0:	88fb      	ldrh	r3, [r7, #6]
 8007be2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007be4:	88fb      	ldrh	r3, [r7, #6]
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7fa f9a0 	bl	8001f2c <HAL_GPIO_EXTI_Callback>
  }
}
 8007bec:	bf00      	nop
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	40010400 	.word	0x40010400

08007bf8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d141      	bne.n	8007c8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c06:	4b4b      	ldr	r3, [pc, #300]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c12:	d131      	bne.n	8007c78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c14:	4b47      	ldr	r3, [pc, #284]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c1a:	4a46      	ldr	r2, [pc, #280]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007c24:	4b43      	ldr	r3, [pc, #268]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007c2c:	4a41      	ldr	r2, [pc, #260]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007c32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007c34:	4b40      	ldr	r3, [pc, #256]	@ (8007d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2232      	movs	r2, #50	@ 0x32
 8007c3a:	fb02 f303 	mul.w	r3, r2, r3
 8007c3e:	4a3f      	ldr	r2, [pc, #252]	@ (8007d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007c40:	fba2 2303 	umull	r2, r3, r2, r3
 8007c44:	0c9b      	lsrs	r3, r3, #18
 8007c46:	3301      	adds	r3, #1
 8007c48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c4a:	e002      	b.n	8007c52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007c52:	4b38      	ldr	r3, [pc, #224]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c5e:	d102      	bne.n	8007c66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1f2      	bne.n	8007c4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007c66:	4b33      	ldr	r3, [pc, #204]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c72:	d158      	bne.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	e057      	b.n	8007d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c78:	4b2e      	ldr	r3, [pc, #184]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c7e:	4a2d      	ldr	r2, [pc, #180]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007c88:	e04d      	b.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c90:	d141      	bne.n	8007d16 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c92:	4b28      	ldr	r3, [pc, #160]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007c9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c9e:	d131      	bne.n	8007d04 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007ca0:	4b24      	ldr	r3, [pc, #144]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ca6:	4a23      	ldr	r2, [pc, #140]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007cb0:	4b20      	ldr	r3, [pc, #128]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007cb8:	4a1e      	ldr	r2, [pc, #120]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007cbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8007d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2232      	movs	r2, #50	@ 0x32
 8007cc6:	fb02 f303 	mul.w	r3, r2, r3
 8007cca:	4a1c      	ldr	r2, [pc, #112]	@ (8007d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd0:	0c9b      	lsrs	r3, r3, #18
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cd6:	e002      	b.n	8007cde <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cde:	4b15      	ldr	r3, [pc, #84]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cea:	d102      	bne.n	8007cf2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1f2      	bne.n	8007cd8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007cf2:	4b10      	ldr	r3, [pc, #64]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cfe:	d112      	bne.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e011      	b.n	8007d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d04:	4b0b      	ldr	r3, [pc, #44]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007d14:	e007      	b.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007d16:	4b07      	ldr	r3, [pc, #28]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007d1e:	4a05      	ldr	r2, [pc, #20]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007d20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007d24:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3714      	adds	r7, #20
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr
 8007d34:	40007000 	.word	0x40007000
 8007d38:	20000000 	.word	0x20000000
 8007d3c:	431bde83 	.word	0x431bde83

08007d40 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007d40:	b480      	push	{r7}
 8007d42:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007d44:	4b05      	ldr	r3, [pc, #20]	@ (8007d5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	4a04      	ldr	r2, [pc, #16]	@ (8007d5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007d4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007d4e:	6093      	str	r3, [r2, #8]
}
 8007d50:	bf00      	nop
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	40007000 	.word	0x40007000

08007d60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b088      	sub	sp, #32
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d101      	bne.n	8007d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e2fe      	b.n	8008370 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0301 	and.w	r3, r3, #1
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d075      	beq.n	8007e6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d7e:	4b97      	ldr	r3, [pc, #604]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f003 030c 	and.w	r3, r3, #12
 8007d86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d88:	4b94      	ldr	r3, [pc, #592]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	f003 0303 	and.w	r3, r3, #3
 8007d90:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	2b0c      	cmp	r3, #12
 8007d96:	d102      	bne.n	8007d9e <HAL_RCC_OscConfig+0x3e>
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	d002      	beq.n	8007da4 <HAL_RCC_OscConfig+0x44>
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	2b08      	cmp	r3, #8
 8007da2:	d10b      	bne.n	8007dbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007da4:	4b8d      	ldr	r3, [pc, #564]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d05b      	beq.n	8007e68 <HAL_RCC_OscConfig+0x108>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d157      	bne.n	8007e68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e2d9      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dc4:	d106      	bne.n	8007dd4 <HAL_RCC_OscConfig+0x74>
 8007dc6:	4b85      	ldr	r3, [pc, #532]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a84      	ldr	r2, [pc, #528]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dd0:	6013      	str	r3, [r2, #0]
 8007dd2:	e01d      	b.n	8007e10 <HAL_RCC_OscConfig+0xb0>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007ddc:	d10c      	bne.n	8007df8 <HAL_RCC_OscConfig+0x98>
 8007dde:	4b7f      	ldr	r3, [pc, #508]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a7e      	ldr	r2, [pc, #504]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007de8:	6013      	str	r3, [r2, #0]
 8007dea:	4b7c      	ldr	r3, [pc, #496]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a7b      	ldr	r2, [pc, #492]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007df4:	6013      	str	r3, [r2, #0]
 8007df6:	e00b      	b.n	8007e10 <HAL_RCC_OscConfig+0xb0>
 8007df8:	4b78      	ldr	r3, [pc, #480]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a77      	ldr	r2, [pc, #476]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	4b75      	ldr	r3, [pc, #468]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a74      	ldr	r2, [pc, #464]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d013      	beq.n	8007e40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e18:	f7fc fae8 	bl	80043ec <HAL_GetTick>
 8007e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e1e:	e008      	b.n	8007e32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e20:	f7fc fae4 	bl	80043ec <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	2b64      	cmp	r3, #100	@ 0x64
 8007e2c:	d901      	bls.n	8007e32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e29e      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e32:	4b6a      	ldr	r3, [pc, #424]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d0f0      	beq.n	8007e20 <HAL_RCC_OscConfig+0xc0>
 8007e3e:	e014      	b.n	8007e6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e40:	f7fc fad4 	bl	80043ec <HAL_GetTick>
 8007e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e46:	e008      	b.n	8007e5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e48:	f7fc fad0 	bl	80043ec <HAL_GetTick>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	2b64      	cmp	r3, #100	@ 0x64
 8007e54:	d901      	bls.n	8007e5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007e56:	2303      	movs	r3, #3
 8007e58:	e28a      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e5a:	4b60      	ldr	r3, [pc, #384]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1f0      	bne.n	8007e48 <HAL_RCC_OscConfig+0xe8>
 8007e66:	e000      	b.n	8007e6a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 0302 	and.w	r3, r3, #2
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d075      	beq.n	8007f62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e76:	4b59      	ldr	r3, [pc, #356]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f003 030c 	and.w	r3, r3, #12
 8007e7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e80:	4b56      	ldr	r3, [pc, #344]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f003 0303 	and.w	r3, r3, #3
 8007e88:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	2b0c      	cmp	r3, #12
 8007e8e:	d102      	bne.n	8007e96 <HAL_RCC_OscConfig+0x136>
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d002      	beq.n	8007e9c <HAL_RCC_OscConfig+0x13c>
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	2b04      	cmp	r3, #4
 8007e9a:	d11f      	bne.n	8007edc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e9c:	4b4f      	ldr	r3, [pc, #316]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d005      	beq.n	8007eb4 <HAL_RCC_OscConfig+0x154>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d101      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e25d      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007eb4:	4b49      	ldr	r3, [pc, #292]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	061b      	lsls	r3, r3, #24
 8007ec2:	4946      	ldr	r1, [pc, #280]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007ec8:	4b45      	ldr	r3, [pc, #276]	@ (8007fe0 <HAL_RCC_OscConfig+0x280>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f7f8 ff57 	bl	8000d80 <HAL_InitTick>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d043      	beq.n	8007f60 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e249      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d023      	beq.n	8007f2c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a3c      	ldr	r2, [pc, #240]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ef0:	f7fc fa7c 	bl	80043ec <HAL_GetTick>
 8007ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ef6:	e008      	b.n	8007f0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ef8:	f7fc fa78 	bl	80043ec <HAL_GetTick>
 8007efc:	4602      	mov	r2, r0
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	2b02      	cmp	r3, #2
 8007f04:	d901      	bls.n	8007f0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007f06:	2303      	movs	r3, #3
 8007f08:	e232      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f0a:	4b34      	ldr	r3, [pc, #208]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d0f0      	beq.n	8007ef8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f16:	4b31      	ldr	r3, [pc, #196]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	061b      	lsls	r3, r3, #24
 8007f24:	492d      	ldr	r1, [pc, #180]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	604b      	str	r3, [r1, #4]
 8007f2a:	e01a      	b.n	8007f62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a2a      	ldr	r2, [pc, #168]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f38:	f7fc fa58 	bl	80043ec <HAL_GetTick>
 8007f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f3e:	e008      	b.n	8007f52 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f40:	f7fc fa54 	bl	80043ec <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e20e      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f52:	4b22      	ldr	r3, [pc, #136]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d1f0      	bne.n	8007f40 <HAL_RCC_OscConfig+0x1e0>
 8007f5e:	e000      	b.n	8007f62 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 0308 	and.w	r3, r3, #8
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d041      	beq.n	8007ff2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	695b      	ldr	r3, [r3, #20]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d01c      	beq.n	8007fb0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007f76:	4b19      	ldr	r3, [pc, #100]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f7c:	4a17      	ldr	r2, [pc, #92]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007f7e:	f043 0301 	orr.w	r3, r3, #1
 8007f82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f86:	f7fc fa31 	bl	80043ec <HAL_GetTick>
 8007f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f8c:	e008      	b.n	8007fa0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f8e:	f7fc fa2d 	bl	80043ec <HAL_GetTick>
 8007f92:	4602      	mov	r2, r0
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d901      	bls.n	8007fa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	e1e7      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fa6:	f003 0302 	and.w	r3, r3, #2
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d0ef      	beq.n	8007f8e <HAL_RCC_OscConfig+0x22e>
 8007fae:	e020      	b.n	8007ff2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007fb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fb6:	4a09      	ldr	r2, [pc, #36]	@ (8007fdc <HAL_RCC_OscConfig+0x27c>)
 8007fb8:	f023 0301 	bic.w	r3, r3, #1
 8007fbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fc0:	f7fc fa14 	bl	80043ec <HAL_GetTick>
 8007fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fc6:	e00d      	b.n	8007fe4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fc8:	f7fc fa10 	bl	80043ec <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d906      	bls.n	8007fe4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e1ca      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
 8007fda:	bf00      	nop
 8007fdc:	40021000 	.word	0x40021000
 8007fe0:	20000284 	.word	0x20000284
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fe4:	4b8c      	ldr	r3, [pc, #560]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8007fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fea:	f003 0302 	and.w	r3, r3, #2
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1ea      	bne.n	8007fc8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f003 0304 	and.w	r3, r3, #4
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 80a6 	beq.w	800814c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008000:	2300      	movs	r3, #0
 8008002:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008004:	4b84      	ldr	r3, [pc, #528]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800800c:	2b00      	cmp	r3, #0
 800800e:	d101      	bne.n	8008014 <HAL_RCC_OscConfig+0x2b4>
 8008010:	2301      	movs	r3, #1
 8008012:	e000      	b.n	8008016 <HAL_RCC_OscConfig+0x2b6>
 8008014:	2300      	movs	r3, #0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00d      	beq.n	8008036 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800801a:	4b7f      	ldr	r3, [pc, #508]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800801c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800801e:	4a7e      	ldr	r2, [pc, #504]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008024:	6593      	str	r3, [r2, #88]	@ 0x58
 8008026:	4b7c      	ldr	r3, [pc, #496]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800802a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800802e:	60fb      	str	r3, [r7, #12]
 8008030:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008032:	2301      	movs	r3, #1
 8008034:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008036:	4b79      	ldr	r3, [pc, #484]	@ (800821c <HAL_RCC_OscConfig+0x4bc>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800803e:	2b00      	cmp	r3, #0
 8008040:	d118      	bne.n	8008074 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008042:	4b76      	ldr	r3, [pc, #472]	@ (800821c <HAL_RCC_OscConfig+0x4bc>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a75      	ldr	r2, [pc, #468]	@ (800821c <HAL_RCC_OscConfig+0x4bc>)
 8008048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800804c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800804e:	f7fc f9cd 	bl	80043ec <HAL_GetTick>
 8008052:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008054:	e008      	b.n	8008068 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008056:	f7fc f9c9 	bl	80043ec <HAL_GetTick>
 800805a:	4602      	mov	r2, r0
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	1ad3      	subs	r3, r2, r3
 8008060:	2b02      	cmp	r3, #2
 8008062:	d901      	bls.n	8008068 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008064:	2303      	movs	r3, #3
 8008066:	e183      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008068:	4b6c      	ldr	r3, [pc, #432]	@ (800821c <HAL_RCC_OscConfig+0x4bc>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008070:	2b00      	cmp	r3, #0
 8008072:	d0f0      	beq.n	8008056 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	2b01      	cmp	r3, #1
 800807a:	d108      	bne.n	800808e <HAL_RCC_OscConfig+0x32e>
 800807c:	4b66      	ldr	r3, [pc, #408]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800807e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008082:	4a65      	ldr	r2, [pc, #404]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008084:	f043 0301 	orr.w	r3, r3, #1
 8008088:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800808c:	e024      	b.n	80080d8 <HAL_RCC_OscConfig+0x378>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	2b05      	cmp	r3, #5
 8008094:	d110      	bne.n	80080b8 <HAL_RCC_OscConfig+0x358>
 8008096:	4b60      	ldr	r3, [pc, #384]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800809c:	4a5e      	ldr	r2, [pc, #376]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800809e:	f043 0304 	orr.w	r3, r3, #4
 80080a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80080a6:	4b5c      	ldr	r3, [pc, #368]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ac:	4a5a      	ldr	r2, [pc, #360]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080ae:	f043 0301 	orr.w	r3, r3, #1
 80080b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80080b6:	e00f      	b.n	80080d8 <HAL_RCC_OscConfig+0x378>
 80080b8:	4b57      	ldr	r3, [pc, #348]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080be:	4a56      	ldr	r2, [pc, #344]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080c0:	f023 0301 	bic.w	r3, r3, #1
 80080c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80080c8:	4b53      	ldr	r3, [pc, #332]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ce:	4a52      	ldr	r2, [pc, #328]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80080d0:	f023 0304 	bic.w	r3, r3, #4
 80080d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d016      	beq.n	800810e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080e0:	f7fc f984 	bl	80043ec <HAL_GetTick>
 80080e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080e6:	e00a      	b.n	80080fe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080e8:	f7fc f980 	bl	80043ec <HAL_GetTick>
 80080ec:	4602      	mov	r2, r0
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	1ad3      	subs	r3, r2, r3
 80080f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e138      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080fe:	4b46      	ldr	r3, [pc, #280]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008104:	f003 0302 	and.w	r3, r3, #2
 8008108:	2b00      	cmp	r3, #0
 800810a:	d0ed      	beq.n	80080e8 <HAL_RCC_OscConfig+0x388>
 800810c:	e015      	b.n	800813a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800810e:	f7fc f96d 	bl	80043ec <HAL_GetTick>
 8008112:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008114:	e00a      	b.n	800812c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008116:	f7fc f969 	bl	80043ec <HAL_GetTick>
 800811a:	4602      	mov	r2, r0
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008124:	4293      	cmp	r3, r2
 8008126:	d901      	bls.n	800812c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e121      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800812c:	4b3a      	ldr	r3, [pc, #232]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800812e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008132:	f003 0302 	and.w	r3, r3, #2
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1ed      	bne.n	8008116 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800813a:	7ffb      	ldrb	r3, [r7, #31]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d105      	bne.n	800814c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008140:	4b35      	ldr	r3, [pc, #212]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008144:	4a34      	ldr	r2, [pc, #208]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800814a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0320 	and.w	r3, r3, #32
 8008154:	2b00      	cmp	r3, #0
 8008156:	d03c      	beq.n	80081d2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d01c      	beq.n	800819a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008160:	4b2d      	ldr	r3, [pc, #180]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008162:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008166:	4a2c      	ldr	r2, [pc, #176]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 8008168:	f043 0301 	orr.w	r3, r3, #1
 800816c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008170:	f7fc f93c 	bl	80043ec <HAL_GetTick>
 8008174:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008176:	e008      	b.n	800818a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008178:	f7fc f938 	bl	80043ec <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	2b02      	cmp	r3, #2
 8008184:	d901      	bls.n	800818a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e0f2      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800818a:	4b23      	ldr	r3, [pc, #140]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800818c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008190:	f003 0302 	and.w	r3, r3, #2
 8008194:	2b00      	cmp	r3, #0
 8008196:	d0ef      	beq.n	8008178 <HAL_RCC_OscConfig+0x418>
 8008198:	e01b      	b.n	80081d2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800819a:	4b1f      	ldr	r3, [pc, #124]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 800819c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80081a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081a2:	f023 0301 	bic.w	r3, r3, #1
 80081a6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081aa:	f7fc f91f 	bl	80043ec <HAL_GetTick>
 80081ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80081b0:	e008      	b.n	80081c4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081b2:	f7fc f91b 	bl	80043ec <HAL_GetTick>
 80081b6:	4602      	mov	r2, r0
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d901      	bls.n	80081c4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e0d5      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80081c4:	4b14      	ldr	r3, [pc, #80]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80081ca:	f003 0302 	and.w	r3, r3, #2
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1ef      	bne.n	80081b2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f000 80c9 	beq.w	800836e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80081dc:	4b0e      	ldr	r3, [pc, #56]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f003 030c 	and.w	r3, r3, #12
 80081e4:	2b0c      	cmp	r3, #12
 80081e6:	f000 8083 	beq.w	80082f0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	69db      	ldr	r3, [r3, #28]
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	d15e      	bne.n	80082b0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081f2:	4b09      	ldr	r3, [pc, #36]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a08      	ldr	r2, [pc, #32]	@ (8008218 <HAL_RCC_OscConfig+0x4b8>)
 80081f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081fe:	f7fc f8f5 	bl	80043ec <HAL_GetTick>
 8008202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008204:	e00c      	b.n	8008220 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008206:	f7fc f8f1 	bl	80043ec <HAL_GetTick>
 800820a:	4602      	mov	r2, r0
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	1ad3      	subs	r3, r2, r3
 8008210:	2b02      	cmp	r3, #2
 8008212:	d905      	bls.n	8008220 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008214:	2303      	movs	r3, #3
 8008216:	e0ab      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
 8008218:	40021000 	.word	0x40021000
 800821c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008220:	4b55      	ldr	r3, [pc, #340]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1ec      	bne.n	8008206 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800822c:	4b52      	ldr	r3, [pc, #328]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 800822e:	68da      	ldr	r2, [r3, #12]
 8008230:	4b52      	ldr	r3, [pc, #328]	@ (800837c <HAL_RCC_OscConfig+0x61c>)
 8008232:	4013      	ands	r3, r2
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	6a11      	ldr	r1, [r2, #32]
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800823c:	3a01      	subs	r2, #1
 800823e:	0112      	lsls	r2, r2, #4
 8008240:	4311      	orrs	r1, r2
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008246:	0212      	lsls	r2, r2, #8
 8008248:	4311      	orrs	r1, r2
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800824e:	0852      	lsrs	r2, r2, #1
 8008250:	3a01      	subs	r2, #1
 8008252:	0552      	lsls	r2, r2, #21
 8008254:	4311      	orrs	r1, r2
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800825a:	0852      	lsrs	r2, r2, #1
 800825c:	3a01      	subs	r2, #1
 800825e:	0652      	lsls	r2, r2, #25
 8008260:	4311      	orrs	r1, r2
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008266:	06d2      	lsls	r2, r2, #27
 8008268:	430a      	orrs	r2, r1
 800826a:	4943      	ldr	r1, [pc, #268]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 800826c:	4313      	orrs	r3, r2
 800826e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008270:	4b41      	ldr	r3, [pc, #260]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a40      	ldr	r2, [pc, #256]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 8008276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800827a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800827c:	4b3e      	ldr	r3, [pc, #248]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	4a3d      	ldr	r2, [pc, #244]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 8008282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008286:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008288:	f7fc f8b0 	bl	80043ec <HAL_GetTick>
 800828c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800828e:	e008      	b.n	80082a2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008290:	f7fc f8ac 	bl	80043ec <HAL_GetTick>
 8008294:	4602      	mov	r2, r0
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	2b02      	cmp	r3, #2
 800829c:	d901      	bls.n	80082a2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e066      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80082a2:	4b35      	ldr	r3, [pc, #212]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d0f0      	beq.n	8008290 <HAL_RCC_OscConfig+0x530>
 80082ae:	e05e      	b.n	800836e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082b0:	4b31      	ldr	r3, [pc, #196]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a30      	ldr	r2, [pc, #192]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 80082b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082bc:	f7fc f896 	bl	80043ec <HAL_GetTick>
 80082c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082c2:	e008      	b.n	80082d6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082c4:	f7fc f892 	bl	80043ec <HAL_GetTick>
 80082c8:	4602      	mov	r2, r0
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	1ad3      	subs	r3, r2, r3
 80082ce:	2b02      	cmp	r3, #2
 80082d0:	d901      	bls.n	80082d6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80082d2:	2303      	movs	r3, #3
 80082d4:	e04c      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082d6:	4b28      	ldr	r3, [pc, #160]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d1f0      	bne.n	80082c4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80082e2:	4b25      	ldr	r3, [pc, #148]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 80082e4:	68da      	ldr	r2, [r3, #12]
 80082e6:	4924      	ldr	r1, [pc, #144]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 80082e8:	4b25      	ldr	r3, [pc, #148]	@ (8008380 <HAL_RCC_OscConfig+0x620>)
 80082ea:	4013      	ands	r3, r2
 80082ec:	60cb      	str	r3, [r1, #12]
 80082ee:	e03e      	b.n	800836e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	69db      	ldr	r3, [r3, #28]
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d101      	bne.n	80082fc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e039      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80082fc:	4b1e      	ldr	r3, [pc, #120]	@ (8008378 <HAL_RCC_OscConfig+0x618>)
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	f003 0203 	and.w	r2, r3, #3
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6a1b      	ldr	r3, [r3, #32]
 800830c:	429a      	cmp	r2, r3
 800830e:	d12c      	bne.n	800836a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800831a:	3b01      	subs	r3, #1
 800831c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800831e:	429a      	cmp	r2, r3
 8008320:	d123      	bne.n	800836a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800832c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800832e:	429a      	cmp	r2, r3
 8008330:	d11b      	bne.n	800836a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800833c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800833e:	429a      	cmp	r2, r3
 8008340:	d113      	bne.n	800836a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800834c:	085b      	lsrs	r3, r3, #1
 800834e:	3b01      	subs	r3, #1
 8008350:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008352:	429a      	cmp	r2, r3
 8008354:	d109      	bne.n	800836a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008360:	085b      	lsrs	r3, r3, #1
 8008362:	3b01      	subs	r3, #1
 8008364:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008366:	429a      	cmp	r2, r3
 8008368:	d001      	beq.n	800836e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e000      	b.n	8008370 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	3720      	adds	r7, #32
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}
 8008378:	40021000 	.word	0x40021000
 800837c:	019f800c 	.word	0x019f800c
 8008380:	feeefffc 	.word	0xfeeefffc

08008384 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800838e:	2300      	movs	r3, #0
 8008390:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d101      	bne.n	800839c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e11e      	b.n	80085da <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800839c:	4b91      	ldr	r3, [pc, #580]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f003 030f 	and.w	r3, r3, #15
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d910      	bls.n	80083cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083aa:	4b8e      	ldr	r3, [pc, #568]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f023 020f 	bic.w	r2, r3, #15
 80083b2:	498c      	ldr	r1, [pc, #560]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083ba:	4b8a      	ldr	r3, [pc, #552]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 030f 	and.w	r3, r3, #15
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d001      	beq.n	80083cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e106      	b.n	80085da <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 0301 	and.w	r3, r3, #1
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d073      	beq.n	80084c0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	2b03      	cmp	r3, #3
 80083de:	d129      	bne.n	8008434 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80083e0:	4b81      	ldr	r3, [pc, #516]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	e0f4      	b.n	80085da <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80083f0:	f000 f9d0 	bl	8008794 <RCC_GetSysClockFreqFromPLLSource>
 80083f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	4a7c      	ldr	r2, [pc, #496]	@ (80085ec <HAL_RCC_ClockConfig+0x268>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d93f      	bls.n	800847e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80083fe:	4b7a      	ldr	r3, [pc, #488]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d009      	beq.n	800841e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008412:	2b00      	cmp	r3, #0
 8008414:	d033      	beq.n	800847e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800841a:	2b00      	cmp	r3, #0
 800841c:	d12f      	bne.n	800847e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800841e:	4b72      	ldr	r3, [pc, #456]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008426:	4a70      	ldr	r2, [pc, #448]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 8008428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800842c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800842e:	2380      	movs	r3, #128	@ 0x80
 8008430:	617b      	str	r3, [r7, #20]
 8008432:	e024      	b.n	800847e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	2b02      	cmp	r3, #2
 800843a:	d107      	bne.n	800844c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800843c:	4b6a      	ldr	r3, [pc, #424]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008444:	2b00      	cmp	r3, #0
 8008446:	d109      	bne.n	800845c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	e0c6      	b.n	80085da <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800844c:	4b66      	ldr	r3, [pc, #408]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008454:	2b00      	cmp	r3, #0
 8008456:	d101      	bne.n	800845c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	e0be      	b.n	80085da <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800845c:	f000 f8ce 	bl	80085fc <HAL_RCC_GetSysClockFreq>
 8008460:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	4a61      	ldr	r2, [pc, #388]	@ (80085ec <HAL_RCC_ClockConfig+0x268>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d909      	bls.n	800847e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800846a:	4b5f      	ldr	r3, [pc, #380]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008472:	4a5d      	ldr	r2, [pc, #372]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 8008474:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008478:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800847a:	2380      	movs	r3, #128	@ 0x80
 800847c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800847e:	4b5a      	ldr	r3, [pc, #360]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	f023 0203 	bic.w	r2, r3, #3
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	4957      	ldr	r1, [pc, #348]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800848c:	4313      	orrs	r3, r2
 800848e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008490:	f7fb ffac 	bl	80043ec <HAL_GetTick>
 8008494:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008496:	e00a      	b.n	80084ae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008498:	f7fb ffa8 	bl	80043ec <HAL_GetTick>
 800849c:	4602      	mov	r2, r0
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d901      	bls.n	80084ae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80084aa:	2303      	movs	r3, #3
 80084ac:	e095      	b.n	80085da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084ae:	4b4e      	ldr	r3, [pc, #312]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	f003 020c 	and.w	r2, r3, #12
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	009b      	lsls	r3, r3, #2
 80084bc:	429a      	cmp	r2, r3
 80084be:	d1eb      	bne.n	8008498 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0302 	and.w	r3, r3, #2
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d023      	beq.n	8008514 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0304 	and.w	r3, r3, #4
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d005      	beq.n	80084e4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084d8:	4b43      	ldr	r3, [pc, #268]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	4a42      	ldr	r2, [pc, #264]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80084de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80084e2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 0308 	and.w	r3, r3, #8
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d007      	beq.n	8008500 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80084f0:	4b3d      	ldr	r3, [pc, #244]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80084f8:	4a3b      	ldr	r2, [pc, #236]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80084fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80084fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008500:	4b39      	ldr	r3, [pc, #228]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	4936      	ldr	r1, [pc, #216]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800850e:	4313      	orrs	r3, r2
 8008510:	608b      	str	r3, [r1, #8]
 8008512:	e008      	b.n	8008526 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	2b80      	cmp	r3, #128	@ 0x80
 8008518:	d105      	bne.n	8008526 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800851a:	4b33      	ldr	r3, [pc, #204]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	4a32      	ldr	r2, [pc, #200]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 8008520:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008524:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008526:	4b2f      	ldr	r3, [pc, #188]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f003 030f 	and.w	r3, r3, #15
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	429a      	cmp	r2, r3
 8008532:	d21d      	bcs.n	8008570 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008534:	4b2b      	ldr	r3, [pc, #172]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f023 020f 	bic.w	r2, r3, #15
 800853c:	4929      	ldr	r1, [pc, #164]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	4313      	orrs	r3, r2
 8008542:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008544:	f7fb ff52 	bl	80043ec <HAL_GetTick>
 8008548:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800854a:	e00a      	b.n	8008562 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800854c:	f7fb ff4e 	bl	80043ec <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800855a:	4293      	cmp	r3, r2
 800855c:	d901      	bls.n	8008562 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e03b      	b.n	80085da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008562:	4b20      	ldr	r3, [pc, #128]	@ (80085e4 <HAL_RCC_ClockConfig+0x260>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 030f 	and.w	r3, r3, #15
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	429a      	cmp	r2, r3
 800856e:	d1ed      	bne.n	800854c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 0304 	and.w	r3, r3, #4
 8008578:	2b00      	cmp	r3, #0
 800857a:	d008      	beq.n	800858e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800857c:	4b1a      	ldr	r3, [pc, #104]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800857e:	689b      	ldr	r3, [r3, #8]
 8008580:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	4917      	ldr	r1, [pc, #92]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800858a:	4313      	orrs	r3, r2
 800858c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 0308 	and.w	r3, r3, #8
 8008596:	2b00      	cmp	r3, #0
 8008598:	d009      	beq.n	80085ae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800859a:	4b13      	ldr	r3, [pc, #76]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	00db      	lsls	r3, r3, #3
 80085a8:	490f      	ldr	r1, [pc, #60]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80085aa:	4313      	orrs	r3, r2
 80085ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80085ae:	f000 f825 	bl	80085fc <HAL_RCC_GetSysClockFreq>
 80085b2:	4602      	mov	r2, r0
 80085b4:	4b0c      	ldr	r3, [pc, #48]	@ (80085e8 <HAL_RCC_ClockConfig+0x264>)
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	091b      	lsrs	r3, r3, #4
 80085ba:	f003 030f 	and.w	r3, r3, #15
 80085be:	490c      	ldr	r1, [pc, #48]	@ (80085f0 <HAL_RCC_ClockConfig+0x26c>)
 80085c0:	5ccb      	ldrb	r3, [r1, r3]
 80085c2:	f003 031f 	and.w	r3, r3, #31
 80085c6:	fa22 f303 	lsr.w	r3, r2, r3
 80085ca:	4a0a      	ldr	r2, [pc, #40]	@ (80085f4 <HAL_RCC_ClockConfig+0x270>)
 80085cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80085ce:	4b0a      	ldr	r3, [pc, #40]	@ (80085f8 <HAL_RCC_ClockConfig+0x274>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7f8 fbd4 	bl	8000d80 <HAL_InitTick>
 80085d8:	4603      	mov	r3, r0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3718      	adds	r7, #24
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop
 80085e4:	40022000 	.word	0x40022000
 80085e8:	40021000 	.word	0x40021000
 80085ec:	04c4b400 	.word	0x04c4b400
 80085f0:	0800e1c8 	.word	0x0800e1c8
 80085f4:	20000000 	.word	0x20000000
 80085f8:	20000284 	.word	0x20000284

080085fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b087      	sub	sp, #28
 8008600:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008602:	4b2c      	ldr	r3, [pc, #176]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f003 030c 	and.w	r3, r3, #12
 800860a:	2b04      	cmp	r3, #4
 800860c:	d102      	bne.n	8008614 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800860e:	4b2a      	ldr	r3, [pc, #168]	@ (80086b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008610:	613b      	str	r3, [r7, #16]
 8008612:	e047      	b.n	80086a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008614:	4b27      	ldr	r3, [pc, #156]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	f003 030c 	and.w	r3, r3, #12
 800861c:	2b08      	cmp	r3, #8
 800861e:	d102      	bne.n	8008626 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008620:	4b26      	ldr	r3, [pc, #152]	@ (80086bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8008622:	613b      	str	r3, [r7, #16]
 8008624:	e03e      	b.n	80086a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008626:	4b23      	ldr	r3, [pc, #140]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	f003 030c 	and.w	r3, r3, #12
 800862e:	2b0c      	cmp	r3, #12
 8008630:	d136      	bne.n	80086a0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008632:	4b20      	ldr	r3, [pc, #128]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	f003 0303 	and.w	r3, r3, #3
 800863a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800863c:	4b1d      	ldr	r3, [pc, #116]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	091b      	lsrs	r3, r3, #4
 8008642:	f003 030f 	and.w	r3, r3, #15
 8008646:	3301      	adds	r3, #1
 8008648:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2b03      	cmp	r3, #3
 800864e:	d10c      	bne.n	800866a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008650:	4a1a      	ldr	r2, [pc, #104]	@ (80086bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	fbb2 f3f3 	udiv	r3, r2, r3
 8008658:	4a16      	ldr	r2, [pc, #88]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800865a:	68d2      	ldr	r2, [r2, #12]
 800865c:	0a12      	lsrs	r2, r2, #8
 800865e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008662:	fb02 f303 	mul.w	r3, r2, r3
 8008666:	617b      	str	r3, [r7, #20]
      break;
 8008668:	e00c      	b.n	8008684 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800866a:	4a13      	ldr	r2, [pc, #76]	@ (80086b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008672:	4a10      	ldr	r2, [pc, #64]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008674:	68d2      	ldr	r2, [r2, #12]
 8008676:	0a12      	lsrs	r2, r2, #8
 8008678:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800867c:	fb02 f303 	mul.w	r3, r2, r3
 8008680:	617b      	str	r3, [r7, #20]
      break;
 8008682:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008684:	4b0b      	ldr	r3, [pc, #44]	@ (80086b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	0e5b      	lsrs	r3, r3, #25
 800868a:	f003 0303 	and.w	r3, r3, #3
 800868e:	3301      	adds	r3, #1
 8008690:	005b      	lsls	r3, r3, #1
 8008692:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008694:	697a      	ldr	r2, [r7, #20]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	fbb2 f3f3 	udiv	r3, r2, r3
 800869c:	613b      	str	r3, [r7, #16]
 800869e:	e001      	b.n	80086a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80086a0:	2300      	movs	r3, #0
 80086a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80086a4:	693b      	ldr	r3, [r7, #16]
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	371c      	adds	r7, #28
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	40021000 	.word	0x40021000
 80086b8:	00f42400 	.word	0x00f42400
 80086bc:	016e3600 	.word	0x016e3600

080086c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086c0:	b480      	push	{r7}
 80086c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80086c4:	4b03      	ldr	r3, [pc, #12]	@ (80086d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80086c6:	681b      	ldr	r3, [r3, #0]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	20000000 	.word	0x20000000

080086d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80086dc:	f7ff fff0 	bl	80086c0 <HAL_RCC_GetHCLKFreq>
 80086e0:	4602      	mov	r2, r0
 80086e2:	4b06      	ldr	r3, [pc, #24]	@ (80086fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	0a1b      	lsrs	r3, r3, #8
 80086e8:	f003 0307 	and.w	r3, r3, #7
 80086ec:	4904      	ldr	r1, [pc, #16]	@ (8008700 <HAL_RCC_GetPCLK1Freq+0x28>)
 80086ee:	5ccb      	ldrb	r3, [r1, r3]
 80086f0:	f003 031f 	and.w	r3, r3, #31
 80086f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	40021000 	.word	0x40021000
 8008700:	0800e1d8 	.word	0x0800e1d8

08008704 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008708:	f7ff ffda 	bl	80086c0 <HAL_RCC_GetHCLKFreq>
 800870c:	4602      	mov	r2, r0
 800870e:	4b06      	ldr	r3, [pc, #24]	@ (8008728 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	0adb      	lsrs	r3, r3, #11
 8008714:	f003 0307 	and.w	r3, r3, #7
 8008718:	4904      	ldr	r1, [pc, #16]	@ (800872c <HAL_RCC_GetPCLK2Freq+0x28>)
 800871a:	5ccb      	ldrb	r3, [r1, r3]
 800871c:	f003 031f 	and.w	r3, r3, #31
 8008720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008724:	4618      	mov	r0, r3
 8008726:	bd80      	pop	{r7, pc}
 8008728:	40021000 	.word	0x40021000
 800872c:	0800e1d8 	.word	0x0800e1d8

08008730 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	220f      	movs	r2, #15
 800873e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008740:	4b12      	ldr	r3, [pc, #72]	@ (800878c <HAL_RCC_GetClockConfig+0x5c>)
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	f003 0203 	and.w	r2, r3, #3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800874c:	4b0f      	ldr	r3, [pc, #60]	@ (800878c <HAL_RCC_GetClockConfig+0x5c>)
 800874e:	689b      	ldr	r3, [r3, #8]
 8008750:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008758:	4b0c      	ldr	r3, [pc, #48]	@ (800878c <HAL_RCC_GetClockConfig+0x5c>)
 800875a:	689b      	ldr	r3, [r3, #8]
 800875c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008764:	4b09      	ldr	r3, [pc, #36]	@ (800878c <HAL_RCC_GetClockConfig+0x5c>)
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	08db      	lsrs	r3, r3, #3
 800876a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008772:	4b07      	ldr	r3, [pc, #28]	@ (8008790 <HAL_RCC_GetClockConfig+0x60>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f003 020f 	and.w	r2, r3, #15
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	601a      	str	r2, [r3, #0]
}
 800877e:	bf00      	nop
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	40021000 	.word	0x40021000
 8008790:	40022000 	.word	0x40022000

08008794 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008794:	b480      	push	{r7}
 8008796:	b087      	sub	sp, #28
 8008798:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800879a:	4b1e      	ldr	r3, [pc, #120]	@ (8008814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800879c:	68db      	ldr	r3, [r3, #12]
 800879e:	f003 0303 	and.w	r3, r3, #3
 80087a2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80087a4:	4b1b      	ldr	r3, [pc, #108]	@ (8008814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	091b      	lsrs	r3, r3, #4
 80087aa:	f003 030f 	and.w	r3, r3, #15
 80087ae:	3301      	adds	r3, #1
 80087b0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	2b03      	cmp	r3, #3
 80087b6:	d10c      	bne.n	80087d2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80087b8:	4a17      	ldr	r2, [pc, #92]	@ (8008818 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c0:	4a14      	ldr	r2, [pc, #80]	@ (8008814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087c2:	68d2      	ldr	r2, [r2, #12]
 80087c4:	0a12      	lsrs	r2, r2, #8
 80087c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80087ca:	fb02 f303 	mul.w	r3, r2, r3
 80087ce:	617b      	str	r3, [r7, #20]
    break;
 80087d0:	e00c      	b.n	80087ec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80087d2:	4a12      	ldr	r2, [pc, #72]	@ (800881c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087da:	4a0e      	ldr	r2, [pc, #56]	@ (8008814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087dc:	68d2      	ldr	r2, [r2, #12]
 80087de:	0a12      	lsrs	r2, r2, #8
 80087e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80087e4:	fb02 f303 	mul.w	r3, r2, r3
 80087e8:	617b      	str	r3, [r7, #20]
    break;
 80087ea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80087ec:	4b09      	ldr	r3, [pc, #36]	@ (8008814 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	0e5b      	lsrs	r3, r3, #25
 80087f2:	f003 0303 	and.w	r3, r3, #3
 80087f6:	3301      	adds	r3, #1
 80087f8:	005b      	lsls	r3, r3, #1
 80087fa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80087fc:	697a      	ldr	r2, [r7, #20]
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	fbb2 f3f3 	udiv	r3, r2, r3
 8008804:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008806:	687b      	ldr	r3, [r7, #4]
}
 8008808:	4618      	mov	r0, r3
 800880a:	371c      	adds	r7, #28
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr
 8008814:	40021000 	.word	0x40021000
 8008818:	016e3600 	.word	0x016e3600
 800881c:	00f42400 	.word	0x00f42400

08008820 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b086      	sub	sp, #24
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008828:	2300      	movs	r3, #0
 800882a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800882c:	2300      	movs	r3, #0
 800882e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008838:	2b00      	cmp	r3, #0
 800883a:	f000 8098 	beq.w	800896e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800883e:	2300      	movs	r3, #0
 8008840:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008842:	4b43      	ldr	r3, [pc, #268]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800884a:	2b00      	cmp	r3, #0
 800884c:	d10d      	bne.n	800886a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800884e:	4b40      	ldr	r3, [pc, #256]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008852:	4a3f      	ldr	r2, [pc, #252]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008858:	6593      	str	r3, [r2, #88]	@ 0x58
 800885a:	4b3d      	ldr	r3, [pc, #244]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800885c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800885e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008862:	60bb      	str	r3, [r7, #8]
 8008864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008866:	2301      	movs	r3, #1
 8008868:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800886a:	4b3a      	ldr	r3, [pc, #232]	@ (8008954 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a39      	ldr	r2, [pc, #228]	@ (8008954 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008874:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008876:	f7fb fdb9 	bl	80043ec <HAL_GetTick>
 800887a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800887c:	e009      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800887e:	f7fb fdb5 	bl	80043ec <HAL_GetTick>
 8008882:	4602      	mov	r2, r0
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	1ad3      	subs	r3, r2, r3
 8008888:	2b02      	cmp	r3, #2
 800888a:	d902      	bls.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800888c:	2303      	movs	r3, #3
 800888e:	74fb      	strb	r3, [r7, #19]
        break;
 8008890:	e005      	b.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008892:	4b30      	ldr	r3, [pc, #192]	@ (8008954 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800889a:	2b00      	cmp	r3, #0
 800889c:	d0ef      	beq.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800889e:	7cfb      	ldrb	r3, [r7, #19]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d159      	bne.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80088a4:	4b2a      	ldr	r3, [pc, #168]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088ae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d01e      	beq.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ba:	697a      	ldr	r2, [r7, #20]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d019      	beq.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80088c0:	4b23      	ldr	r3, [pc, #140]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80088cc:	4b20      	ldr	r3, [pc, #128]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d2:	4a1f      	ldr	r2, [pc, #124]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80088dc:	4b1c      	ldr	r3, [pc, #112]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e2:	4a1b      	ldr	r2, [pc, #108]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80088ec:	4a18      	ldr	r2, [pc, #96]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	f003 0301 	and.w	r3, r3, #1
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d016      	beq.n	800892c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088fe:	f7fb fd75 	bl	80043ec <HAL_GetTick>
 8008902:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008904:	e00b      	b.n	800891e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008906:	f7fb fd71 	bl	80043ec <HAL_GetTick>
 800890a:	4602      	mov	r2, r0
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	1ad3      	subs	r3, r2, r3
 8008910:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008914:	4293      	cmp	r3, r2
 8008916:	d902      	bls.n	800891e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008918:	2303      	movs	r3, #3
 800891a:	74fb      	strb	r3, [r7, #19]
            break;
 800891c:	e006      	b.n	800892c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800891e:	4b0c      	ldr	r3, [pc, #48]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008924:	f003 0302 	and.w	r3, r3, #2
 8008928:	2b00      	cmp	r3, #0
 800892a:	d0ec      	beq.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800892c:	7cfb      	ldrb	r3, [r7, #19]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10b      	bne.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008932:	4b07      	ldr	r3, [pc, #28]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008938:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008940:	4903      	ldr	r1, [pc, #12]	@ (8008950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008942:	4313      	orrs	r3, r2
 8008944:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008948:	e008      	b.n	800895c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800894a:	7cfb      	ldrb	r3, [r7, #19]
 800894c:	74bb      	strb	r3, [r7, #18]
 800894e:	e005      	b.n	800895c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008950:	40021000 	.word	0x40021000
 8008954:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008958:	7cfb      	ldrb	r3, [r7, #19]
 800895a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800895c:	7c7b      	ldrb	r3, [r7, #17]
 800895e:	2b01      	cmp	r3, #1
 8008960:	d105      	bne.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008962:	4ba6      	ldr	r3, [pc, #664]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008966:	4aa5      	ldr	r2, [pc, #660]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008968:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800896c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f003 0301 	and.w	r3, r3, #1
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00a      	beq.n	8008990 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800897a:	4ba0      	ldr	r3, [pc, #640]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800897c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008980:	f023 0203 	bic.w	r2, r3, #3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	499c      	ldr	r1, [pc, #624]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800898a:	4313      	orrs	r3, r2
 800898c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f003 0302 	and.w	r3, r3, #2
 8008998:	2b00      	cmp	r3, #0
 800899a:	d00a      	beq.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800899c:	4b97      	ldr	r3, [pc, #604]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800899e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089a2:	f023 020c 	bic.w	r2, r3, #12
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	4994      	ldr	r1, [pc, #592]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089ac:	4313      	orrs	r3, r2
 80089ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 0304 	and.w	r3, r3, #4
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d00a      	beq.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80089be:	4b8f      	ldr	r3, [pc, #572]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	498b      	ldr	r1, [pc, #556]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089ce:	4313      	orrs	r3, r2
 80089d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f003 0308 	and.w	r3, r3, #8
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d00a      	beq.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80089e0:	4b86      	ldr	r3, [pc, #536]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	4983      	ldr	r1, [pc, #524]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089f0:	4313      	orrs	r3, r2
 80089f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 0320 	and.w	r3, r3, #32
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d00a      	beq.n	8008a18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008a02:	4b7e      	ldr	r3, [pc, #504]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a08:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	695b      	ldr	r3, [r3, #20]
 8008a10:	497a      	ldr	r1, [pc, #488]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a12:	4313      	orrs	r3, r2
 8008a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00a      	beq.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008a24:	4b75      	ldr	r3, [pc, #468]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a2a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	699b      	ldr	r3, [r3, #24]
 8008a32:	4972      	ldr	r1, [pc, #456]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a34:	4313      	orrs	r3, r2
 8008a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d00a      	beq.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008a46:	4b6d      	ldr	r3, [pc, #436]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a4c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	4969      	ldr	r1, [pc, #420]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d00a      	beq.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008a68:	4b64      	ldr	r3, [pc, #400]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a6e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6a1b      	ldr	r3, [r3, #32]
 8008a76:	4961      	ldr	r1, [pc, #388]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00a      	beq.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a8a:	4b5c      	ldr	r3, [pc, #368]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a90:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a98:	4958      	ldr	r1, [pc, #352]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d015      	beq.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008aac:	4b53      	ldr	r3, [pc, #332]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ab2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aba:	4950      	ldr	r1, [pc, #320]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008abc:	4313      	orrs	r3, r2
 8008abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008aca:	d105      	bne.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008acc:	4b4b      	ldr	r3, [pc, #300]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ad6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d015      	beq.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008ae4:	4b45      	ldr	r3, [pc, #276]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008aea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af2:	4942      	ldr	r1, [pc, #264]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008af4:	4313      	orrs	r3, r2
 8008af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008afe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b02:	d105      	bne.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b04:	4b3d      	ldr	r3, [pc, #244]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b06:	68db      	ldr	r3, [r3, #12]
 8008b08:	4a3c      	ldr	r2, [pc, #240]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b0e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d015      	beq.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008b1c:	4b37      	ldr	r3, [pc, #220]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b22:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b2a:	4934      	ldr	r1, [pc, #208]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b3a:	d105      	bne.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	4a2e      	ldr	r2, [pc, #184]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b46:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d015      	beq.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008b54:	4b29      	ldr	r3, [pc, #164]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b62:	4926      	ldr	r1, [pc, #152]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b64:	4313      	orrs	r3, r2
 8008b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b72:	d105      	bne.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008b74:	4b21      	ldr	r3, [pc, #132]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	4a20      	ldr	r2, [pc, #128]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b7e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d015      	beq.n	8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b9a:	4918      	ldr	r1, [pc, #96]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008baa:	d105      	bne.n	8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008bac:	4b13      	ldr	r3, [pc, #76]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	4a12      	ldr	r2, [pc, #72]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008bb6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d015      	beq.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bd2:	490a      	ldr	r1, [pc, #40]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008be2:	d105      	bne.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008be4:	4b05      	ldr	r3, [pc, #20]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	4a04      	ldr	r2, [pc, #16]	@ (8008bfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008bf0:	7cbb      	ldrb	r3, [r7, #18]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3718      	adds	r7, #24
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	40021000 	.word	0x40021000

08008c00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b082      	sub	sp, #8
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d101      	bne.n	8008c12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e049      	b.n	8008ca6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d106      	bne.n	8008c2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 f841 	bl	8008cae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2202      	movs	r2, #2
 8008c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4610      	mov	r0, r2
 8008c40:	f000 fe56 	bl	80098f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2201      	movs	r2, #1
 8008c58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2201      	movs	r2, #1
 8008c90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008ca4:	2300      	movs	r3, #0
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3708      	adds	r7, #8
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008cae:	b480      	push	{r7}
 8008cb0:	b083      	sub	sp, #12
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008cb6:	bf00      	nop
 8008cb8:	370c      	adds	r7, #12
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
	...

08008cc4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b085      	sub	sp, #20
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d001      	beq.n	8008cdc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e042      	b.n	8008d62 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2202      	movs	r2, #2
 8008ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4a21      	ldr	r2, [pc, #132]	@ (8008d70 <HAL_TIM_Base_Start+0xac>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d018      	beq.n	8008d20 <HAL_TIM_Base_Start+0x5c>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cf6:	d013      	beq.n	8008d20 <HAL_TIM_Base_Start+0x5c>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8008d74 <HAL_TIM_Base_Start+0xb0>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d00e      	beq.n	8008d20 <HAL_TIM_Base_Start+0x5c>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a1c      	ldr	r2, [pc, #112]	@ (8008d78 <HAL_TIM_Base_Start+0xb4>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	d009      	beq.n	8008d20 <HAL_TIM_Base_Start+0x5c>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a1a      	ldr	r2, [pc, #104]	@ (8008d7c <HAL_TIM_Base_Start+0xb8>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d004      	beq.n	8008d20 <HAL_TIM_Base_Start+0x5c>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a19      	ldr	r2, [pc, #100]	@ (8008d80 <HAL_TIM_Base_Start+0xbc>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d115      	bne.n	8008d4c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	4b17      	ldr	r3, [pc, #92]	@ (8008d84 <HAL_TIM_Base_Start+0xc0>)
 8008d28:	4013      	ands	r3, r2
 8008d2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2b06      	cmp	r3, #6
 8008d30:	d015      	beq.n	8008d5e <HAL_TIM_Base_Start+0x9a>
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d38:	d011      	beq.n	8008d5e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f042 0201 	orr.w	r2, r2, #1
 8008d48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d4a:	e008      	b.n	8008d5e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f042 0201 	orr.w	r2, r2, #1
 8008d5a:	601a      	str	r2, [r3, #0]
 8008d5c:	e000      	b.n	8008d60 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3714      	adds	r7, #20
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr
 8008d6e:	bf00      	nop
 8008d70:	40012c00 	.word	0x40012c00
 8008d74:	40000400 	.word	0x40000400
 8008d78:	40000800 	.word	0x40000800
 8008d7c:	40013400 	.word	0x40013400
 8008d80:	40014000 	.word	0x40014000
 8008d84:	00010007 	.word	0x00010007

08008d88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d001      	beq.n	8008da0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e04a      	b.n	8008e36 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2202      	movs	r2, #2
 8008da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68da      	ldr	r2, [r3, #12]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f042 0201 	orr.w	r2, r2, #1
 8008db6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a21      	ldr	r2, [pc, #132]	@ (8008e44 <HAL_TIM_Base_Start_IT+0xbc>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d018      	beq.n	8008df4 <HAL_TIM_Base_Start_IT+0x6c>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dca:	d013      	beq.n	8008df4 <HAL_TIM_Base_Start_IT+0x6c>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8008e48 <HAL_TIM_Base_Start_IT+0xc0>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d00e      	beq.n	8008df4 <HAL_TIM_Base_Start_IT+0x6c>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4a1c      	ldr	r2, [pc, #112]	@ (8008e4c <HAL_TIM_Base_Start_IT+0xc4>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d009      	beq.n	8008df4 <HAL_TIM_Base_Start_IT+0x6c>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a1a      	ldr	r2, [pc, #104]	@ (8008e50 <HAL_TIM_Base_Start_IT+0xc8>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d004      	beq.n	8008df4 <HAL_TIM_Base_Start_IT+0x6c>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	4a19      	ldr	r2, [pc, #100]	@ (8008e54 <HAL_TIM_Base_Start_IT+0xcc>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d115      	bne.n	8008e20 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	4b17      	ldr	r3, [pc, #92]	@ (8008e58 <HAL_TIM_Base_Start_IT+0xd0>)
 8008dfc:	4013      	ands	r3, r2
 8008dfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2b06      	cmp	r3, #6
 8008e04:	d015      	beq.n	8008e32 <HAL_TIM_Base_Start_IT+0xaa>
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e0c:	d011      	beq.n	8008e32 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f042 0201 	orr.w	r2, r2, #1
 8008e1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e1e:	e008      	b.n	8008e32 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f042 0201 	orr.w	r2, r2, #1
 8008e2e:	601a      	str	r2, [r3, #0]
 8008e30:	e000      	b.n	8008e34 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	40012c00 	.word	0x40012c00
 8008e48:	40000400 	.word	0x40000400
 8008e4c:	40000800 	.word	0x40000800
 8008e50:	40013400 	.word	0x40013400
 8008e54:	40014000 	.word	0x40014000
 8008e58:	00010007 	.word	0x00010007

08008e5c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b082      	sub	sp, #8
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d101      	bne.n	8008e6e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e049      	b.n	8008f02 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d106      	bne.n	8008e88 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f7f8 fa08 	bl	8001298 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2202      	movs	r2, #2
 8008e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	3304      	adds	r3, #4
 8008e98:	4619      	mov	r1, r3
 8008e9a:	4610      	mov	r0, r2
 8008e9c:	f000 fd28 	bl	80098f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2201      	movs	r2, #1
 8008edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2201      	movs	r2, #1
 8008eec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2201      	movs	r2, #1
 8008efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3708      	adds	r7, #8
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b082      	sub	sp, #8
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d101      	bne.n	8008f1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	e049      	b.n	8008fb0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d106      	bne.n	8008f36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f7f8 f991 	bl	8001258 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2202      	movs	r2, #2
 8008f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	3304      	adds	r3, #4
 8008f46:	4619      	mov	r1, r3
 8008f48:	4610      	mov	r0, r2
 8008f4a:	f000 fcd1 	bl	80098f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2201      	movs	r2, #1
 8008f52:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2201      	movs	r2, #1
 8008f62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2201      	movs	r2, #1
 8008f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2201      	movs	r2, #1
 8008f92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2201      	movs	r2, #1
 8008f9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008fae:	2300      	movs	r3, #0
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3708      	adds	r7, #8
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d109      	bne.n	8008fdc <HAL_TIM_PWM_Start+0x24>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008fce:	b2db      	uxtb	r3, r3
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	bf14      	ite	ne
 8008fd4:	2301      	movne	r3, #1
 8008fd6:	2300      	moveq	r3, #0
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	e03c      	b.n	8009056 <HAL_TIM_PWM_Start+0x9e>
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	2b04      	cmp	r3, #4
 8008fe0:	d109      	bne.n	8008ff6 <HAL_TIM_PWM_Start+0x3e>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	bf14      	ite	ne
 8008fee:	2301      	movne	r3, #1
 8008ff0:	2300      	moveq	r3, #0
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	e02f      	b.n	8009056 <HAL_TIM_PWM_Start+0x9e>
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	2b08      	cmp	r3, #8
 8008ffa:	d109      	bne.n	8009010 <HAL_TIM_PWM_Start+0x58>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b01      	cmp	r3, #1
 8009006:	bf14      	ite	ne
 8009008:	2301      	movne	r3, #1
 800900a:	2300      	moveq	r3, #0
 800900c:	b2db      	uxtb	r3, r3
 800900e:	e022      	b.n	8009056 <HAL_TIM_PWM_Start+0x9e>
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	2b0c      	cmp	r3, #12
 8009014:	d109      	bne.n	800902a <HAL_TIM_PWM_Start+0x72>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800901c:	b2db      	uxtb	r3, r3
 800901e:	2b01      	cmp	r3, #1
 8009020:	bf14      	ite	ne
 8009022:	2301      	movne	r3, #1
 8009024:	2300      	moveq	r3, #0
 8009026:	b2db      	uxtb	r3, r3
 8009028:	e015      	b.n	8009056 <HAL_TIM_PWM_Start+0x9e>
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	2b10      	cmp	r3, #16
 800902e:	d109      	bne.n	8009044 <HAL_TIM_PWM_Start+0x8c>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009036:	b2db      	uxtb	r3, r3
 8009038:	2b01      	cmp	r3, #1
 800903a:	bf14      	ite	ne
 800903c:	2301      	movne	r3, #1
 800903e:	2300      	moveq	r3, #0
 8009040:	b2db      	uxtb	r3, r3
 8009042:	e008      	b.n	8009056 <HAL_TIM_PWM_Start+0x9e>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800904a:	b2db      	uxtb	r3, r3
 800904c:	2b01      	cmp	r3, #1
 800904e:	bf14      	ite	ne
 8009050:	2301      	movne	r3, #1
 8009052:	2300      	moveq	r3, #0
 8009054:	b2db      	uxtb	r3, r3
 8009056:	2b00      	cmp	r3, #0
 8009058:	d001      	beq.n	800905e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800905a:	2301      	movs	r3, #1
 800905c:	e097      	b.n	800918e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d104      	bne.n	800906e <HAL_TIM_PWM_Start+0xb6>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2202      	movs	r2, #2
 8009068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800906c:	e023      	b.n	80090b6 <HAL_TIM_PWM_Start+0xfe>
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	2b04      	cmp	r3, #4
 8009072:	d104      	bne.n	800907e <HAL_TIM_PWM_Start+0xc6>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2202      	movs	r2, #2
 8009078:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800907c:	e01b      	b.n	80090b6 <HAL_TIM_PWM_Start+0xfe>
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	2b08      	cmp	r3, #8
 8009082:	d104      	bne.n	800908e <HAL_TIM_PWM_Start+0xd6>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2202      	movs	r2, #2
 8009088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800908c:	e013      	b.n	80090b6 <HAL_TIM_PWM_Start+0xfe>
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	2b0c      	cmp	r3, #12
 8009092:	d104      	bne.n	800909e <HAL_TIM_PWM_Start+0xe6>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2202      	movs	r2, #2
 8009098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800909c:	e00b      	b.n	80090b6 <HAL_TIM_PWM_Start+0xfe>
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	2b10      	cmp	r3, #16
 80090a2:	d104      	bne.n	80090ae <HAL_TIM_PWM_Start+0xf6>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2202      	movs	r2, #2
 80090a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80090ac:	e003      	b.n	80090b6 <HAL_TIM_PWM_Start+0xfe>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2202      	movs	r2, #2
 80090b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2201      	movs	r2, #1
 80090bc:	6839      	ldr	r1, [r7, #0]
 80090be:	4618      	mov	r0, r3
 80090c0:	f000 ffa8 	bl	800a014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a33      	ldr	r2, [pc, #204]	@ (8009198 <HAL_TIM_PWM_Start+0x1e0>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d013      	beq.n	80090f6 <HAL_TIM_PWM_Start+0x13e>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a32      	ldr	r2, [pc, #200]	@ (800919c <HAL_TIM_PWM_Start+0x1e4>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d00e      	beq.n	80090f6 <HAL_TIM_PWM_Start+0x13e>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a30      	ldr	r2, [pc, #192]	@ (80091a0 <HAL_TIM_PWM_Start+0x1e8>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d009      	beq.n	80090f6 <HAL_TIM_PWM_Start+0x13e>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a2f      	ldr	r2, [pc, #188]	@ (80091a4 <HAL_TIM_PWM_Start+0x1ec>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d004      	beq.n	80090f6 <HAL_TIM_PWM_Start+0x13e>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a2d      	ldr	r2, [pc, #180]	@ (80091a8 <HAL_TIM_PWM_Start+0x1f0>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d101      	bne.n	80090fa <HAL_TIM_PWM_Start+0x142>
 80090f6:	2301      	movs	r3, #1
 80090f8:	e000      	b.n	80090fc <HAL_TIM_PWM_Start+0x144>
 80090fa:	2300      	movs	r3, #0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d007      	beq.n	8009110 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800910e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a20      	ldr	r2, [pc, #128]	@ (8009198 <HAL_TIM_PWM_Start+0x1e0>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d018      	beq.n	800914c <HAL_TIM_PWM_Start+0x194>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009122:	d013      	beq.n	800914c <HAL_TIM_PWM_Start+0x194>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a20      	ldr	r2, [pc, #128]	@ (80091ac <HAL_TIM_PWM_Start+0x1f4>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d00e      	beq.n	800914c <HAL_TIM_PWM_Start+0x194>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a1f      	ldr	r2, [pc, #124]	@ (80091b0 <HAL_TIM_PWM_Start+0x1f8>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d009      	beq.n	800914c <HAL_TIM_PWM_Start+0x194>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a17      	ldr	r2, [pc, #92]	@ (800919c <HAL_TIM_PWM_Start+0x1e4>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d004      	beq.n	800914c <HAL_TIM_PWM_Start+0x194>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a16      	ldr	r2, [pc, #88]	@ (80091a0 <HAL_TIM_PWM_Start+0x1e8>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d115      	bne.n	8009178 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	689a      	ldr	r2, [r3, #8]
 8009152:	4b18      	ldr	r3, [pc, #96]	@ (80091b4 <HAL_TIM_PWM_Start+0x1fc>)
 8009154:	4013      	ands	r3, r2
 8009156:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2b06      	cmp	r3, #6
 800915c:	d015      	beq.n	800918a <HAL_TIM_PWM_Start+0x1d2>
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009164:	d011      	beq.n	800918a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	681a      	ldr	r2, [r3, #0]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f042 0201 	orr.w	r2, r2, #1
 8009174:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009176:	e008      	b.n	800918a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f042 0201 	orr.w	r2, r2, #1
 8009186:	601a      	str	r2, [r3, #0]
 8009188:	e000      	b.n	800918c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800918a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800918c:	2300      	movs	r3, #0
}
 800918e:	4618      	mov	r0, r3
 8009190:	3710      	adds	r7, #16
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
 8009196:	bf00      	nop
 8009198:	40012c00 	.word	0x40012c00
 800919c:	40013400 	.word	0x40013400
 80091a0:	40014000 	.word	0x40014000
 80091a4:	40014400 	.word	0x40014400
 80091a8:	40014800 	.word	0x40014800
 80091ac:	40000400 	.word	0x40000400
 80091b0:	40000800 	.word	0x40000800
 80091b4:	00010007 	.word	0x00010007

080091b8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b082      	sub	sp, #8
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2200      	movs	r2, #0
 80091c8:	6839      	ldr	r1, [r7, #0]
 80091ca:	4618      	mov	r0, r3
 80091cc:	f000 ff22 	bl	800a014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a3e      	ldr	r2, [pc, #248]	@ (80092d0 <HAL_TIM_PWM_Stop+0x118>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d013      	beq.n	8009202 <HAL_TIM_PWM_Stop+0x4a>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a3d      	ldr	r2, [pc, #244]	@ (80092d4 <HAL_TIM_PWM_Stop+0x11c>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d00e      	beq.n	8009202 <HAL_TIM_PWM_Stop+0x4a>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a3b      	ldr	r2, [pc, #236]	@ (80092d8 <HAL_TIM_PWM_Stop+0x120>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d009      	beq.n	8009202 <HAL_TIM_PWM_Stop+0x4a>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a3a      	ldr	r2, [pc, #232]	@ (80092dc <HAL_TIM_PWM_Stop+0x124>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d004      	beq.n	8009202 <HAL_TIM_PWM_Stop+0x4a>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a38      	ldr	r2, [pc, #224]	@ (80092e0 <HAL_TIM_PWM_Stop+0x128>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d101      	bne.n	8009206 <HAL_TIM_PWM_Stop+0x4e>
 8009202:	2301      	movs	r3, #1
 8009204:	e000      	b.n	8009208 <HAL_TIM_PWM_Stop+0x50>
 8009206:	2300      	movs	r3, #0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d017      	beq.n	800923c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	6a1a      	ldr	r2, [r3, #32]
 8009212:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009216:	4013      	ands	r3, r2
 8009218:	2b00      	cmp	r3, #0
 800921a:	d10f      	bne.n	800923c <HAL_TIM_PWM_Stop+0x84>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	6a1a      	ldr	r2, [r3, #32]
 8009222:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009226:	4013      	ands	r3, r2
 8009228:	2b00      	cmp	r3, #0
 800922a:	d107      	bne.n	800923c <HAL_TIM_PWM_Stop+0x84>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800923a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	6a1a      	ldr	r2, [r3, #32]
 8009242:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009246:	4013      	ands	r3, r2
 8009248:	2b00      	cmp	r3, #0
 800924a:	d10f      	bne.n	800926c <HAL_TIM_PWM_Stop+0xb4>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	6a1a      	ldr	r2, [r3, #32]
 8009252:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009256:	4013      	ands	r3, r2
 8009258:	2b00      	cmp	r3, #0
 800925a:	d107      	bne.n	800926c <HAL_TIM_PWM_Stop+0xb4>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f022 0201 	bic.w	r2, r2, #1
 800926a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d104      	bne.n	800927c <HAL_TIM_PWM_Stop+0xc4>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800927a:	e023      	b.n	80092c4 <HAL_TIM_PWM_Stop+0x10c>
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	2b04      	cmp	r3, #4
 8009280:	d104      	bne.n	800928c <HAL_TIM_PWM_Stop+0xd4>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2201      	movs	r2, #1
 8009286:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800928a:	e01b      	b.n	80092c4 <HAL_TIM_PWM_Stop+0x10c>
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	2b08      	cmp	r3, #8
 8009290:	d104      	bne.n	800929c <HAL_TIM_PWM_Stop+0xe4>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2201      	movs	r2, #1
 8009296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800929a:	e013      	b.n	80092c4 <HAL_TIM_PWM_Stop+0x10c>
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	2b0c      	cmp	r3, #12
 80092a0:	d104      	bne.n	80092ac <HAL_TIM_PWM_Stop+0xf4>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2201      	movs	r2, #1
 80092a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80092aa:	e00b      	b.n	80092c4 <HAL_TIM_PWM_Stop+0x10c>
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	2b10      	cmp	r3, #16
 80092b0:	d104      	bne.n	80092bc <HAL_TIM_PWM_Stop+0x104>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2201      	movs	r2, #1
 80092b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092ba:	e003      	b.n	80092c4 <HAL_TIM_PWM_Stop+0x10c>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80092c4:	2300      	movs	r3, #0
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3708      	adds	r7, #8
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	bf00      	nop
 80092d0:	40012c00 	.word	0x40012c00
 80092d4:	40013400 	.word	0x40013400
 80092d8:	40014000 	.word	0x40014000
 80092dc:	40014400 	.word	0x40014400
 80092e0:	40014800 	.word	0x40014800

080092e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	f003 0302 	and.w	r3, r3, #2
 8009302:	2b00      	cmp	r3, #0
 8009304:	d020      	beq.n	8009348 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f003 0302 	and.w	r3, r3, #2
 800930c:	2b00      	cmp	r3, #0
 800930e:	d01b      	beq.n	8009348 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f06f 0202 	mvn.w	r2, #2
 8009318:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2201      	movs	r2, #1
 800931e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	699b      	ldr	r3, [r3, #24]
 8009326:	f003 0303 	and.w	r3, r3, #3
 800932a:	2b00      	cmp	r3, #0
 800932c:	d003      	beq.n	8009336 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 fac0 	bl	80098b4 <HAL_TIM_IC_CaptureCallback>
 8009334:	e005      	b.n	8009342 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fab2 	bl	80098a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f000 fac3 	bl	80098c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	f003 0304 	and.w	r3, r3, #4
 800934e:	2b00      	cmp	r3, #0
 8009350:	d020      	beq.n	8009394 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f003 0304 	and.w	r3, r3, #4
 8009358:	2b00      	cmp	r3, #0
 800935a:	d01b      	beq.n	8009394 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f06f 0204 	mvn.w	r2, #4
 8009364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2202      	movs	r2, #2
 800936a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	699b      	ldr	r3, [r3, #24]
 8009372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009376:	2b00      	cmp	r3, #0
 8009378:	d003      	beq.n	8009382 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 fa9a 	bl	80098b4 <HAL_TIM_IC_CaptureCallback>
 8009380:	e005      	b.n	800938e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fa8c 	bl	80098a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 fa9d 	bl	80098c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f003 0308 	and.w	r3, r3, #8
 800939a:	2b00      	cmp	r3, #0
 800939c:	d020      	beq.n	80093e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	f003 0308 	and.w	r3, r3, #8
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d01b      	beq.n	80093e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f06f 0208 	mvn.w	r2, #8
 80093b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2204      	movs	r2, #4
 80093b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	f003 0303 	and.w	r3, r3, #3
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d003      	beq.n	80093ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 fa74 	bl	80098b4 <HAL_TIM_IC_CaptureCallback>
 80093cc:	e005      	b.n	80093da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 fa66 	bl	80098a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 fa77 	bl	80098c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	f003 0310 	and.w	r3, r3, #16
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d020      	beq.n	800942c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f003 0310 	and.w	r3, r3, #16
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d01b      	beq.n	800942c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f06f 0210 	mvn.w	r2, #16
 80093fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2208      	movs	r2, #8
 8009402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	69db      	ldr	r3, [r3, #28]
 800940a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800940e:	2b00      	cmp	r3, #0
 8009410:	d003      	beq.n	800941a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 fa4e 	bl	80098b4 <HAL_TIM_IC_CaptureCallback>
 8009418:	e005      	b.n	8009426 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fa40 	bl	80098a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 fa51 	bl	80098c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2200      	movs	r2, #0
 800942a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	f003 0301 	and.w	r3, r3, #1
 8009432:	2b00      	cmp	r3, #0
 8009434:	d00c      	beq.n	8009450 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	f003 0301 	and.w	r3, r3, #1
 800943c:	2b00      	cmp	r3, #0
 800943e:	d007      	beq.n	8009450 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f06f 0201 	mvn.w	r2, #1
 8009448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f7f7 fc54 	bl	8000cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009456:	2b00      	cmp	r3, #0
 8009458:	d104      	bne.n	8009464 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009460:	2b00      	cmp	r3, #0
 8009462:	d00c      	beq.n	800947e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800946a:	2b00      	cmp	r3, #0
 800946c:	d007      	beq.n	800947e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f001 f82e 	bl	800a4da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009484:	2b00      	cmp	r3, #0
 8009486:	d00c      	beq.n	80094a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800948e:	2b00      	cmp	r3, #0
 8009490:	d007      	beq.n	80094a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800949a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f001 f826 	bl	800a4ee <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d00c      	beq.n	80094c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d007      	beq.n	80094c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80094be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 fa0b 	bl	80098dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	f003 0320 	and.w	r3, r3, #32
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d00c      	beq.n	80094ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f003 0320 	and.w	r3, r3, #32
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d007      	beq.n	80094ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f06f 0220 	mvn.w	r2, #32
 80094e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 ffee 	bl	800a4c6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d00c      	beq.n	800950e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d007      	beq.n	800950e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 fffa 	bl	800a502 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009514:	2b00      	cmp	r3, #0
 8009516:	d00c      	beq.n	8009532 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800951e:	2b00      	cmp	r3, #0
 8009520:	d007      	beq.n	8009532 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800952a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 fff2 	bl	800a516 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009538:	2b00      	cmp	r3, #0
 800953a:	d00c      	beq.n	8009556 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009542:	2b00      	cmp	r3, #0
 8009544:	d007      	beq.n	8009556 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800954e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 ffea 	bl	800a52a <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00c      	beq.n	800957a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009566:	2b00      	cmp	r3, #0
 8009568:	d007      	beq.n	800957a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8009572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 ffe2 	bl	800a53e <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800957a:	bf00      	nop
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
	...

08009584 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b086      	sub	sp, #24
 8009588:	af00      	add	r7, sp, #0
 800958a:	60f8      	str	r0, [r7, #12]
 800958c:	60b9      	str	r1, [r7, #8]
 800958e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800959a:	2b01      	cmp	r3, #1
 800959c:	d101      	bne.n	80095a2 <HAL_TIM_OC_ConfigChannel+0x1e>
 800959e:	2302      	movs	r3, #2
 80095a0:	e066      	b.n	8009670 <HAL_TIM_OC_ConfigChannel+0xec>
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2201      	movs	r2, #1
 80095a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2b14      	cmp	r3, #20
 80095ae:	d857      	bhi.n	8009660 <HAL_TIM_OC_ConfigChannel+0xdc>
 80095b0:	a201      	add	r2, pc, #4	@ (adr r2, 80095b8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80095b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b6:	bf00      	nop
 80095b8:	0800960d 	.word	0x0800960d
 80095bc:	08009661 	.word	0x08009661
 80095c0:	08009661 	.word	0x08009661
 80095c4:	08009661 	.word	0x08009661
 80095c8:	0800961b 	.word	0x0800961b
 80095cc:	08009661 	.word	0x08009661
 80095d0:	08009661 	.word	0x08009661
 80095d4:	08009661 	.word	0x08009661
 80095d8:	08009629 	.word	0x08009629
 80095dc:	08009661 	.word	0x08009661
 80095e0:	08009661 	.word	0x08009661
 80095e4:	08009661 	.word	0x08009661
 80095e8:	08009637 	.word	0x08009637
 80095ec:	08009661 	.word	0x08009661
 80095f0:	08009661 	.word	0x08009661
 80095f4:	08009661 	.word	0x08009661
 80095f8:	08009645 	.word	0x08009645
 80095fc:	08009661 	.word	0x08009661
 8009600:	08009661 	.word	0x08009661
 8009604:	08009661 	.word	0x08009661
 8009608:	08009653 	.word	0x08009653
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	68b9      	ldr	r1, [r7, #8]
 8009612:	4618      	mov	r0, r3
 8009614:	f000 fa08 	bl	8009a28 <TIM_OC1_SetConfig>
      break;
 8009618:	e025      	b.n	8009666 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	68b9      	ldr	r1, [r7, #8]
 8009620:	4618      	mov	r0, r3
 8009622:	f000 fa91 	bl	8009b48 <TIM_OC2_SetConfig>
      break;
 8009626:	e01e      	b.n	8009666 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	68b9      	ldr	r1, [r7, #8]
 800962e:	4618      	mov	r0, r3
 8009630:	f000 fb14 	bl	8009c5c <TIM_OC3_SetConfig>
      break;
 8009634:	e017      	b.n	8009666 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	68b9      	ldr	r1, [r7, #8]
 800963c:	4618      	mov	r0, r3
 800963e:	f000 fb95 	bl	8009d6c <TIM_OC4_SetConfig>
      break;
 8009642:	e010      	b.n	8009666 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	68b9      	ldr	r1, [r7, #8]
 800964a:	4618      	mov	r0, r3
 800964c:	f000 fc18 	bl	8009e80 <TIM_OC5_SetConfig>
      break;
 8009650:	e009      	b.n	8009666 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	68b9      	ldr	r1, [r7, #8]
 8009658:	4618      	mov	r0, r3
 800965a:	f000 fc75 	bl	8009f48 <TIM_OC6_SetConfig>
      break;
 800965e:	e002      	b.n	8009666 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8009660:	2301      	movs	r3, #1
 8009662:	75fb      	strb	r3, [r7, #23]
      break;
 8009664:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2200      	movs	r2, #0
 800966a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800966e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009670:	4618      	mov	r0, r3
 8009672:	3718      	adds	r7, #24
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b086      	sub	sp, #24
 800967c:	af00      	add	r7, sp, #0
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	60b9      	str	r1, [r7, #8]
 8009682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009684:	2300      	movs	r3, #0
 8009686:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800968e:	2b01      	cmp	r3, #1
 8009690:	d101      	bne.n	8009696 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009692:	2302      	movs	r3, #2
 8009694:	e0ff      	b.n	8009896 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2201      	movs	r2, #1
 800969a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2b14      	cmp	r3, #20
 80096a2:	f200 80f0 	bhi.w	8009886 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80096a6:	a201      	add	r2, pc, #4	@ (adr r2, 80096ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80096a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ac:	08009701 	.word	0x08009701
 80096b0:	08009887 	.word	0x08009887
 80096b4:	08009887 	.word	0x08009887
 80096b8:	08009887 	.word	0x08009887
 80096bc:	08009741 	.word	0x08009741
 80096c0:	08009887 	.word	0x08009887
 80096c4:	08009887 	.word	0x08009887
 80096c8:	08009887 	.word	0x08009887
 80096cc:	08009783 	.word	0x08009783
 80096d0:	08009887 	.word	0x08009887
 80096d4:	08009887 	.word	0x08009887
 80096d8:	08009887 	.word	0x08009887
 80096dc:	080097c3 	.word	0x080097c3
 80096e0:	08009887 	.word	0x08009887
 80096e4:	08009887 	.word	0x08009887
 80096e8:	08009887 	.word	0x08009887
 80096ec:	08009805 	.word	0x08009805
 80096f0:	08009887 	.word	0x08009887
 80096f4:	08009887 	.word	0x08009887
 80096f8:	08009887 	.word	0x08009887
 80096fc:	08009845 	.word	0x08009845
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	68b9      	ldr	r1, [r7, #8]
 8009706:	4618      	mov	r0, r3
 8009708:	f000 f98e 	bl	8009a28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	699a      	ldr	r2, [r3, #24]
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f042 0208 	orr.w	r2, r2, #8
 800971a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	699a      	ldr	r2, [r3, #24]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f022 0204 	bic.w	r2, r2, #4
 800972a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	6999      	ldr	r1, [r3, #24]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	691a      	ldr	r2, [r3, #16]
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	430a      	orrs	r2, r1
 800973c:	619a      	str	r2, [r3, #24]
      break;
 800973e:	e0a5      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68b9      	ldr	r1, [r7, #8]
 8009746:	4618      	mov	r0, r3
 8009748:	f000 f9fe 	bl	8009b48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	699a      	ldr	r2, [r3, #24]
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800975a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	699a      	ldr	r2, [r3, #24]
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800976a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6999      	ldr	r1, [r3, #24]
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	021a      	lsls	r2, r3, #8
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	430a      	orrs	r2, r1
 800977e:	619a      	str	r2, [r3, #24]
      break;
 8009780:	e084      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68b9      	ldr	r1, [r7, #8]
 8009788:	4618      	mov	r0, r3
 800978a:	f000 fa67 	bl	8009c5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	69da      	ldr	r2, [r3, #28]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f042 0208 	orr.w	r2, r2, #8
 800979c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	69da      	ldr	r2, [r3, #28]
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f022 0204 	bic.w	r2, r2, #4
 80097ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	69d9      	ldr	r1, [r3, #28]
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	691a      	ldr	r2, [r3, #16]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	430a      	orrs	r2, r1
 80097be:	61da      	str	r2, [r3, #28]
      break;
 80097c0:	e064      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68b9      	ldr	r1, [r7, #8]
 80097c8:	4618      	mov	r0, r3
 80097ca:	f000 facf 	bl	8009d6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	69da      	ldr	r2, [r3, #28]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80097dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	69da      	ldr	r2, [r3, #28]
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	69d9      	ldr	r1, [r3, #28]
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	021a      	lsls	r2, r3, #8
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	430a      	orrs	r2, r1
 8009800:	61da      	str	r2, [r3, #28]
      break;
 8009802:	e043      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68b9      	ldr	r1, [r7, #8]
 800980a:	4618      	mov	r0, r3
 800980c:	f000 fb38 	bl	8009e80 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f042 0208 	orr.w	r2, r2, #8
 800981e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f022 0204 	bic.w	r2, r2, #4
 800982e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	691a      	ldr	r2, [r3, #16]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	430a      	orrs	r2, r1
 8009840:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009842:	e023      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	68b9      	ldr	r1, [r7, #8]
 800984a:	4618      	mov	r0, r3
 800984c:	f000 fb7c 	bl	8009f48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800985e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800986e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	691b      	ldr	r3, [r3, #16]
 800987a:	021a      	lsls	r2, r3, #8
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	430a      	orrs	r2, r1
 8009882:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009884:	e002      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	75fb      	strb	r3, [r7, #23]
      break;
 800988a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2200      	movs	r2, #0
 8009890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009894:	7dfb      	ldrb	r3, [r7, #23]
}
 8009896:	4618      	mov	r0, r3
 8009898:	3718      	adds	r7, #24
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop

080098a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b083      	sub	sp, #12
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80098a8:	bf00      	nop
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098d0:	bf00      	nop
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098e4:	bf00      	nop
 80098e6:	370c      	adds	r7, #12
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a42      	ldr	r2, [pc, #264]	@ (8009a0c <TIM_Base_SetConfig+0x11c>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d00f      	beq.n	8009928 <TIM_Base_SetConfig+0x38>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800990e:	d00b      	beq.n	8009928 <TIM_Base_SetConfig+0x38>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4a3f      	ldr	r2, [pc, #252]	@ (8009a10 <TIM_Base_SetConfig+0x120>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d007      	beq.n	8009928 <TIM_Base_SetConfig+0x38>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a3e      	ldr	r2, [pc, #248]	@ (8009a14 <TIM_Base_SetConfig+0x124>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d003      	beq.n	8009928 <TIM_Base_SetConfig+0x38>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	4a3d      	ldr	r2, [pc, #244]	@ (8009a18 <TIM_Base_SetConfig+0x128>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d108      	bne.n	800993a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800992e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	68fa      	ldr	r2, [r7, #12]
 8009936:	4313      	orrs	r3, r2
 8009938:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a33      	ldr	r2, [pc, #204]	@ (8009a0c <TIM_Base_SetConfig+0x11c>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d01b      	beq.n	800997a <TIM_Base_SetConfig+0x8a>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009948:	d017      	beq.n	800997a <TIM_Base_SetConfig+0x8a>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a30      	ldr	r2, [pc, #192]	@ (8009a10 <TIM_Base_SetConfig+0x120>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d013      	beq.n	800997a <TIM_Base_SetConfig+0x8a>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a2f      	ldr	r2, [pc, #188]	@ (8009a14 <TIM_Base_SetConfig+0x124>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d00f      	beq.n	800997a <TIM_Base_SetConfig+0x8a>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a2e      	ldr	r2, [pc, #184]	@ (8009a18 <TIM_Base_SetConfig+0x128>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d00b      	beq.n	800997a <TIM_Base_SetConfig+0x8a>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a2d      	ldr	r2, [pc, #180]	@ (8009a1c <TIM_Base_SetConfig+0x12c>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d007      	beq.n	800997a <TIM_Base_SetConfig+0x8a>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a2c      	ldr	r2, [pc, #176]	@ (8009a20 <TIM_Base_SetConfig+0x130>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d003      	beq.n	800997a <TIM_Base_SetConfig+0x8a>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a2b      	ldr	r2, [pc, #172]	@ (8009a24 <TIM_Base_SetConfig+0x134>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d108      	bne.n	800998c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009980:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	4313      	orrs	r3, r2
 800998a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	695b      	ldr	r3, [r3, #20]
 8009996:	4313      	orrs	r3, r2
 8009998:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	689a      	ldr	r2, [r3, #8]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a16      	ldr	r2, [pc, #88]	@ (8009a0c <TIM_Base_SetConfig+0x11c>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d00f      	beq.n	80099d8 <TIM_Base_SetConfig+0xe8>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a17      	ldr	r2, [pc, #92]	@ (8009a18 <TIM_Base_SetConfig+0x128>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d00b      	beq.n	80099d8 <TIM_Base_SetConfig+0xe8>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4a16      	ldr	r2, [pc, #88]	@ (8009a1c <TIM_Base_SetConfig+0x12c>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d007      	beq.n	80099d8 <TIM_Base_SetConfig+0xe8>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4a15      	ldr	r2, [pc, #84]	@ (8009a20 <TIM_Base_SetConfig+0x130>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d003      	beq.n	80099d8 <TIM_Base_SetConfig+0xe8>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	4a14      	ldr	r2, [pc, #80]	@ (8009a24 <TIM_Base_SetConfig+0x134>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d103      	bne.n	80099e0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	691a      	ldr	r2, [r3, #16]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	f003 0301 	and.w	r3, r3, #1
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d105      	bne.n	80099fe <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	f023 0201 	bic.w	r2, r3, #1
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	611a      	str	r2, [r3, #16]
  }
}
 80099fe:	bf00      	nop
 8009a00:	3714      	adds	r7, #20
 8009a02:	46bd      	mov	sp, r7
 8009a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a08:	4770      	bx	lr
 8009a0a:	bf00      	nop
 8009a0c:	40012c00 	.word	0x40012c00
 8009a10:	40000400 	.word	0x40000400
 8009a14:	40000800 	.word	0x40000800
 8009a18:	40013400 	.word	0x40013400
 8009a1c:	40014000 	.word	0x40014000
 8009a20:	40014400 	.word	0x40014400
 8009a24:	40014800 	.word	0x40014800

08009a28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b087      	sub	sp, #28
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6a1b      	ldr	r3, [r3, #32]
 8009a36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6a1b      	ldr	r3, [r3, #32]
 8009a3c:	f023 0201 	bic.w	r2, r3, #1
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	699b      	ldr	r3, [r3, #24]
 8009a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f023 0303 	bic.w	r3, r3, #3
 8009a62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	68fa      	ldr	r2, [r7, #12]
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	f023 0302 	bic.w	r3, r3, #2
 8009a74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4a2c      	ldr	r2, [pc, #176]	@ (8009b34 <TIM_OC1_SetConfig+0x10c>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d00f      	beq.n	8009aa8 <TIM_OC1_SetConfig+0x80>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a2b      	ldr	r2, [pc, #172]	@ (8009b38 <TIM_OC1_SetConfig+0x110>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d00b      	beq.n	8009aa8 <TIM_OC1_SetConfig+0x80>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4a2a      	ldr	r2, [pc, #168]	@ (8009b3c <TIM_OC1_SetConfig+0x114>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d007      	beq.n	8009aa8 <TIM_OC1_SetConfig+0x80>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4a29      	ldr	r2, [pc, #164]	@ (8009b40 <TIM_OC1_SetConfig+0x118>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d003      	beq.n	8009aa8 <TIM_OC1_SetConfig+0x80>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	4a28      	ldr	r2, [pc, #160]	@ (8009b44 <TIM_OC1_SetConfig+0x11c>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d10c      	bne.n	8009ac2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	f023 0308 	bic.w	r3, r3, #8
 8009aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	697a      	ldr	r2, [r7, #20]
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	f023 0304 	bic.w	r3, r3, #4
 8009ac0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8009b34 <TIM_OC1_SetConfig+0x10c>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d00f      	beq.n	8009aea <TIM_OC1_SetConfig+0xc2>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	4a1a      	ldr	r2, [pc, #104]	@ (8009b38 <TIM_OC1_SetConfig+0x110>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d00b      	beq.n	8009aea <TIM_OC1_SetConfig+0xc2>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	4a19      	ldr	r2, [pc, #100]	@ (8009b3c <TIM_OC1_SetConfig+0x114>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d007      	beq.n	8009aea <TIM_OC1_SetConfig+0xc2>
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	4a18      	ldr	r2, [pc, #96]	@ (8009b40 <TIM_OC1_SetConfig+0x118>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d003      	beq.n	8009aea <TIM_OC1_SetConfig+0xc2>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	4a17      	ldr	r2, [pc, #92]	@ (8009b44 <TIM_OC1_SetConfig+0x11c>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d111      	bne.n	8009b0e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	695b      	ldr	r3, [r3, #20]
 8009afe:	693a      	ldr	r2, [r7, #16]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	699b      	ldr	r3, [r3, #24]
 8009b08:	693a      	ldr	r2, [r7, #16]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	68fa      	ldr	r2, [r7, #12]
 8009b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	685a      	ldr	r2, [r3, #4]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	697a      	ldr	r2, [r7, #20]
 8009b26:	621a      	str	r2, [r3, #32]
}
 8009b28:	bf00      	nop
 8009b2a:	371c      	adds	r7, #28
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr
 8009b34:	40012c00 	.word	0x40012c00
 8009b38:	40013400 	.word	0x40013400
 8009b3c:	40014000 	.word	0x40014000
 8009b40:	40014400 	.word	0x40014400
 8009b44:	40014800 	.word	0x40014800

08009b48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b087      	sub	sp, #28
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6a1b      	ldr	r3, [r3, #32]
 8009b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6a1b      	ldr	r3, [r3, #32]
 8009b5c:	f023 0210 	bic.w	r2, r3, #16
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	699b      	ldr	r3, [r3, #24]
 8009b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	021b      	lsls	r3, r3, #8
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	f023 0320 	bic.w	r3, r3, #32
 8009b96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	689b      	ldr	r3, [r3, #8]
 8009b9c:	011b      	lsls	r3, r3, #4
 8009b9e:	697a      	ldr	r2, [r7, #20]
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	4a28      	ldr	r2, [pc, #160]	@ (8009c48 <TIM_OC2_SetConfig+0x100>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d003      	beq.n	8009bb4 <TIM_OC2_SetConfig+0x6c>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	4a27      	ldr	r2, [pc, #156]	@ (8009c4c <TIM_OC2_SetConfig+0x104>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d10d      	bne.n	8009bd0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	011b      	lsls	r3, r3, #4
 8009bc2:	697a      	ldr	r2, [r7, #20]
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8009c48 <TIM_OC2_SetConfig+0x100>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d00f      	beq.n	8009bf8 <TIM_OC2_SetConfig+0xb0>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a1c      	ldr	r2, [pc, #112]	@ (8009c4c <TIM_OC2_SetConfig+0x104>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d00b      	beq.n	8009bf8 <TIM_OC2_SetConfig+0xb0>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4a1b      	ldr	r2, [pc, #108]	@ (8009c50 <TIM_OC2_SetConfig+0x108>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d007      	beq.n	8009bf8 <TIM_OC2_SetConfig+0xb0>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	4a1a      	ldr	r2, [pc, #104]	@ (8009c54 <TIM_OC2_SetConfig+0x10c>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d003      	beq.n	8009bf8 <TIM_OC2_SetConfig+0xb0>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	4a19      	ldr	r2, [pc, #100]	@ (8009c58 <TIM_OC2_SetConfig+0x110>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d113      	bne.n	8009c20 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009bfe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009c06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	695b      	ldr	r3, [r3, #20]
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	693a      	ldr	r2, [r7, #16]
 8009c10:	4313      	orrs	r3, r2
 8009c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	699b      	ldr	r3, [r3, #24]
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	693a      	ldr	r2, [r7, #16]
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	693a      	ldr	r2, [r7, #16]
 8009c24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	685a      	ldr	r2, [r3, #4]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	697a      	ldr	r2, [r7, #20]
 8009c38:	621a      	str	r2, [r3, #32]
}
 8009c3a:	bf00      	nop
 8009c3c:	371c      	adds	r7, #28
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop
 8009c48:	40012c00 	.word	0x40012c00
 8009c4c:	40013400 	.word	0x40013400
 8009c50:	40014000 	.word	0x40014000
 8009c54:	40014400 	.word	0x40014400
 8009c58:	40014800 	.word	0x40014800

08009c5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b087      	sub	sp, #28
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6a1b      	ldr	r3, [r3, #32]
 8009c6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6a1b      	ldr	r3, [r3, #32]
 8009c70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	69db      	ldr	r3, [r3, #28]
 8009c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f023 0303 	bic.w	r3, r3, #3
 8009c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68fa      	ldr	r2, [r7, #12]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	021b      	lsls	r3, r3, #8
 8009cb0:	697a      	ldr	r2, [r7, #20]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	4a27      	ldr	r2, [pc, #156]	@ (8009d58 <TIM_OC3_SetConfig+0xfc>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d003      	beq.n	8009cc6 <TIM_OC3_SetConfig+0x6a>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	4a26      	ldr	r2, [pc, #152]	@ (8009d5c <TIM_OC3_SetConfig+0x100>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d10d      	bne.n	8009ce2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ccc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	68db      	ldr	r3, [r3, #12]
 8009cd2:	021b      	lsls	r3, r3, #8
 8009cd4:	697a      	ldr	r2, [r7, #20]
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ce0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8009d58 <TIM_OC3_SetConfig+0xfc>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d00f      	beq.n	8009d0a <TIM_OC3_SetConfig+0xae>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a1b      	ldr	r2, [pc, #108]	@ (8009d5c <TIM_OC3_SetConfig+0x100>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d00b      	beq.n	8009d0a <TIM_OC3_SetConfig+0xae>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4a1a      	ldr	r2, [pc, #104]	@ (8009d60 <TIM_OC3_SetConfig+0x104>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d007      	beq.n	8009d0a <TIM_OC3_SetConfig+0xae>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	4a19      	ldr	r2, [pc, #100]	@ (8009d64 <TIM_OC3_SetConfig+0x108>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d003      	beq.n	8009d0a <TIM_OC3_SetConfig+0xae>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	4a18      	ldr	r2, [pc, #96]	@ (8009d68 <TIM_OC3_SetConfig+0x10c>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d113      	bne.n	8009d32 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	695b      	ldr	r3, [r3, #20]
 8009d1e:	011b      	lsls	r3, r3, #4
 8009d20:	693a      	ldr	r2, [r7, #16]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	699b      	ldr	r3, [r3, #24]
 8009d2a:	011b      	lsls	r3, r3, #4
 8009d2c:	693a      	ldr	r2, [r7, #16]
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	693a      	ldr	r2, [r7, #16]
 8009d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	685a      	ldr	r2, [r3, #4]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	621a      	str	r2, [r3, #32]
}
 8009d4c:	bf00      	nop
 8009d4e:	371c      	adds	r7, #28
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr
 8009d58:	40012c00 	.word	0x40012c00
 8009d5c:	40013400 	.word	0x40013400
 8009d60:	40014000 	.word	0x40014000
 8009d64:	40014400 	.word	0x40014400
 8009d68:	40014800 	.word	0x40014800

08009d6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a1b      	ldr	r3, [r3, #32]
 8009d7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6a1b      	ldr	r3, [r3, #32]
 8009d80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	685b      	ldr	r3, [r3, #4]
 8009d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	69db      	ldr	r3, [r3, #28]
 8009d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009d9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	021b      	lsls	r3, r3, #8
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	4313      	orrs	r3, r2
 8009db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009dba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	031b      	lsls	r3, r3, #12
 8009dc2:	697a      	ldr	r2, [r7, #20]
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a28      	ldr	r2, [pc, #160]	@ (8009e6c <TIM_OC4_SetConfig+0x100>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d003      	beq.n	8009dd8 <TIM_OC4_SetConfig+0x6c>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a27      	ldr	r2, [pc, #156]	@ (8009e70 <TIM_OC4_SetConfig+0x104>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d10d      	bne.n	8009df4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009dde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	031b      	lsls	r3, r3, #12
 8009de6:	697a      	ldr	r2, [r7, #20]
 8009de8:	4313      	orrs	r3, r2
 8009dea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009df2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	4a1d      	ldr	r2, [pc, #116]	@ (8009e6c <TIM_OC4_SetConfig+0x100>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d00f      	beq.n	8009e1c <TIM_OC4_SetConfig+0xb0>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	4a1c      	ldr	r2, [pc, #112]	@ (8009e70 <TIM_OC4_SetConfig+0x104>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d00b      	beq.n	8009e1c <TIM_OC4_SetConfig+0xb0>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	4a1b      	ldr	r2, [pc, #108]	@ (8009e74 <TIM_OC4_SetConfig+0x108>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d007      	beq.n	8009e1c <TIM_OC4_SetConfig+0xb0>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	4a1a      	ldr	r2, [pc, #104]	@ (8009e78 <TIM_OC4_SetConfig+0x10c>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d003      	beq.n	8009e1c <TIM_OC4_SetConfig+0xb0>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a19      	ldr	r2, [pc, #100]	@ (8009e7c <TIM_OC4_SetConfig+0x110>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d113      	bne.n	8009e44 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009e22:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009e2a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	695b      	ldr	r3, [r3, #20]
 8009e30:	019b      	lsls	r3, r3, #6
 8009e32:	693a      	ldr	r2, [r7, #16]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	699b      	ldr	r3, [r3, #24]
 8009e3c:	019b      	lsls	r3, r3, #6
 8009e3e:	693a      	ldr	r2, [r7, #16]
 8009e40:	4313      	orrs	r3, r2
 8009e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	693a      	ldr	r2, [r7, #16]
 8009e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	68fa      	ldr	r2, [r7, #12]
 8009e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	685a      	ldr	r2, [r3, #4]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	697a      	ldr	r2, [r7, #20]
 8009e5c:	621a      	str	r2, [r3, #32]
}
 8009e5e:	bf00      	nop
 8009e60:	371c      	adds	r7, #28
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop
 8009e6c:	40012c00 	.word	0x40012c00
 8009e70:	40013400 	.word	0x40013400
 8009e74:	40014000 	.word	0x40014000
 8009e78:	40014400 	.word	0x40014400
 8009e7c:	40014800 	.word	0x40014800

08009e80 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b087      	sub	sp, #28
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6a1b      	ldr	r3, [r3, #32]
 8009e8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6a1b      	ldr	r3, [r3, #32]
 8009e94:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	68fa      	ldr	r2, [r7, #12]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009ec4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	041b      	lsls	r3, r3, #16
 8009ecc:	693a      	ldr	r2, [r7, #16]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a17      	ldr	r2, [pc, #92]	@ (8009f34 <TIM_OC5_SetConfig+0xb4>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d00f      	beq.n	8009efa <TIM_OC5_SetConfig+0x7a>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a16      	ldr	r2, [pc, #88]	@ (8009f38 <TIM_OC5_SetConfig+0xb8>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d00b      	beq.n	8009efa <TIM_OC5_SetConfig+0x7a>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4a15      	ldr	r2, [pc, #84]	@ (8009f3c <TIM_OC5_SetConfig+0xbc>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d007      	beq.n	8009efa <TIM_OC5_SetConfig+0x7a>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a14      	ldr	r2, [pc, #80]	@ (8009f40 <TIM_OC5_SetConfig+0xc0>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d003      	beq.n	8009efa <TIM_OC5_SetConfig+0x7a>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	4a13      	ldr	r2, [pc, #76]	@ (8009f44 <TIM_OC5_SetConfig+0xc4>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d109      	bne.n	8009f0e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	695b      	ldr	r3, [r3, #20]
 8009f06:	021b      	lsls	r3, r3, #8
 8009f08:	697a      	ldr	r2, [r7, #20]
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	697a      	ldr	r2, [r7, #20]
 8009f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	68fa      	ldr	r2, [r7, #12]
 8009f18:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	685a      	ldr	r2, [r3, #4]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	693a      	ldr	r2, [r7, #16]
 8009f26:	621a      	str	r2, [r3, #32]
}
 8009f28:	bf00      	nop
 8009f2a:	371c      	adds	r7, #28
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr
 8009f34:	40012c00 	.word	0x40012c00
 8009f38:	40013400 	.word	0x40013400
 8009f3c:	40014000 	.word	0x40014000
 8009f40:	40014400 	.word	0x40014400
 8009f44:	40014800 	.word	0x40014800

08009f48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b087      	sub	sp, #28
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
 8009f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6a1b      	ldr	r3, [r3, #32]
 8009f56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a1b      	ldr	r3, [r3, #32]
 8009f5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	021b      	lsls	r3, r3, #8
 8009f82:	68fa      	ldr	r2, [r7, #12]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009f88:	693b      	ldr	r3, [r7, #16]
 8009f8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009f8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	051b      	lsls	r3, r3, #20
 8009f96:	693a      	ldr	r2, [r7, #16]
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a18      	ldr	r2, [pc, #96]	@ (800a000 <TIM_OC6_SetConfig+0xb8>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d00f      	beq.n	8009fc4 <TIM_OC6_SetConfig+0x7c>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a17      	ldr	r2, [pc, #92]	@ (800a004 <TIM_OC6_SetConfig+0xbc>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d00b      	beq.n	8009fc4 <TIM_OC6_SetConfig+0x7c>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a16      	ldr	r2, [pc, #88]	@ (800a008 <TIM_OC6_SetConfig+0xc0>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d007      	beq.n	8009fc4 <TIM_OC6_SetConfig+0x7c>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a15      	ldr	r2, [pc, #84]	@ (800a00c <TIM_OC6_SetConfig+0xc4>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d003      	beq.n	8009fc4 <TIM_OC6_SetConfig+0x7c>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a14      	ldr	r2, [pc, #80]	@ (800a010 <TIM_OC6_SetConfig+0xc8>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d109      	bne.n	8009fd8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009fca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	695b      	ldr	r3, [r3, #20]
 8009fd0:	029b      	lsls	r3, r3, #10
 8009fd2:	697a      	ldr	r2, [r7, #20]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	68fa      	ldr	r2, [r7, #12]
 8009fe2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	685a      	ldr	r2, [r3, #4]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	693a      	ldr	r2, [r7, #16]
 8009ff0:	621a      	str	r2, [r3, #32]
}
 8009ff2:	bf00      	nop
 8009ff4:	371c      	adds	r7, #28
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr
 8009ffe:	bf00      	nop
 800a000:	40012c00 	.word	0x40012c00
 800a004:	40013400 	.word	0x40013400
 800a008:	40014000 	.word	0x40014000
 800a00c:	40014400 	.word	0x40014400
 800a010:	40014800 	.word	0x40014800

0800a014 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a014:	b480      	push	{r7}
 800a016:	b087      	sub	sp, #28
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	f003 031f 	and.w	r3, r3, #31
 800a026:	2201      	movs	r2, #1
 800a028:	fa02 f303 	lsl.w	r3, r2, r3
 800a02c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6a1a      	ldr	r2, [r3, #32]
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	43db      	mvns	r3, r3
 800a036:	401a      	ands	r2, r3
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6a1a      	ldr	r2, [r3, #32]
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	f003 031f 	and.w	r3, r3, #31
 800a046:	6879      	ldr	r1, [r7, #4]
 800a048:	fa01 f303 	lsl.w	r3, r1, r3
 800a04c:	431a      	orrs	r2, r3
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	621a      	str	r2, [r3, #32]
}
 800a052:	bf00      	nop
 800a054:	371c      	adds	r7, #28
 800a056:	46bd      	mov	sp, r7
 800a058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05c:	4770      	bx	lr
	...

0800a060 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b084      	sub	sp, #16
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
 800a068:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d109      	bne.n	800a084 <HAL_TIMEx_PWMN_Start+0x24>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b01      	cmp	r3, #1
 800a07a:	bf14      	ite	ne
 800a07c:	2301      	movne	r3, #1
 800a07e:	2300      	moveq	r3, #0
 800a080:	b2db      	uxtb	r3, r3
 800a082:	e022      	b.n	800a0ca <HAL_TIMEx_PWMN_Start+0x6a>
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	2b04      	cmp	r3, #4
 800a088:	d109      	bne.n	800a09e <HAL_TIMEx_PWMN_Start+0x3e>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a090:	b2db      	uxtb	r3, r3
 800a092:	2b01      	cmp	r3, #1
 800a094:	bf14      	ite	ne
 800a096:	2301      	movne	r3, #1
 800a098:	2300      	moveq	r3, #0
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	e015      	b.n	800a0ca <HAL_TIMEx_PWMN_Start+0x6a>
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	2b08      	cmp	r3, #8
 800a0a2:	d109      	bne.n	800a0b8 <HAL_TIMEx_PWMN_Start+0x58>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	bf14      	ite	ne
 800a0b0:	2301      	movne	r3, #1
 800a0b2:	2300      	moveq	r3, #0
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	e008      	b.n	800a0ca <HAL_TIMEx_PWMN_Start+0x6a>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	bf14      	ite	ne
 800a0c4:	2301      	movne	r3, #1
 800a0c6:	2300      	moveq	r3, #0
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d001      	beq.n	800a0d2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	e069      	b.n	800a1a6 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d104      	bne.n	800a0e2 <HAL_TIMEx_PWMN_Start+0x82>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2202      	movs	r2, #2
 800a0dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a0e0:	e013      	b.n	800a10a <HAL_TIMEx_PWMN_Start+0xaa>
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	2b04      	cmp	r3, #4
 800a0e6:	d104      	bne.n	800a0f2 <HAL_TIMEx_PWMN_Start+0x92>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2202      	movs	r2, #2
 800a0ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a0f0:	e00b      	b.n	800a10a <HAL_TIMEx_PWMN_Start+0xaa>
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	2b08      	cmp	r3, #8
 800a0f6:	d104      	bne.n	800a102 <HAL_TIMEx_PWMN_Start+0xa2>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2202      	movs	r2, #2
 800a0fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a100:	e003      	b.n	800a10a <HAL_TIMEx_PWMN_Start+0xaa>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2202      	movs	r2, #2
 800a106:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2204      	movs	r2, #4
 800a110:	6839      	ldr	r1, [r7, #0]
 800a112:	4618      	mov	r0, r3
 800a114:	f000 fa1d 	bl	800a552 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a126:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a20      	ldr	r2, [pc, #128]	@ (800a1b0 <HAL_TIMEx_PWMN_Start+0x150>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d018      	beq.n	800a164 <HAL_TIMEx_PWMN_Start+0x104>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a13a:	d013      	beq.n	800a164 <HAL_TIMEx_PWMN_Start+0x104>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a1c      	ldr	r2, [pc, #112]	@ (800a1b4 <HAL_TIMEx_PWMN_Start+0x154>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d00e      	beq.n	800a164 <HAL_TIMEx_PWMN_Start+0x104>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a1b      	ldr	r2, [pc, #108]	@ (800a1b8 <HAL_TIMEx_PWMN_Start+0x158>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d009      	beq.n	800a164 <HAL_TIMEx_PWMN_Start+0x104>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a19      	ldr	r2, [pc, #100]	@ (800a1bc <HAL_TIMEx_PWMN_Start+0x15c>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d004      	beq.n	800a164 <HAL_TIMEx_PWMN_Start+0x104>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a18      	ldr	r2, [pc, #96]	@ (800a1c0 <HAL_TIMEx_PWMN_Start+0x160>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d115      	bne.n	800a190 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	689a      	ldr	r2, [r3, #8]
 800a16a:	4b16      	ldr	r3, [pc, #88]	@ (800a1c4 <HAL_TIMEx_PWMN_Start+0x164>)
 800a16c:	4013      	ands	r3, r2
 800a16e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2b06      	cmp	r3, #6
 800a174:	d015      	beq.n	800a1a2 <HAL_TIMEx_PWMN_Start+0x142>
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a17c:	d011      	beq.n	800a1a2 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f042 0201 	orr.w	r2, r2, #1
 800a18c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a18e:	e008      	b.n	800a1a2 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f042 0201 	orr.w	r2, r2, #1
 800a19e:	601a      	str	r2, [r3, #0]
 800a1a0:	e000      	b.n	800a1a4 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a1a4:	2300      	movs	r3, #0
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3710      	adds	r7, #16
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
 800a1ae:	bf00      	nop
 800a1b0:	40012c00 	.word	0x40012c00
 800a1b4:	40000400 	.word	0x40000400
 800a1b8:	40000800 	.word	0x40000800
 800a1bc:	40013400 	.word	0x40013400
 800a1c0:	40014000 	.word	0x40014000
 800a1c4:	00010007 	.word	0x00010007

0800a1c8 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b082      	sub	sp, #8
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	6839      	ldr	r1, [r7, #0]
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 f9b9 	bl	800a552 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	6a1a      	ldr	r2, [r3, #32]
 800a1e6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d10f      	bne.n	800a210 <HAL_TIMEx_PWMN_Stop+0x48>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	6a1a      	ldr	r2, [r3, #32]
 800a1f6:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a1fa:	4013      	ands	r3, r2
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d107      	bne.n	800a210 <HAL_TIMEx_PWMN_Stop+0x48>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a20e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	6a1a      	ldr	r2, [r3, #32]
 800a216:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a21a:	4013      	ands	r3, r2
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d10f      	bne.n	800a240 <HAL_TIMEx_PWMN_Stop+0x78>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	6a1a      	ldr	r2, [r3, #32]
 800a226:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a22a:	4013      	ands	r3, r2
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d107      	bne.n	800a240 <HAL_TIMEx_PWMN_Stop+0x78>
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f022 0201 	bic.w	r2, r2, #1
 800a23e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d104      	bne.n	800a250 <HAL_TIMEx_PWMN_Stop+0x88>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2201      	movs	r2, #1
 800a24a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a24e:	e013      	b.n	800a278 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	2b04      	cmp	r3, #4
 800a254:	d104      	bne.n	800a260 <HAL_TIMEx_PWMN_Stop+0x98>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2201      	movs	r2, #1
 800a25a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a25e:	e00b      	b.n	800a278 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	2b08      	cmp	r3, #8
 800a264:	d104      	bne.n	800a270 <HAL_TIMEx_PWMN_Stop+0xa8>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2201      	movs	r2, #1
 800a26a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a26e:	e003      	b.n	800a278 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2201      	movs	r2, #1
 800a274:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 800a278:	2300      	movs	r3, #0
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3708      	adds	r7, #8
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
	...

0800a284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a284:	b480      	push	{r7}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a294:	2b01      	cmp	r3, #1
 800a296:	d101      	bne.n	800a29c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a298:	2302      	movs	r3, #2
 800a29a:	e065      	b.n	800a368 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2201      	movs	r2, #1
 800a2a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2202      	movs	r2, #2
 800a2a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	685b      	ldr	r3, [r3, #4]
 800a2b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	689b      	ldr	r3, [r3, #8]
 800a2ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a2c      	ldr	r2, [pc, #176]	@ (800a374 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d004      	beq.n	800a2d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a2b      	ldr	r2, [pc, #172]	@ (800a378 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d108      	bne.n	800a2e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a2d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	685b      	ldr	r3, [r3, #4]
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a2e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	68fa      	ldr	r2, [r7, #12]
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a1b      	ldr	r2, [pc, #108]	@ (800a374 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d018      	beq.n	800a33c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a312:	d013      	beq.n	800a33c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a18      	ldr	r2, [pc, #96]	@ (800a37c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d00e      	beq.n	800a33c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	4a17      	ldr	r2, [pc, #92]	@ (800a380 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d009      	beq.n	800a33c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a12      	ldr	r2, [pc, #72]	@ (800a378 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d004      	beq.n	800a33c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a13      	ldr	r2, [pc, #76]	@ (800a384 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d10c      	bne.n	800a356 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a33c:	68bb      	ldr	r3, [r7, #8]
 800a33e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a342:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	68ba      	ldr	r2, [r7, #8]
 800a34a:	4313      	orrs	r3, r2
 800a34c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	68ba      	ldr	r2, [r7, #8]
 800a354:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2201      	movs	r2, #1
 800a35a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2200      	movs	r2, #0
 800a362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a366:	2300      	movs	r3, #0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3714      	adds	r7, #20
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr
 800a374:	40012c00 	.word	0x40012c00
 800a378:	40013400 	.word	0x40013400
 800a37c:	40000400 	.word	0x40000400
 800a380:	40000800 	.word	0x40000800
 800a384:	40014000 	.word	0x40014000

0800a388 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a388:	b480      	push	{r7}
 800a38a:	b085      	sub	sp, #20
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a392:	2300      	movs	r3, #0
 800a394:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d101      	bne.n	800a3a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a3a0:	2302      	movs	r3, #2
 800a3a2:	e073      	b.n	800a48c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	68db      	ldr	r3, [r3, #12]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	689b      	ldr	r3, [r3, #8]
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	685b      	ldr	r3, [r3, #4]
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	691b      	ldr	r3, [r3, #16]
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	695b      	ldr	r3, [r3, #20]
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a40a:	4313      	orrs	r3, r2
 800a40c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	699b      	ldr	r3, [r3, #24]
 800a418:	041b      	lsls	r3, r3, #16
 800a41a:	4313      	orrs	r3, r2
 800a41c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	69db      	ldr	r3, [r3, #28]
 800a428:	4313      	orrs	r3, r2
 800a42a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a19      	ldr	r2, [pc, #100]	@ (800a498 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d004      	beq.n	800a440 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a18      	ldr	r2, [pc, #96]	@ (800a49c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d11c      	bne.n	800a47a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a44a:	051b      	lsls	r3, r3, #20
 800a44c:	4313      	orrs	r3, r2
 800a44e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	6a1b      	ldr	r3, [r3, #32]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a468:	4313      	orrs	r3, r2
 800a46a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a476:	4313      	orrs	r3, r2
 800a478:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	68fa      	ldr	r2, [r7, #12]
 800a480:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2200      	movs	r2, #0
 800a486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3714      	adds	r7, #20
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr
 800a498:	40012c00 	.word	0x40012c00
 800a49c:	40013400 	.word	0x40013400

0800a4a0 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b083      	sub	sp, #12
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a4b6:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 800a4b8:	2300      	movs	r3, #0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	370c      	adds	r7, #12
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c4:	4770      	bx	lr

0800a4c6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4c6:	b480      	push	{r7}
 800a4c8:	b083      	sub	sp, #12
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4ce:	bf00      	nop
 800a4d0:	370c      	adds	r7, #12
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr

0800a4da <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4da:	b480      	push	{r7}
 800a4dc:	b083      	sub	sp, #12
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4e2:	bf00      	nop
 800a4e4:	370c      	adds	r7, #12
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ec:	4770      	bx	lr

0800a4ee <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a4ee:	b480      	push	{r7}
 800a4f0:	b083      	sub	sp, #12
 800a4f2:	af00      	add	r7, sp, #0
 800a4f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a4f6:	bf00      	nop
 800a4f8:	370c      	adds	r7, #12
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a500:	4770      	bx	lr

0800a502 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a502:	b480      	push	{r7}
 800a504:	b083      	sub	sp, #12
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a50a:	bf00      	nop
 800a50c:	370c      	adds	r7, #12
 800a50e:	46bd      	mov	sp, r7
 800a510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a514:	4770      	bx	lr

0800a516 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a516:	b480      	push	{r7}
 800a518:	b083      	sub	sp, #12
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a51e:	bf00      	nop
 800a520:	370c      	adds	r7, #12
 800a522:	46bd      	mov	sp, r7
 800a524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a528:	4770      	bx	lr

0800a52a <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a52a:	b480      	push	{r7}
 800a52c:	b083      	sub	sp, #12
 800a52e:	af00      	add	r7, sp, #0
 800a530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a532:	bf00      	nop
 800a534:	370c      	adds	r7, #12
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr

0800a53e <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a53e:	b480      	push	{r7}
 800a540:	b083      	sub	sp, #12
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a546:	bf00      	nop
 800a548:	370c      	adds	r7, #12
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr

0800a552 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a552:	b480      	push	{r7}
 800a554:	b087      	sub	sp, #28
 800a556:	af00      	add	r7, sp, #0
 800a558:	60f8      	str	r0, [r7, #12]
 800a55a:	60b9      	str	r1, [r7, #8]
 800a55c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	f003 030f 	and.w	r3, r3, #15
 800a564:	2204      	movs	r2, #4
 800a566:	fa02 f303 	lsl.w	r3, r2, r3
 800a56a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6a1a      	ldr	r2, [r3, #32]
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	43db      	mvns	r3, r3
 800a574:	401a      	ands	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	6a1a      	ldr	r2, [r3, #32]
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	f003 030f 	and.w	r3, r3, #15
 800a584:	6879      	ldr	r1, [r7, #4]
 800a586:	fa01 f303 	lsl.w	r3, r1, r3
 800a58a:	431a      	orrs	r2, r3
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	621a      	str	r2, [r3, #32]
}
 800a590:	bf00      	nop
 800a592:	371c      	adds	r7, #28
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e042      	b.n	800a634 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d106      	bne.n	800a5c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 f83b 	bl	800a63c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2224      	movs	r2, #36	@ 0x24
 800a5ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f022 0201 	bic.w	r2, r2, #1
 800a5dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d002      	beq.n	800a5ec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f000 fafe 	bl	800abe8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 f82f 	bl	800a650 <UART_SetConfig>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d101      	bne.n	800a5fc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e01b      	b.n	800a634 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	685a      	ldr	r2, [r3, #4]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a60a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	689a      	ldr	r2, [r3, #8]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a61a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f042 0201 	orr.w	r2, r2, #1
 800a62a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f000 fb7d 	bl	800ad2c <UART_CheckIdleState>
 800a632:	4603      	mov	r3, r0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3708      	adds	r7, #8
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800a644:	bf00      	nop
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a654:	b08c      	sub	sp, #48	@ 0x30
 800a656:	af00      	add	r7, sp, #0
 800a658:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a65a:	2300      	movs	r3, #0
 800a65c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	689a      	ldr	r2, [r3, #8]
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	691b      	ldr	r3, [r3, #16]
 800a668:	431a      	orrs	r2, r3
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	695b      	ldr	r3, [r3, #20]
 800a66e:	431a      	orrs	r2, r3
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	69db      	ldr	r3, [r3, #28]
 800a674:	4313      	orrs	r3, r2
 800a676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	4bab      	ldr	r3, [pc, #684]	@ (800a92c <UART_SetConfig+0x2dc>)
 800a680:	4013      	ands	r3, r2
 800a682:	697a      	ldr	r2, [r7, #20]
 800a684:	6812      	ldr	r2, [r2, #0]
 800a686:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a688:	430b      	orrs	r3, r1
 800a68a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	685b      	ldr	r3, [r3, #4]
 800a692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	68da      	ldr	r2, [r3, #12]
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	430a      	orrs	r2, r1
 800a6a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	699b      	ldr	r3, [r3, #24]
 800a6a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4aa0      	ldr	r2, [pc, #640]	@ (800a930 <UART_SetConfig+0x2e0>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d004      	beq.n	800a6bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	6a1b      	ldr	r3, [r3, #32]
 800a6b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6bc:	697b      	ldr	r3, [r7, #20]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a6c6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a6ca:	697a      	ldr	r2, [r7, #20]
 800a6cc:	6812      	ldr	r2, [r2, #0]
 800a6ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6d0:	430b      	orrs	r3, r1
 800a6d2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6da:	f023 010f 	bic.w	r1, r3, #15
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	430a      	orrs	r2, r1
 800a6e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4a91      	ldr	r2, [pc, #580]	@ (800a934 <UART_SetConfig+0x2e4>)
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d125      	bne.n	800a740 <UART_SetConfig+0xf0>
 800a6f4:	4b90      	ldr	r3, [pc, #576]	@ (800a938 <UART_SetConfig+0x2e8>)
 800a6f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6fa:	f003 0303 	and.w	r3, r3, #3
 800a6fe:	2b03      	cmp	r3, #3
 800a700:	d81a      	bhi.n	800a738 <UART_SetConfig+0xe8>
 800a702:	a201      	add	r2, pc, #4	@ (adr r2, 800a708 <UART_SetConfig+0xb8>)
 800a704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a708:	0800a719 	.word	0x0800a719
 800a70c:	0800a729 	.word	0x0800a729
 800a710:	0800a721 	.word	0x0800a721
 800a714:	0800a731 	.word	0x0800a731
 800a718:	2301      	movs	r3, #1
 800a71a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a71e:	e0d6      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a720:	2302      	movs	r3, #2
 800a722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a726:	e0d2      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a728:	2304      	movs	r3, #4
 800a72a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a72e:	e0ce      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a730:	2308      	movs	r3, #8
 800a732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a736:	e0ca      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a738:	2310      	movs	r3, #16
 800a73a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a73e:	e0c6      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4a7d      	ldr	r2, [pc, #500]	@ (800a93c <UART_SetConfig+0x2ec>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d138      	bne.n	800a7bc <UART_SetConfig+0x16c>
 800a74a:	4b7b      	ldr	r3, [pc, #492]	@ (800a938 <UART_SetConfig+0x2e8>)
 800a74c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a750:	f003 030c 	and.w	r3, r3, #12
 800a754:	2b0c      	cmp	r3, #12
 800a756:	d82d      	bhi.n	800a7b4 <UART_SetConfig+0x164>
 800a758:	a201      	add	r2, pc, #4	@ (adr r2, 800a760 <UART_SetConfig+0x110>)
 800a75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a75e:	bf00      	nop
 800a760:	0800a795 	.word	0x0800a795
 800a764:	0800a7b5 	.word	0x0800a7b5
 800a768:	0800a7b5 	.word	0x0800a7b5
 800a76c:	0800a7b5 	.word	0x0800a7b5
 800a770:	0800a7a5 	.word	0x0800a7a5
 800a774:	0800a7b5 	.word	0x0800a7b5
 800a778:	0800a7b5 	.word	0x0800a7b5
 800a77c:	0800a7b5 	.word	0x0800a7b5
 800a780:	0800a79d 	.word	0x0800a79d
 800a784:	0800a7b5 	.word	0x0800a7b5
 800a788:	0800a7b5 	.word	0x0800a7b5
 800a78c:	0800a7b5 	.word	0x0800a7b5
 800a790:	0800a7ad 	.word	0x0800a7ad
 800a794:	2300      	movs	r3, #0
 800a796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a79a:	e098      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a79c:	2302      	movs	r3, #2
 800a79e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7a2:	e094      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a7a4:	2304      	movs	r3, #4
 800a7a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7aa:	e090      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a7ac:	2308      	movs	r3, #8
 800a7ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7b2:	e08c      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a7b4:	2310      	movs	r3, #16
 800a7b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ba:	e088      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a5f      	ldr	r2, [pc, #380]	@ (800a940 <UART_SetConfig+0x2f0>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d125      	bne.n	800a812 <UART_SetConfig+0x1c2>
 800a7c6:	4b5c      	ldr	r3, [pc, #368]	@ (800a938 <UART_SetConfig+0x2e8>)
 800a7c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a7d0:	2b30      	cmp	r3, #48	@ 0x30
 800a7d2:	d016      	beq.n	800a802 <UART_SetConfig+0x1b2>
 800a7d4:	2b30      	cmp	r3, #48	@ 0x30
 800a7d6:	d818      	bhi.n	800a80a <UART_SetConfig+0x1ba>
 800a7d8:	2b20      	cmp	r3, #32
 800a7da:	d00a      	beq.n	800a7f2 <UART_SetConfig+0x1a2>
 800a7dc:	2b20      	cmp	r3, #32
 800a7de:	d814      	bhi.n	800a80a <UART_SetConfig+0x1ba>
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d002      	beq.n	800a7ea <UART_SetConfig+0x19a>
 800a7e4:	2b10      	cmp	r3, #16
 800a7e6:	d008      	beq.n	800a7fa <UART_SetConfig+0x1aa>
 800a7e8:	e00f      	b.n	800a80a <UART_SetConfig+0x1ba>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7f0:	e06d      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a7f2:	2302      	movs	r3, #2
 800a7f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7f8:	e069      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a7fa:	2304      	movs	r3, #4
 800a7fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a800:	e065      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a802:	2308      	movs	r3, #8
 800a804:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a808:	e061      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a80a:	2310      	movs	r3, #16
 800a80c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a810:	e05d      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4a4b      	ldr	r2, [pc, #300]	@ (800a944 <UART_SetConfig+0x2f4>)
 800a818:	4293      	cmp	r3, r2
 800a81a:	d125      	bne.n	800a868 <UART_SetConfig+0x218>
 800a81c:	4b46      	ldr	r3, [pc, #280]	@ (800a938 <UART_SetConfig+0x2e8>)
 800a81e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a822:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a826:	2bc0      	cmp	r3, #192	@ 0xc0
 800a828:	d016      	beq.n	800a858 <UART_SetConfig+0x208>
 800a82a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a82c:	d818      	bhi.n	800a860 <UART_SetConfig+0x210>
 800a82e:	2b80      	cmp	r3, #128	@ 0x80
 800a830:	d00a      	beq.n	800a848 <UART_SetConfig+0x1f8>
 800a832:	2b80      	cmp	r3, #128	@ 0x80
 800a834:	d814      	bhi.n	800a860 <UART_SetConfig+0x210>
 800a836:	2b00      	cmp	r3, #0
 800a838:	d002      	beq.n	800a840 <UART_SetConfig+0x1f0>
 800a83a:	2b40      	cmp	r3, #64	@ 0x40
 800a83c:	d008      	beq.n	800a850 <UART_SetConfig+0x200>
 800a83e:	e00f      	b.n	800a860 <UART_SetConfig+0x210>
 800a840:	2300      	movs	r3, #0
 800a842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a846:	e042      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a848:	2302      	movs	r3, #2
 800a84a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a84e:	e03e      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a850:	2304      	movs	r3, #4
 800a852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a856:	e03a      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a858:	2308      	movs	r3, #8
 800a85a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a85e:	e036      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a860:	2310      	movs	r3, #16
 800a862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a866:	e032      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a868:	697b      	ldr	r3, [r7, #20]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a30      	ldr	r2, [pc, #192]	@ (800a930 <UART_SetConfig+0x2e0>)
 800a86e:	4293      	cmp	r3, r2
 800a870:	d12a      	bne.n	800a8c8 <UART_SetConfig+0x278>
 800a872:	4b31      	ldr	r3, [pc, #196]	@ (800a938 <UART_SetConfig+0x2e8>)
 800a874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a878:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a87c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a880:	d01a      	beq.n	800a8b8 <UART_SetConfig+0x268>
 800a882:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a886:	d81b      	bhi.n	800a8c0 <UART_SetConfig+0x270>
 800a888:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a88c:	d00c      	beq.n	800a8a8 <UART_SetConfig+0x258>
 800a88e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a892:	d815      	bhi.n	800a8c0 <UART_SetConfig+0x270>
 800a894:	2b00      	cmp	r3, #0
 800a896:	d003      	beq.n	800a8a0 <UART_SetConfig+0x250>
 800a898:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a89c:	d008      	beq.n	800a8b0 <UART_SetConfig+0x260>
 800a89e:	e00f      	b.n	800a8c0 <UART_SetConfig+0x270>
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8a6:	e012      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a8a8:	2302      	movs	r3, #2
 800a8aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8ae:	e00e      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a8b0:	2304      	movs	r3, #4
 800a8b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8b6:	e00a      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a8b8:	2308      	movs	r3, #8
 800a8ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8be:	e006      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a8c0:	2310      	movs	r3, #16
 800a8c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8c6:	e002      	b.n	800a8ce <UART_SetConfig+0x27e>
 800a8c8:	2310      	movs	r3, #16
 800a8ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	4a17      	ldr	r2, [pc, #92]	@ (800a930 <UART_SetConfig+0x2e0>)
 800a8d4:	4293      	cmp	r3, r2
 800a8d6:	f040 80a8 	bne.w	800aa2a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a8da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a8de:	2b08      	cmp	r3, #8
 800a8e0:	d834      	bhi.n	800a94c <UART_SetConfig+0x2fc>
 800a8e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8e8 <UART_SetConfig+0x298>)
 800a8e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e8:	0800a90d 	.word	0x0800a90d
 800a8ec:	0800a94d 	.word	0x0800a94d
 800a8f0:	0800a915 	.word	0x0800a915
 800a8f4:	0800a94d 	.word	0x0800a94d
 800a8f8:	0800a91b 	.word	0x0800a91b
 800a8fc:	0800a94d 	.word	0x0800a94d
 800a900:	0800a94d 	.word	0x0800a94d
 800a904:	0800a94d 	.word	0x0800a94d
 800a908:	0800a923 	.word	0x0800a923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a90c:	f7fd fee4 	bl	80086d8 <HAL_RCC_GetPCLK1Freq>
 800a910:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a912:	e021      	b.n	800a958 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a914:	4b0c      	ldr	r3, [pc, #48]	@ (800a948 <UART_SetConfig+0x2f8>)
 800a916:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a918:	e01e      	b.n	800a958 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a91a:	f7fd fe6f 	bl	80085fc <HAL_RCC_GetSysClockFreq>
 800a91e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a920:	e01a      	b.n	800a958 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a922:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a926:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a928:	e016      	b.n	800a958 <UART_SetConfig+0x308>
 800a92a:	bf00      	nop
 800a92c:	cfff69f3 	.word	0xcfff69f3
 800a930:	40008000 	.word	0x40008000
 800a934:	40013800 	.word	0x40013800
 800a938:	40021000 	.word	0x40021000
 800a93c:	40004400 	.word	0x40004400
 800a940:	40004800 	.word	0x40004800
 800a944:	40004c00 	.word	0x40004c00
 800a948:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a94c:	2300      	movs	r3, #0
 800a94e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a950:	2301      	movs	r3, #1
 800a952:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a956:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	f000 812a 	beq.w	800abb4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a964:	4a9e      	ldr	r2, [pc, #632]	@ (800abe0 <UART_SetConfig+0x590>)
 800a966:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a96a:	461a      	mov	r2, r3
 800a96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a972:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	685a      	ldr	r2, [r3, #4]
 800a978:	4613      	mov	r3, r2
 800a97a:	005b      	lsls	r3, r3, #1
 800a97c:	4413      	add	r3, r2
 800a97e:	69ba      	ldr	r2, [r7, #24]
 800a980:	429a      	cmp	r2, r3
 800a982:	d305      	bcc.n	800a990 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a98a:	69ba      	ldr	r2, [r7, #24]
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d903      	bls.n	800a998 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a990:	2301      	movs	r3, #1
 800a992:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a996:	e10d      	b.n	800abb4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a99a:	2200      	movs	r2, #0
 800a99c:	60bb      	str	r3, [r7, #8]
 800a99e:	60fa      	str	r2, [r7, #12]
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9a4:	4a8e      	ldr	r2, [pc, #568]	@ (800abe0 <UART_SetConfig+0x590>)
 800a9a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9aa:	b29b      	uxth	r3, r3
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	603b      	str	r3, [r7, #0]
 800a9b0:	607a      	str	r2, [r7, #4]
 800a9b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a9ba:	f7f5 fc31 	bl	8000220 <__aeabi_uldivmod>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	4610      	mov	r0, r2
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	f04f 0200 	mov.w	r2, #0
 800a9ca:	f04f 0300 	mov.w	r3, #0
 800a9ce:	020b      	lsls	r3, r1, #8
 800a9d0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a9d4:	0202      	lsls	r2, r0, #8
 800a9d6:	6979      	ldr	r1, [r7, #20]
 800a9d8:	6849      	ldr	r1, [r1, #4]
 800a9da:	0849      	lsrs	r1, r1, #1
 800a9dc:	2000      	movs	r0, #0
 800a9de:	460c      	mov	r4, r1
 800a9e0:	4605      	mov	r5, r0
 800a9e2:	eb12 0804 	adds.w	r8, r2, r4
 800a9e6:	eb43 0905 	adc.w	r9, r3, r5
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	469a      	mov	sl, r3
 800a9f2:	4693      	mov	fp, r2
 800a9f4:	4652      	mov	r2, sl
 800a9f6:	465b      	mov	r3, fp
 800a9f8:	4640      	mov	r0, r8
 800a9fa:	4649      	mov	r1, r9
 800a9fc:	f7f5 fc10 	bl	8000220 <__aeabi_uldivmod>
 800aa00:	4602      	mov	r2, r0
 800aa02:	460b      	mov	r3, r1
 800aa04:	4613      	mov	r3, r2
 800aa06:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aa08:	6a3b      	ldr	r3, [r7, #32]
 800aa0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aa0e:	d308      	bcc.n	800aa22 <UART_SetConfig+0x3d2>
 800aa10:	6a3b      	ldr	r3, [r7, #32]
 800aa12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa16:	d204      	bcs.n	800aa22 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	6a3a      	ldr	r2, [r7, #32]
 800aa1e:	60da      	str	r2, [r3, #12]
 800aa20:	e0c8      	b.n	800abb4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aa28:	e0c4      	b.n	800abb4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	69db      	ldr	r3, [r3, #28]
 800aa2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa32:	d167      	bne.n	800ab04 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800aa34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa38:	2b08      	cmp	r3, #8
 800aa3a:	d828      	bhi.n	800aa8e <UART_SetConfig+0x43e>
 800aa3c:	a201      	add	r2, pc, #4	@ (adr r2, 800aa44 <UART_SetConfig+0x3f4>)
 800aa3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa42:	bf00      	nop
 800aa44:	0800aa69 	.word	0x0800aa69
 800aa48:	0800aa71 	.word	0x0800aa71
 800aa4c:	0800aa79 	.word	0x0800aa79
 800aa50:	0800aa8f 	.word	0x0800aa8f
 800aa54:	0800aa7f 	.word	0x0800aa7f
 800aa58:	0800aa8f 	.word	0x0800aa8f
 800aa5c:	0800aa8f 	.word	0x0800aa8f
 800aa60:	0800aa8f 	.word	0x0800aa8f
 800aa64:	0800aa87 	.word	0x0800aa87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa68:	f7fd fe36 	bl	80086d8 <HAL_RCC_GetPCLK1Freq>
 800aa6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa6e:	e014      	b.n	800aa9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa70:	f7fd fe48 	bl	8008704 <HAL_RCC_GetPCLK2Freq>
 800aa74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa76:	e010      	b.n	800aa9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa78:	4b5a      	ldr	r3, [pc, #360]	@ (800abe4 <UART_SetConfig+0x594>)
 800aa7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa7c:	e00d      	b.n	800aa9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa7e:	f7fd fdbd 	bl	80085fc <HAL_RCC_GetSysClockFreq>
 800aa82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa84:	e009      	b.n	800aa9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa8c:	e005      	b.n	800aa9a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aa92:	2301      	movs	r3, #1
 800aa94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	f000 8089 	beq.w	800abb4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaa6:	4a4e      	ldr	r2, [pc, #312]	@ (800abe0 <UART_SetConfig+0x590>)
 800aaa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aaac:	461a      	mov	r2, r3
 800aaae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab0:	fbb3 f3f2 	udiv	r3, r3, r2
 800aab4:	005a      	lsls	r2, r3, #1
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	085b      	lsrs	r3, r3, #1
 800aabc:	441a      	add	r2, r3
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	685b      	ldr	r3, [r3, #4]
 800aac2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aac6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aac8:	6a3b      	ldr	r3, [r7, #32]
 800aaca:	2b0f      	cmp	r3, #15
 800aacc:	d916      	bls.n	800aafc <UART_SetConfig+0x4ac>
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aad4:	d212      	bcs.n	800aafc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aad6:	6a3b      	ldr	r3, [r7, #32]
 800aad8:	b29b      	uxth	r3, r3
 800aada:	f023 030f 	bic.w	r3, r3, #15
 800aade:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aae0:	6a3b      	ldr	r3, [r7, #32]
 800aae2:	085b      	lsrs	r3, r3, #1
 800aae4:	b29b      	uxth	r3, r3
 800aae6:	f003 0307 	and.w	r3, r3, #7
 800aaea:	b29a      	uxth	r2, r3
 800aaec:	8bfb      	ldrh	r3, [r7, #30]
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	8bfa      	ldrh	r2, [r7, #30]
 800aaf8:	60da      	str	r2, [r3, #12]
 800aafa:	e05b      	b.n	800abb4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800aafc:	2301      	movs	r3, #1
 800aafe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ab02:	e057      	b.n	800abb4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ab04:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ab08:	2b08      	cmp	r3, #8
 800ab0a:	d828      	bhi.n	800ab5e <UART_SetConfig+0x50e>
 800ab0c:	a201      	add	r2, pc, #4	@ (adr r2, 800ab14 <UART_SetConfig+0x4c4>)
 800ab0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab12:	bf00      	nop
 800ab14:	0800ab39 	.word	0x0800ab39
 800ab18:	0800ab41 	.word	0x0800ab41
 800ab1c:	0800ab49 	.word	0x0800ab49
 800ab20:	0800ab5f 	.word	0x0800ab5f
 800ab24:	0800ab4f 	.word	0x0800ab4f
 800ab28:	0800ab5f 	.word	0x0800ab5f
 800ab2c:	0800ab5f 	.word	0x0800ab5f
 800ab30:	0800ab5f 	.word	0x0800ab5f
 800ab34:	0800ab57 	.word	0x0800ab57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab38:	f7fd fdce 	bl	80086d8 <HAL_RCC_GetPCLK1Freq>
 800ab3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab3e:	e014      	b.n	800ab6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab40:	f7fd fde0 	bl	8008704 <HAL_RCC_GetPCLK2Freq>
 800ab44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab46:	e010      	b.n	800ab6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ab48:	4b26      	ldr	r3, [pc, #152]	@ (800abe4 <UART_SetConfig+0x594>)
 800ab4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab4c:	e00d      	b.n	800ab6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ab4e:	f7fd fd55 	bl	80085fc <HAL_RCC_GetSysClockFreq>
 800ab52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab54:	e009      	b.n	800ab6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab5c:	e005      	b.n	800ab6a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ab62:	2301      	movs	r3, #1
 800ab64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ab68:	bf00      	nop
    }

    if (pclk != 0U)
 800ab6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d021      	beq.n	800abb4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab74:	4a1a      	ldr	r2, [pc, #104]	@ (800abe0 <UART_SetConfig+0x590>)
 800ab76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab7e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	685b      	ldr	r3, [r3, #4]
 800ab86:	085b      	lsrs	r3, r3, #1
 800ab88:	441a      	add	r2, r3
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab94:	6a3b      	ldr	r3, [r7, #32]
 800ab96:	2b0f      	cmp	r3, #15
 800ab98:	d909      	bls.n	800abae <UART_SetConfig+0x55e>
 800ab9a:	6a3b      	ldr	r3, [r7, #32]
 800ab9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aba0:	d205      	bcs.n	800abae <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aba2:	6a3b      	ldr	r3, [r7, #32]
 800aba4:	b29a      	uxth	r2, r3
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	60da      	str	r2, [r3, #12]
 800abac:	e002      	b.n	800abb4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800abae:	2301      	movs	r3, #1
 800abb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	2201      	movs	r2, #1
 800abb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	2201      	movs	r2, #1
 800abc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	2200      	movs	r2, #0
 800abc8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	2200      	movs	r2, #0
 800abce:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800abd0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3730      	adds	r7, #48	@ 0x30
 800abd8:	46bd      	mov	sp, r7
 800abda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800abde:	bf00      	nop
 800abe0:	0800e25c 	.word	0x0800e25c
 800abe4:	00f42400 	.word	0x00f42400

0800abe8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abf4:	f003 0308 	and.w	r3, r3, #8
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00a      	beq.n	800ac12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	430a      	orrs	r2, r1
 800ac10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac16:	f003 0301 	and.w	r3, r3, #1
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d00a      	beq.n	800ac34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	685b      	ldr	r3, [r3, #4]
 800ac24:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	430a      	orrs	r2, r1
 800ac32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac38:	f003 0302 	and.w	r3, r3, #2
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d00a      	beq.n	800ac56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	685b      	ldr	r3, [r3, #4]
 800ac46:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	430a      	orrs	r2, r1
 800ac54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac5a:	f003 0304 	and.w	r3, r3, #4
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d00a      	beq.n	800ac78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	430a      	orrs	r2, r1
 800ac76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac7c:	f003 0310 	and.w	r3, r3, #16
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00a      	beq.n	800ac9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	430a      	orrs	r2, r1
 800ac98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac9e:	f003 0320 	and.w	r3, r3, #32
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d00a      	beq.n	800acbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	689b      	ldr	r3, [r3, #8]
 800acac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	430a      	orrs	r2, r1
 800acba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d01a      	beq.n	800acfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	430a      	orrs	r2, r1
 800acdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ace2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ace6:	d10a      	bne.n	800acfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	430a      	orrs	r2, r1
 800acfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00a      	beq.n	800ad20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	430a      	orrs	r2, r1
 800ad1e:	605a      	str	r2, [r3, #4]
  }
}
 800ad20:	bf00      	nop
 800ad22:	370c      	adds	r7, #12
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr

0800ad2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b098      	sub	sp, #96	@ 0x60
 800ad30:	af02      	add	r7, sp, #8
 800ad32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ad3c:	f7f9 fb56 	bl	80043ec <HAL_GetTick>
 800ad40:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f003 0308 	and.w	r3, r3, #8
 800ad4c:	2b08      	cmp	r3, #8
 800ad4e:	d12f      	bne.n	800adb0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ad54:	9300      	str	r3, [sp, #0]
 800ad56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad58:	2200      	movs	r2, #0
 800ad5a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 f88e 	bl	800ae80 <UART_WaitOnFlagUntilTimeout>
 800ad64:	4603      	mov	r3, r0
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d022      	beq.n	800adb0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad72:	e853 3f00 	ldrex	r3, [r3]
 800ad76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad7e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	461a      	mov	r2, r3
 800ad86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad88:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad8a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad90:	e841 2300 	strex	r3, r2, [r1]
 800ad94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d1e6      	bne.n	800ad6a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2220      	movs	r2, #32
 800ada0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2200      	movs	r2, #0
 800ada8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adac:	2303      	movs	r3, #3
 800adae:	e063      	b.n	800ae78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f003 0304 	and.w	r3, r3, #4
 800adba:	2b04      	cmp	r3, #4
 800adbc:	d149      	bne.n	800ae52 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adbe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800adc2:	9300      	str	r3, [sp, #0]
 800adc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800adc6:	2200      	movs	r2, #0
 800adc8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f000 f857 	bl	800ae80 <UART_WaitOnFlagUntilTimeout>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d03c      	beq.n	800ae52 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade0:	e853 3f00 	ldrex	r3, [r3]
 800ade4:	623b      	str	r3, [r7, #32]
   return(result);
 800ade6:	6a3b      	ldr	r3, [r7, #32]
 800ade8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800adec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	461a      	mov	r2, r3
 800adf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800adf6:	633b      	str	r3, [r7, #48]	@ 0x30
 800adf8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800adfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adfe:	e841 2300 	strex	r3, r2, [r1]
 800ae02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d1e6      	bne.n	800add8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	3308      	adds	r3, #8
 800ae10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	e853 3f00 	ldrex	r3, [r3]
 800ae18:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f023 0301 	bic.w	r3, r3, #1
 800ae20:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	3308      	adds	r3, #8
 800ae28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae2a:	61fa      	str	r2, [r7, #28]
 800ae2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae2e:	69b9      	ldr	r1, [r7, #24]
 800ae30:	69fa      	ldr	r2, [r7, #28]
 800ae32:	e841 2300 	strex	r3, r2, [r1]
 800ae36:	617b      	str	r3, [r7, #20]
   return(result);
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d1e5      	bne.n	800ae0a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2220      	movs	r2, #32
 800ae42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2200      	movs	r2, #0
 800ae4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae4e:	2303      	movs	r3, #3
 800ae50:	e012      	b.n	800ae78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2220      	movs	r2, #32
 800ae56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2220      	movs	r2, #32
 800ae5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2200      	movs	r2, #0
 800ae66:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2200      	movs	r2, #0
 800ae72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3758      	adds	r7, #88	@ 0x58
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b084      	sub	sp, #16
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	60f8      	str	r0, [r7, #12]
 800ae88:	60b9      	str	r1, [r7, #8]
 800ae8a:	603b      	str	r3, [r7, #0]
 800ae8c:	4613      	mov	r3, r2
 800ae8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae90:	e04f      	b.n	800af32 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae92:	69bb      	ldr	r3, [r7, #24]
 800ae94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae98:	d04b      	beq.n	800af32 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae9a:	f7f9 faa7 	bl	80043ec <HAL_GetTick>
 800ae9e:	4602      	mov	r2, r0
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	1ad3      	subs	r3, r2, r3
 800aea4:	69ba      	ldr	r2, [r7, #24]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d302      	bcc.n	800aeb0 <UART_WaitOnFlagUntilTimeout+0x30>
 800aeaa:	69bb      	ldr	r3, [r7, #24]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d101      	bne.n	800aeb4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aeb0:	2303      	movs	r3, #3
 800aeb2:	e04e      	b.n	800af52 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f003 0304 	and.w	r3, r3, #4
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d037      	beq.n	800af32 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	2b80      	cmp	r3, #128	@ 0x80
 800aec6:	d034      	beq.n	800af32 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	2b40      	cmp	r3, #64	@ 0x40
 800aecc:	d031      	beq.n	800af32 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	69db      	ldr	r3, [r3, #28]
 800aed4:	f003 0308 	and.w	r3, r3, #8
 800aed8:	2b08      	cmp	r3, #8
 800aeda:	d110      	bne.n	800aefe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	2208      	movs	r2, #8
 800aee2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aee4:	68f8      	ldr	r0, [r7, #12]
 800aee6:	f000 f838 	bl	800af5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2208      	movs	r2, #8
 800aeee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2200      	movs	r2, #0
 800aef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aefa:	2301      	movs	r3, #1
 800aefc:	e029      	b.n	800af52 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	69db      	ldr	r3, [r3, #28]
 800af04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af0c:	d111      	bne.n	800af32 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800af16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af18:	68f8      	ldr	r0, [r7, #12]
 800af1a:	f000 f81e 	bl	800af5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2220      	movs	r2, #32
 800af22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	2200      	movs	r2, #0
 800af2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800af2e:	2303      	movs	r3, #3
 800af30:	e00f      	b.n	800af52 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	69da      	ldr	r2, [r3, #28]
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	4013      	ands	r3, r2
 800af3c:	68ba      	ldr	r2, [r7, #8]
 800af3e:	429a      	cmp	r2, r3
 800af40:	bf0c      	ite	eq
 800af42:	2301      	moveq	r3, #1
 800af44:	2300      	movne	r3, #0
 800af46:	b2db      	uxtb	r3, r3
 800af48:	461a      	mov	r2, r3
 800af4a:	79fb      	ldrb	r3, [r7, #7]
 800af4c:	429a      	cmp	r2, r3
 800af4e:	d0a0      	beq.n	800ae92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	4618      	mov	r0, r3
 800af54:	3710      	adds	r7, #16
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}

0800af5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800af5a:	b480      	push	{r7}
 800af5c:	b095      	sub	sp, #84	@ 0x54
 800af5e:	af00      	add	r7, sp, #0
 800af60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af6a:	e853 3f00 	ldrex	r3, [r3]
 800af6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800af70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	461a      	mov	r2, r3
 800af7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af80:	643b      	str	r3, [r7, #64]	@ 0x40
 800af82:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800af86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800af88:	e841 2300 	strex	r3, r2, [r1]
 800af8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800af8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af90:	2b00      	cmp	r3, #0
 800af92:	d1e6      	bne.n	800af62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	3308      	adds	r3, #8
 800af9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af9c:	6a3b      	ldr	r3, [r7, #32]
 800af9e:	e853 3f00 	ldrex	r3, [r3]
 800afa2:	61fb      	str	r3, [r7, #28]
   return(result);
 800afa4:	69fb      	ldr	r3, [r7, #28]
 800afa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800afaa:	f023 0301 	bic.w	r3, r3, #1
 800afae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	3308      	adds	r3, #8
 800afb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800afb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800afba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800afbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afc0:	e841 2300 	strex	r3, r2, [r1]
 800afc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800afc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d1e3      	bne.n	800af94 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800afd0:	2b01      	cmp	r3, #1
 800afd2:	d118      	bne.n	800b006 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	e853 3f00 	ldrex	r3, [r3]
 800afe0:	60bb      	str	r3, [r7, #8]
   return(result);
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	f023 0310 	bic.w	r3, r3, #16
 800afe8:	647b      	str	r3, [r7, #68]	@ 0x44
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	461a      	mov	r2, r3
 800aff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aff2:	61bb      	str	r3, [r7, #24]
 800aff4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff6:	6979      	ldr	r1, [r7, #20]
 800aff8:	69ba      	ldr	r2, [r7, #24]
 800affa:	e841 2300 	strex	r3, r2, [r1]
 800affe:	613b      	str	r3, [r7, #16]
   return(result);
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d1e6      	bne.n	800afd4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2220      	movs	r2, #32
 800b00a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2200      	movs	r2, #0
 800b012:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2200      	movs	r2, #0
 800b018:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b01a:	bf00      	nop
 800b01c:	3754      	adds	r7, #84	@ 0x54
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr
	...

0800b028 <__NVIC_SetPriority>:
 800b028:	b480      	push	{r7}
 800b02a:	b083      	sub	sp, #12
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	4603      	mov	r3, r0
 800b030:	6039      	str	r1, [r7, #0]
 800b032:	71fb      	strb	r3, [r7, #7]
 800b034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	db0a      	blt.n	800b052 <__NVIC_SetPriority+0x2a>
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	b2da      	uxtb	r2, r3
 800b040:	490c      	ldr	r1, [pc, #48]	@ (800b074 <__NVIC_SetPriority+0x4c>)
 800b042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b046:	0112      	lsls	r2, r2, #4
 800b048:	b2d2      	uxtb	r2, r2
 800b04a:	440b      	add	r3, r1
 800b04c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 800b050:	e00a      	b.n	800b068 <__NVIC_SetPriority+0x40>
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	b2da      	uxtb	r2, r3
 800b056:	4908      	ldr	r1, [pc, #32]	@ (800b078 <__NVIC_SetPriority+0x50>)
 800b058:	79fb      	ldrb	r3, [r7, #7]
 800b05a:	f003 030f 	and.w	r3, r3, #15
 800b05e:	3b04      	subs	r3, #4
 800b060:	0112      	lsls	r2, r2, #4
 800b062:	b2d2      	uxtb	r2, r2
 800b064:	440b      	add	r3, r1
 800b066:	761a      	strb	r2, [r3, #24]
 800b068:	bf00      	nop
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr
 800b074:	e000e100 	.word	0xe000e100
 800b078:	e000ed00 	.word	0xe000ed00

0800b07c <SysTick_Handler>:
 800b07c:	b580      	push	{r7, lr}
 800b07e:	af00      	add	r7, sp, #0
 800b080:	4b05      	ldr	r3, [pc, #20]	@ (800b098 <SysTick_Handler+0x1c>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f001 fe94 	bl	800cdb0 <xTaskGetSchedulerState>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d001      	beq.n	800b092 <SysTick_Handler+0x16>
 800b08e:	f002 fc8b 	bl	800d9a8 <xPortSysTickHandler>
 800b092:	bf00      	nop
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	e000e010 	.word	0xe000e010

0800b09c <SVC_Setup>:
 800b09c:	b580      	push	{r7, lr}
 800b09e:	af00      	add	r7, sp, #0
 800b0a0:	2100      	movs	r1, #0
 800b0a2:	f06f 0004 	mvn.w	r0, #4
 800b0a6:	f7ff ffbf 	bl	800b028 <__NVIC_SetPriority>
 800b0aa:	bf00      	nop
 800b0ac:	bd80      	pop	{r7, pc}
	...

0800b0b0 <osKernelInitialize>:
 800b0b0:	b480      	push	{r7}
 800b0b2:	b083      	sub	sp, #12
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	f3ef 8305 	mrs	r3, IPSR
 800b0ba:	603b      	str	r3, [r7, #0]
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d003      	beq.n	800b0ca <osKernelInitialize+0x1a>
 800b0c2:	f06f 0305 	mvn.w	r3, #5
 800b0c6:	607b      	str	r3, [r7, #4]
 800b0c8:	e00c      	b.n	800b0e4 <osKernelInitialize+0x34>
 800b0ca:	4b0a      	ldr	r3, [pc, #40]	@ (800b0f4 <osKernelInitialize+0x44>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d105      	bne.n	800b0de <osKernelInitialize+0x2e>
 800b0d2:	4b08      	ldr	r3, [pc, #32]	@ (800b0f4 <osKernelInitialize+0x44>)
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	601a      	str	r2, [r3, #0]
 800b0d8:	2300      	movs	r3, #0
 800b0da:	607b      	str	r3, [r7, #4]
 800b0dc:	e002      	b.n	800b0e4 <osKernelInitialize+0x34>
 800b0de:	f04f 33ff 	mov.w	r3, #4294967295
 800b0e2:	607b      	str	r3, [r7, #4]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	370c      	adds	r7, #12
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr
 800b0f2:	bf00      	nop
 800b0f4:	20000a18 	.word	0x20000a18

0800b0f8 <osKernelStart>:
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b082      	sub	sp, #8
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	f3ef 8305 	mrs	r3, IPSR
 800b102:	603b      	str	r3, [r7, #0]
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d003      	beq.n	800b112 <osKernelStart+0x1a>
 800b10a:	f06f 0305 	mvn.w	r3, #5
 800b10e:	607b      	str	r3, [r7, #4]
 800b110:	e010      	b.n	800b134 <osKernelStart+0x3c>
 800b112:	4b0b      	ldr	r3, [pc, #44]	@ (800b140 <osKernelStart+0x48>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	2b01      	cmp	r3, #1
 800b118:	d109      	bne.n	800b12e <osKernelStart+0x36>
 800b11a:	f7ff ffbf 	bl	800b09c <SVC_Setup>
 800b11e:	4b08      	ldr	r3, [pc, #32]	@ (800b140 <osKernelStart+0x48>)
 800b120:	2202      	movs	r2, #2
 800b122:	601a      	str	r2, [r3, #0]
 800b124:	f001 f9ce 	bl	800c4c4 <vTaskStartScheduler>
 800b128:	2300      	movs	r3, #0
 800b12a:	607b      	str	r3, [r7, #4]
 800b12c:	e002      	b.n	800b134 <osKernelStart+0x3c>
 800b12e:	f04f 33ff 	mov.w	r3, #4294967295
 800b132:	607b      	str	r3, [r7, #4]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	4618      	mov	r0, r3
 800b138:	3708      	adds	r7, #8
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	20000a18 	.word	0x20000a18

0800b144 <osKernelGetTickCount>:
 800b144:	b580      	push	{r7, lr}
 800b146:	b082      	sub	sp, #8
 800b148:	af00      	add	r7, sp, #0
 800b14a:	f3ef 8305 	mrs	r3, IPSR
 800b14e:	603b      	str	r3, [r7, #0]
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d003      	beq.n	800b15e <osKernelGetTickCount+0x1a>
 800b156:	f001 fae1 	bl	800c71c <xTaskGetTickCountFromISR>
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	e002      	b.n	800b164 <osKernelGetTickCount+0x20>
 800b15e:	f001 facd 	bl	800c6fc <xTaskGetTickCount>
 800b162:	6078      	str	r0, [r7, #4]
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	4618      	mov	r0, r3
 800b168:	3708      	adds	r7, #8
 800b16a:	46bd      	mov	sp, r7
 800b16c:	bd80      	pop	{r7, pc}

0800b16e <osThreadNew>:
 800b16e:	b580      	push	{r7, lr}
 800b170:	b08e      	sub	sp, #56	@ 0x38
 800b172:	af04      	add	r7, sp, #16
 800b174:	60f8      	str	r0, [r7, #12]
 800b176:	60b9      	str	r1, [r7, #8]
 800b178:	607a      	str	r2, [r7, #4]
 800b17a:	2300      	movs	r3, #0
 800b17c:	613b      	str	r3, [r7, #16]
 800b17e:	f3ef 8305 	mrs	r3, IPSR
 800b182:	617b      	str	r3, [r7, #20]
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d17e      	bne.n	800b288 <osThreadNew+0x11a>
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d07b      	beq.n	800b288 <osThreadNew+0x11a>
 800b190:	2380      	movs	r3, #128	@ 0x80
 800b192:	623b      	str	r3, [r7, #32]
 800b194:	2318      	movs	r3, #24
 800b196:	61fb      	str	r3, [r7, #28]
 800b198:	2300      	movs	r3, #0
 800b19a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b19c:	f04f 33ff 	mov.w	r3, #4294967295
 800b1a0:	61bb      	str	r3, [r7, #24]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d045      	beq.n	800b234 <osThreadNew+0xc6>
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d002      	beq.n	800b1b6 <osThreadNew+0x48>
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	699b      	ldr	r3, [r3, #24]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d002      	beq.n	800b1c4 <osThreadNew+0x56>
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	699b      	ldr	r3, [r3, #24]
 800b1c2:	61fb      	str	r3, [r7, #28]
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d008      	beq.n	800b1dc <osThreadNew+0x6e>
 800b1ca:	69fb      	ldr	r3, [r7, #28]
 800b1cc:	2b38      	cmp	r3, #56	@ 0x38
 800b1ce:	d805      	bhi.n	800b1dc <osThreadNew+0x6e>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	685b      	ldr	r3, [r3, #4]
 800b1d4:	f003 0301 	and.w	r3, r3, #1
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d001      	beq.n	800b1e0 <osThreadNew+0x72>
 800b1dc:	2300      	movs	r3, #0
 800b1de:	e054      	b.n	800b28a <osThreadNew+0x11c>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	695b      	ldr	r3, [r3, #20]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d003      	beq.n	800b1f0 <osThreadNew+0x82>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	695b      	ldr	r3, [r3, #20]
 800b1ec:	089b      	lsrs	r3, r3, #2
 800b1ee:	623b      	str	r3, [r7, #32]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	689b      	ldr	r3, [r3, #8]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d00e      	beq.n	800b216 <osThreadNew+0xa8>
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	68db      	ldr	r3, [r3, #12]
 800b1fc:	2ba7      	cmp	r3, #167	@ 0xa7
 800b1fe:	d90a      	bls.n	800b216 <osThreadNew+0xa8>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	691b      	ldr	r3, [r3, #16]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d006      	beq.n	800b216 <osThreadNew+0xa8>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	695b      	ldr	r3, [r3, #20]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d002      	beq.n	800b216 <osThreadNew+0xa8>
 800b210:	2301      	movs	r3, #1
 800b212:	61bb      	str	r3, [r7, #24]
 800b214:	e010      	b.n	800b238 <osThreadNew+0xca>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	689b      	ldr	r3, [r3, #8]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d10c      	bne.n	800b238 <osThreadNew+0xca>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	68db      	ldr	r3, [r3, #12]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d108      	bne.n	800b238 <osThreadNew+0xca>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	691b      	ldr	r3, [r3, #16]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d104      	bne.n	800b238 <osThreadNew+0xca>
 800b22e:	2300      	movs	r3, #0
 800b230:	61bb      	str	r3, [r7, #24]
 800b232:	e001      	b.n	800b238 <osThreadNew+0xca>
 800b234:	2300      	movs	r3, #0
 800b236:	61bb      	str	r3, [r7, #24]
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	d110      	bne.n	800b260 <osThreadNew+0xf2>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	691b      	ldr	r3, [r3, #16]
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	6892      	ldr	r2, [r2, #8]
 800b246:	9202      	str	r2, [sp, #8]
 800b248:	9301      	str	r3, [sp, #4]
 800b24a:	69fb      	ldr	r3, [r7, #28]
 800b24c:	9300      	str	r3, [sp, #0]
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	6a3a      	ldr	r2, [r7, #32]
 800b252:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b254:	68f8      	ldr	r0, [r7, #12]
 800b256:	f000 fe4d 	bl	800bef4 <xTaskCreateStatic>
 800b25a:	4603      	mov	r3, r0
 800b25c:	613b      	str	r3, [r7, #16]
 800b25e:	e013      	b.n	800b288 <osThreadNew+0x11a>
 800b260:	69bb      	ldr	r3, [r7, #24]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d110      	bne.n	800b288 <osThreadNew+0x11a>
 800b266:	6a3b      	ldr	r3, [r7, #32]
 800b268:	b29a      	uxth	r2, r3
 800b26a:	f107 0310 	add.w	r3, r7, #16
 800b26e:	9301      	str	r3, [sp, #4]
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	9300      	str	r3, [sp, #0]
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b278:	68f8      	ldr	r0, [r7, #12]
 800b27a:	f000 fe9b 	bl	800bfb4 <xTaskCreate>
 800b27e:	4603      	mov	r3, r0
 800b280:	2b01      	cmp	r3, #1
 800b282:	d001      	beq.n	800b288 <osThreadNew+0x11a>
 800b284:	2300      	movs	r3, #0
 800b286:	613b      	str	r3, [r7, #16]
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	4618      	mov	r0, r3
 800b28c:	3728      	adds	r7, #40	@ 0x28
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <osThreadExit>:
 800b292:	b580      	push	{r7, lr}
 800b294:	af00      	add	r7, sp, #0
 800b296:	2000      	movs	r0, #0
 800b298:	f000 ffea 	bl	800c270 <vTaskDelete>
 800b29c:	bf00      	nop
 800b29e:	e7fd      	b.n	800b29c <osThreadExit+0xa>

0800b2a0 <osDelay>:
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	f3ef 8305 	mrs	r3, IPSR
 800b2ac:	60bb      	str	r3, [r7, #8]
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d003      	beq.n	800b2bc <osDelay+0x1c>
 800b2b4:	f06f 0305 	mvn.w	r3, #5
 800b2b8:	60fb      	str	r3, [r7, #12]
 800b2ba:	e007      	b.n	800b2cc <osDelay+0x2c>
 800b2bc:	2300      	movs	r3, #0
 800b2be:	60fb      	str	r3, [r7, #12]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d002      	beq.n	800b2cc <osDelay+0x2c>
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f001 f8c6 	bl	800c458 <vTaskDelay>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3710      	adds	r7, #16
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <osDelayUntil>:
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b086      	sub	sp, #24
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	f3ef 8305 	mrs	r3, IPSR
 800b2e2:	60fb      	str	r3, [r7, #12]
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d003      	beq.n	800b2f2 <osDelayUntil+0x1c>
 800b2ea:	f06f 0305 	mvn.w	r3, #5
 800b2ee:	617b      	str	r3, [r7, #20]
 800b2f0:	e019      	b.n	800b326 <osDelayUntil+0x50>
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	617b      	str	r3, [r7, #20]
 800b2f6:	f001 fa01 	bl	800c6fc <xTaskGetTickCount>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	60bb      	str	r3, [r7, #8]
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	1ad3      	subs	r3, r2, r3
 800b304:	613b      	str	r3, [r7, #16]
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d009      	beq.n	800b320 <osDelayUntil+0x4a>
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	db06      	blt.n	800b320 <osDelayUntil+0x4a>
 800b312:	f107 0308 	add.w	r3, r7, #8
 800b316:	6939      	ldr	r1, [r7, #16]
 800b318:	4618      	mov	r0, r3
 800b31a:	f001 f81d 	bl	800c358 <vTaskDelayUntil>
 800b31e:	e002      	b.n	800b326 <osDelayUntil+0x50>
 800b320:	f06f 0303 	mvn.w	r3, #3
 800b324:	617b      	str	r3, [r7, #20]
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	4618      	mov	r0, r3
 800b32a:	3718      	adds	r7, #24
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}

0800b330 <vApplicationGetIdleTaskMemory>:
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	60f8      	str	r0, [r7, #12]
 800b338:	60b9      	str	r1, [r7, #8]
 800b33a:	607a      	str	r2, [r7, #4]
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	4a07      	ldr	r2, [pc, #28]	@ (800b35c <vApplicationGetIdleTaskMemory+0x2c>)
 800b340:	601a      	str	r2, [r3, #0]
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	4a06      	ldr	r2, [pc, #24]	@ (800b360 <vApplicationGetIdleTaskMemory+0x30>)
 800b346:	601a      	str	r2, [r3, #0]
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2280      	movs	r2, #128	@ 0x80
 800b34c:	601a      	str	r2, [r3, #0]
 800b34e:	bf00      	nop
 800b350:	3714      	adds	r7, #20
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr
 800b35a:	bf00      	nop
 800b35c:	20000a1c 	.word	0x20000a1c
 800b360:	20000ac4 	.word	0x20000ac4

0800b364 <vApplicationGetTimerTaskMemory>:
 800b364:	b480      	push	{r7}
 800b366:	b085      	sub	sp, #20
 800b368:	af00      	add	r7, sp, #0
 800b36a:	60f8      	str	r0, [r7, #12]
 800b36c:	60b9      	str	r1, [r7, #8]
 800b36e:	607a      	str	r2, [r7, #4]
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	4a07      	ldr	r2, [pc, #28]	@ (800b390 <vApplicationGetTimerTaskMemory+0x2c>)
 800b374:	601a      	str	r2, [r3, #0]
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	4a06      	ldr	r2, [pc, #24]	@ (800b394 <vApplicationGetTimerTaskMemory+0x30>)
 800b37a:	601a      	str	r2, [r3, #0]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b382:	601a      	str	r2, [r3, #0]
 800b384:	bf00      	nop
 800b386:	3714      	adds	r7, #20
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr
 800b390:	20000cc4 	.word	0x20000cc4
 800b394:	20000d6c 	.word	0x20000d6c

0800b398 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b398:	b480      	push	{r7}
 800b39a:	b083      	sub	sp, #12
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f103 0208 	add.w	r2, r3, #8
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b3b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f103 0208 	add.w	r2, r3, #8
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f103 0208 	add.w	r2, r3, #8
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b3cc:	bf00      	nop
 800b3ce:	370c      	adds	r7, #12
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d6:	4770      	bx	lr

0800b3d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b083      	sub	sp, #12
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b3e6:	bf00      	nop
 800b3e8:	370c      	adds	r7, #12
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr

0800b3f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b3f2:	b480      	push	{r7}
 800b3f4:	b085      	sub	sp, #20
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
 800b3fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	68fa      	ldr	r2, [r7, #12]
 800b406:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	689a      	ldr	r2, [r3, #8]
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	689b      	ldr	r3, [r3, #8]
 800b414:	683a      	ldr	r2, [r7, #0]
 800b416:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	683a      	ldr	r2, [r7, #0]
 800b41c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	1c5a      	adds	r2, r3, #1
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	601a      	str	r2, [r3, #0]
}
 800b42e:	bf00      	nop
 800b430:	3714      	adds	r7, #20
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr

0800b43a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b43a:	b480      	push	{r7}
 800b43c:	b085      	sub	sp, #20
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
 800b442:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b450:	d103      	bne.n	800b45a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	60fb      	str	r3, [r7, #12]
 800b458:	e00c      	b.n	800b474 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	3308      	adds	r3, #8
 800b45e:	60fb      	str	r3, [r7, #12]
 800b460:	e002      	b.n	800b468 <vListInsert+0x2e>
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	60fb      	str	r3, [r7, #12]
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	685b      	ldr	r3, [r3, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	68ba      	ldr	r2, [r7, #8]
 800b470:	429a      	cmp	r2, r3
 800b472:	d2f6      	bcs.n	800b462 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	685a      	ldr	r2, [r3, #4]
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	683a      	ldr	r2, [r7, #0]
 800b482:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	68fa      	ldr	r2, [r7, #12]
 800b488:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	683a      	ldr	r2, [r7, #0]
 800b48e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	1c5a      	adds	r2, r3, #1
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	601a      	str	r2, [r3, #0]
}
 800b4a0:	bf00      	nop
 800b4a2:	3714      	adds	r7, #20
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr

0800b4ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b4ac:	b480      	push	{r7}
 800b4ae:	b085      	sub	sp, #20
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	691b      	ldr	r3, [r3, #16]
 800b4b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	6892      	ldr	r2, [r2, #8]
 800b4c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	687a      	ldr	r2, [r7, #4]
 800b4ca:	6852      	ldr	r2, [r2, #4]
 800b4cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	687a      	ldr	r2, [r7, #4]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d103      	bne.n	800b4e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	689a      	ldr	r2, [r3, #8]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	1e5a      	subs	r2, r3, #1
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3714      	adds	r7, #20
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d10b      	bne.n	800b52c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b526:	bf00      	nop
 800b528:	bf00      	nop
 800b52a:	e7fd      	b.n	800b528 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b52c:	f002 f9ac 	bl	800d888 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b538:	68f9      	ldr	r1, [r7, #12]
 800b53a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b53c:	fb01 f303 	mul.w	r3, r1, r3
 800b540:	441a      	add	r2, r3
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2200      	movs	r2, #0
 800b54a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681a      	ldr	r2, [r3, #0]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681a      	ldr	r2, [r3, #0]
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b55c:	3b01      	subs	r3, #1
 800b55e:	68f9      	ldr	r1, [r7, #12]
 800b560:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b562:	fb01 f303 	mul.w	r3, r1, r3
 800b566:	441a      	add	r2, r3
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	22ff      	movs	r2, #255	@ 0xff
 800b570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	22ff      	movs	r2, #255	@ 0xff
 800b578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d114      	bne.n	800b5ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	691b      	ldr	r3, [r3, #16]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d01a      	beq.n	800b5c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	3310      	adds	r3, #16
 800b58e:	4618      	mov	r0, r3
 800b590:	f001 fa48 	bl	800ca24 <xTaskRemoveFromEventList>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d012      	beq.n	800b5c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b59a:	4b0d      	ldr	r3, [pc, #52]	@ (800b5d0 <xQueueGenericReset+0xd0>)
 800b59c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5a0:	601a      	str	r2, [r3, #0]
 800b5a2:	f3bf 8f4f 	dsb	sy
 800b5a6:	f3bf 8f6f 	isb	sy
 800b5aa:	e009      	b.n	800b5c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	3310      	adds	r3, #16
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7ff fef1 	bl	800b398 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	3324      	adds	r3, #36	@ 0x24
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f7ff feec 	bl	800b398 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b5c0:	f002 f994 	bl	800d8ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b5c4:	2301      	movs	r3, #1
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}
 800b5ce:	bf00      	nop
 800b5d0:	e000ed04 	.word	0xe000ed04

0800b5d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b08e      	sub	sp, #56	@ 0x38
 800b5d8:	af02      	add	r7, sp, #8
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]
 800b5e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d10b      	bne.n	800b600 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ec:	f383 8811 	msr	BASEPRI, r3
 800b5f0:	f3bf 8f6f 	isb	sy
 800b5f4:	f3bf 8f4f 	dsb	sy
 800b5f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b5fa:	bf00      	nop
 800b5fc:	bf00      	nop
 800b5fe:	e7fd      	b.n	800b5fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d10b      	bne.n	800b61e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b60a:	f383 8811 	msr	BASEPRI, r3
 800b60e:	f3bf 8f6f 	isb	sy
 800b612:	f3bf 8f4f 	dsb	sy
 800b616:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b618:	bf00      	nop
 800b61a:	bf00      	nop
 800b61c:	e7fd      	b.n	800b61a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d002      	beq.n	800b62a <xQueueGenericCreateStatic+0x56>
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d001      	beq.n	800b62e <xQueueGenericCreateStatic+0x5a>
 800b62a:	2301      	movs	r3, #1
 800b62c:	e000      	b.n	800b630 <xQueueGenericCreateStatic+0x5c>
 800b62e:	2300      	movs	r3, #0
 800b630:	2b00      	cmp	r3, #0
 800b632:	d10b      	bne.n	800b64c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b638:	f383 8811 	msr	BASEPRI, r3
 800b63c:	f3bf 8f6f 	isb	sy
 800b640:	f3bf 8f4f 	dsb	sy
 800b644:	623b      	str	r3, [r7, #32]
}
 800b646:	bf00      	nop
 800b648:	bf00      	nop
 800b64a:	e7fd      	b.n	800b648 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d102      	bne.n	800b658 <xQueueGenericCreateStatic+0x84>
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d101      	bne.n	800b65c <xQueueGenericCreateStatic+0x88>
 800b658:	2301      	movs	r3, #1
 800b65a:	e000      	b.n	800b65e <xQueueGenericCreateStatic+0x8a>
 800b65c:	2300      	movs	r3, #0
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d10b      	bne.n	800b67a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b666:	f383 8811 	msr	BASEPRI, r3
 800b66a:	f3bf 8f6f 	isb	sy
 800b66e:	f3bf 8f4f 	dsb	sy
 800b672:	61fb      	str	r3, [r7, #28]
}
 800b674:	bf00      	nop
 800b676:	bf00      	nop
 800b678:	e7fd      	b.n	800b676 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b67a:	2350      	movs	r3, #80	@ 0x50
 800b67c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	2b50      	cmp	r3, #80	@ 0x50
 800b682:	d00b      	beq.n	800b69c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b688:	f383 8811 	msr	BASEPRI, r3
 800b68c:	f3bf 8f6f 	isb	sy
 800b690:	f3bf 8f4f 	dsb	sy
 800b694:	61bb      	str	r3, [r7, #24]
}
 800b696:	bf00      	nop
 800b698:	bf00      	nop
 800b69a:	e7fd      	b.n	800b698 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b69c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b6a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d00d      	beq.n	800b6c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b6b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b6b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6b6:	9300      	str	r3, [sp, #0]
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	68b9      	ldr	r1, [r7, #8]
 800b6be:	68f8      	ldr	r0, [r7, #12]
 800b6c0:	f000 f805 	bl	800b6ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3730      	adds	r7, #48	@ 0x30
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}

0800b6ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b6ce:	b580      	push	{r7, lr}
 800b6d0:	b084      	sub	sp, #16
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	60f8      	str	r0, [r7, #12]
 800b6d6:	60b9      	str	r1, [r7, #8]
 800b6d8:	607a      	str	r2, [r7, #4]
 800b6da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d103      	bne.n	800b6ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b6e2:	69bb      	ldr	r3, [r7, #24]
 800b6e4:	69ba      	ldr	r2, [r7, #24]
 800b6e6:	601a      	str	r2, [r3, #0]
 800b6e8:	e002      	b.n	800b6f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b6ea:	69bb      	ldr	r3, [r7, #24]
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b6f0:	69bb      	ldr	r3, [r7, #24]
 800b6f2:	68fa      	ldr	r2, [r7, #12]
 800b6f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	68ba      	ldr	r2, [r7, #8]
 800b6fa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b6fc:	2101      	movs	r1, #1
 800b6fe:	69b8      	ldr	r0, [r7, #24]
 800b700:	f7ff fefe 	bl	800b500 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	78fa      	ldrb	r2, [r7, #3]
 800b708:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b70c:	bf00      	nop
 800b70e:	3710      	adds	r7, #16
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b08e      	sub	sp, #56	@ 0x38
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	607a      	str	r2, [r7, #4]
 800b720:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b722:	2300      	movs	r3, #0
 800b724:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b72a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d10b      	bne.n	800b748 <xQueueGenericSend+0x34>
	__asm volatile
 800b730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b734:	f383 8811 	msr	BASEPRI, r3
 800b738:	f3bf 8f6f 	isb	sy
 800b73c:	f3bf 8f4f 	dsb	sy
 800b740:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b742:	bf00      	nop
 800b744:	bf00      	nop
 800b746:	e7fd      	b.n	800b744 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d103      	bne.n	800b756 <xQueueGenericSend+0x42>
 800b74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b752:	2b00      	cmp	r3, #0
 800b754:	d101      	bne.n	800b75a <xQueueGenericSend+0x46>
 800b756:	2301      	movs	r3, #1
 800b758:	e000      	b.n	800b75c <xQueueGenericSend+0x48>
 800b75a:	2300      	movs	r3, #0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d10b      	bne.n	800b778 <xQueueGenericSend+0x64>
	__asm volatile
 800b760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b764:	f383 8811 	msr	BASEPRI, r3
 800b768:	f3bf 8f6f 	isb	sy
 800b76c:	f3bf 8f4f 	dsb	sy
 800b770:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b772:	bf00      	nop
 800b774:	bf00      	nop
 800b776:	e7fd      	b.n	800b774 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	2b02      	cmp	r3, #2
 800b77c:	d103      	bne.n	800b786 <xQueueGenericSend+0x72>
 800b77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b782:	2b01      	cmp	r3, #1
 800b784:	d101      	bne.n	800b78a <xQueueGenericSend+0x76>
 800b786:	2301      	movs	r3, #1
 800b788:	e000      	b.n	800b78c <xQueueGenericSend+0x78>
 800b78a:	2300      	movs	r3, #0
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d10b      	bne.n	800b7a8 <xQueueGenericSend+0x94>
	__asm volatile
 800b790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	623b      	str	r3, [r7, #32]
}
 800b7a2:	bf00      	nop
 800b7a4:	bf00      	nop
 800b7a6:	e7fd      	b.n	800b7a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b7a8:	f001 fb02 	bl	800cdb0 <xTaskGetSchedulerState>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d102      	bne.n	800b7b8 <xQueueGenericSend+0xa4>
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d101      	bne.n	800b7bc <xQueueGenericSend+0xa8>
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	e000      	b.n	800b7be <xQueueGenericSend+0xaa>
 800b7bc:	2300      	movs	r3, #0
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d10b      	bne.n	800b7da <xQueueGenericSend+0xc6>
	__asm volatile
 800b7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c6:	f383 8811 	msr	BASEPRI, r3
 800b7ca:	f3bf 8f6f 	isb	sy
 800b7ce:	f3bf 8f4f 	dsb	sy
 800b7d2:	61fb      	str	r3, [r7, #28]
}
 800b7d4:	bf00      	nop
 800b7d6:	bf00      	nop
 800b7d8:	e7fd      	b.n	800b7d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b7da:	f002 f855 	bl	800d888 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d302      	bcc.n	800b7f0 <xQueueGenericSend+0xdc>
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	2b02      	cmp	r3, #2
 800b7ee:	d129      	bne.n	800b844 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b7f0:	683a      	ldr	r2, [r7, #0]
 800b7f2:	68b9      	ldr	r1, [r7, #8]
 800b7f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b7f6:	f000 fa0f 	bl	800bc18 <prvCopyDataToQueue>
 800b7fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b800:	2b00      	cmp	r3, #0
 800b802:	d010      	beq.n	800b826 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b806:	3324      	adds	r3, #36	@ 0x24
 800b808:	4618      	mov	r0, r3
 800b80a:	f001 f90b 	bl	800ca24 <xTaskRemoveFromEventList>
 800b80e:	4603      	mov	r3, r0
 800b810:	2b00      	cmp	r3, #0
 800b812:	d013      	beq.n	800b83c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b814:	4b3f      	ldr	r3, [pc, #252]	@ (800b914 <xQueueGenericSend+0x200>)
 800b816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b81a:	601a      	str	r2, [r3, #0]
 800b81c:	f3bf 8f4f 	dsb	sy
 800b820:	f3bf 8f6f 	isb	sy
 800b824:	e00a      	b.n	800b83c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d007      	beq.n	800b83c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b82c:	4b39      	ldr	r3, [pc, #228]	@ (800b914 <xQueueGenericSend+0x200>)
 800b82e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b832:	601a      	str	r2, [r3, #0]
 800b834:	f3bf 8f4f 	dsb	sy
 800b838:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b83c:	f002 f856 	bl	800d8ec <vPortExitCritical>
				return pdPASS;
 800b840:	2301      	movs	r3, #1
 800b842:	e063      	b.n	800b90c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d103      	bne.n	800b852 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b84a:	f002 f84f 	bl	800d8ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b84e:	2300      	movs	r3, #0
 800b850:	e05c      	b.n	800b90c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b854:	2b00      	cmp	r3, #0
 800b856:	d106      	bne.n	800b866 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b858:	f107 0314 	add.w	r3, r7, #20
 800b85c:	4618      	mov	r0, r3
 800b85e:	f001 f945 	bl	800caec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b862:	2301      	movs	r3, #1
 800b864:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b866:	f002 f841 	bl	800d8ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b86a:	f000 fe9b 	bl	800c5a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b86e:	f002 f80b 	bl	800d888 <vPortEnterCritical>
 800b872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b874:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b878:	b25b      	sxtb	r3, r3
 800b87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b87e:	d103      	bne.n	800b888 <xQueueGenericSend+0x174>
 800b880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b882:	2200      	movs	r2, #0
 800b884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b88a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b88e:	b25b      	sxtb	r3, r3
 800b890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b894:	d103      	bne.n	800b89e <xQueueGenericSend+0x18a>
 800b896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b898:	2200      	movs	r2, #0
 800b89a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b89e:	f002 f825 	bl	800d8ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8a2:	1d3a      	adds	r2, r7, #4
 800b8a4:	f107 0314 	add.w	r3, r7, #20
 800b8a8:	4611      	mov	r1, r2
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f001 f934 	bl	800cb18 <xTaskCheckForTimeOut>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d124      	bne.n	800b900 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b8b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b8b8:	f000 faa6 	bl	800be08 <prvIsQueueFull>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d018      	beq.n	800b8f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8c4:	3310      	adds	r3, #16
 800b8c6:	687a      	ldr	r2, [r7, #4]
 800b8c8:	4611      	mov	r1, r2
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f001 f858 	bl	800c980 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b8d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b8d2:	f000 fa31 	bl	800bd38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b8d6:	f000 fe73 	bl	800c5c0 <xTaskResumeAll>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f47f af7c 	bne.w	800b7da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b8e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b914 <xQueueGenericSend+0x200>)
 800b8e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	f3bf 8f6f 	isb	sy
 800b8f2:	e772      	b.n	800b7da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b8f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b8f6:	f000 fa1f 	bl	800bd38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b8fa:	f000 fe61 	bl	800c5c0 <xTaskResumeAll>
 800b8fe:	e76c      	b.n	800b7da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b900:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b902:	f000 fa19 	bl	800bd38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b906:	f000 fe5b 	bl	800c5c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b90a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3738      	adds	r7, #56	@ 0x38
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}
 800b914:	e000ed04 	.word	0xe000ed04

0800b918 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b090      	sub	sp, #64	@ 0x40
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	60f8      	str	r0, [r7, #12]
 800b920:	60b9      	str	r1, [r7, #8]
 800b922:	607a      	str	r2, [r7, #4]
 800b924:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b92a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d10b      	bne.n	800b948 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b934:	f383 8811 	msr	BASEPRI, r3
 800b938:	f3bf 8f6f 	isb	sy
 800b93c:	f3bf 8f4f 	dsb	sy
 800b940:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b942:	bf00      	nop
 800b944:	bf00      	nop
 800b946:	e7fd      	b.n	800b944 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d103      	bne.n	800b956 <xQueueGenericSendFromISR+0x3e>
 800b94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b952:	2b00      	cmp	r3, #0
 800b954:	d101      	bne.n	800b95a <xQueueGenericSendFromISR+0x42>
 800b956:	2301      	movs	r3, #1
 800b958:	e000      	b.n	800b95c <xQueueGenericSendFromISR+0x44>
 800b95a:	2300      	movs	r3, #0
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d10b      	bne.n	800b978 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b964:	f383 8811 	msr	BASEPRI, r3
 800b968:	f3bf 8f6f 	isb	sy
 800b96c:	f3bf 8f4f 	dsb	sy
 800b970:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b972:	bf00      	nop
 800b974:	bf00      	nop
 800b976:	e7fd      	b.n	800b974 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	2b02      	cmp	r3, #2
 800b97c:	d103      	bne.n	800b986 <xQueueGenericSendFromISR+0x6e>
 800b97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b982:	2b01      	cmp	r3, #1
 800b984:	d101      	bne.n	800b98a <xQueueGenericSendFromISR+0x72>
 800b986:	2301      	movs	r3, #1
 800b988:	e000      	b.n	800b98c <xQueueGenericSendFromISR+0x74>
 800b98a:	2300      	movs	r3, #0
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d10b      	bne.n	800b9a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b994:	f383 8811 	msr	BASEPRI, r3
 800b998:	f3bf 8f6f 	isb	sy
 800b99c:	f3bf 8f4f 	dsb	sy
 800b9a0:	623b      	str	r3, [r7, #32]
}
 800b9a2:	bf00      	nop
 800b9a4:	bf00      	nop
 800b9a6:	e7fd      	b.n	800b9a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b9a8:	f002 f84e 	bl	800da48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b9ac:	f3ef 8211 	mrs	r2, BASEPRI
 800b9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b4:	f383 8811 	msr	BASEPRI, r3
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	f3bf 8f4f 	dsb	sy
 800b9c0:	61fa      	str	r2, [r7, #28]
 800b9c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b9c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b9c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d302      	bcc.n	800b9da <xQueueGenericSendFromISR+0xc2>
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	2b02      	cmp	r3, #2
 800b9d8:	d12f      	bne.n	800ba3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b9e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b9e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9ea:	683a      	ldr	r2, [r7, #0]
 800b9ec:	68b9      	ldr	r1, [r7, #8]
 800b9ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b9f0:	f000 f912 	bl	800bc18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b9f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b9f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9fc:	d112      	bne.n	800ba24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d016      	beq.n	800ba34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba08:	3324      	adds	r3, #36	@ 0x24
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f001 f80a 	bl	800ca24 <xTaskRemoveFromEventList>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00e      	beq.n	800ba34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d00b      	beq.n	800ba34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	601a      	str	r2, [r3, #0]
 800ba22:	e007      	b.n	800ba34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ba24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ba28:	3301      	adds	r3, #1
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	b25a      	sxtb	r2, r3
 800ba2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ba34:	2301      	movs	r3, #1
 800ba36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ba38:	e001      	b.n	800ba3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ba48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ba4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3740      	adds	r7, #64	@ 0x40
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}

0800ba54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b08c      	sub	sp, #48	@ 0x30
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	60f8      	str	r0, [r7, #12]
 800ba5c:	60b9      	str	r1, [r7, #8]
 800ba5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ba60:	2300      	movs	r3, #0
 800ba62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ba68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d10b      	bne.n	800ba86 <xQueueReceive+0x32>
	__asm volatile
 800ba6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba72:	f383 8811 	msr	BASEPRI, r3
 800ba76:	f3bf 8f6f 	isb	sy
 800ba7a:	f3bf 8f4f 	dsb	sy
 800ba7e:	623b      	str	r3, [r7, #32]
}
 800ba80:	bf00      	nop
 800ba82:	bf00      	nop
 800ba84:	e7fd      	b.n	800ba82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d103      	bne.n	800ba94 <xQueueReceive+0x40>
 800ba8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d101      	bne.n	800ba98 <xQueueReceive+0x44>
 800ba94:	2301      	movs	r3, #1
 800ba96:	e000      	b.n	800ba9a <xQueueReceive+0x46>
 800ba98:	2300      	movs	r3, #0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10b      	bne.n	800bab6 <xQueueReceive+0x62>
	__asm volatile
 800ba9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa2:	f383 8811 	msr	BASEPRI, r3
 800baa6:	f3bf 8f6f 	isb	sy
 800baaa:	f3bf 8f4f 	dsb	sy
 800baae:	61fb      	str	r3, [r7, #28]
}
 800bab0:	bf00      	nop
 800bab2:	bf00      	nop
 800bab4:	e7fd      	b.n	800bab2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bab6:	f001 f97b 	bl	800cdb0 <xTaskGetSchedulerState>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	d102      	bne.n	800bac6 <xQueueReceive+0x72>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d101      	bne.n	800baca <xQueueReceive+0x76>
 800bac6:	2301      	movs	r3, #1
 800bac8:	e000      	b.n	800bacc <xQueueReceive+0x78>
 800baca:	2300      	movs	r3, #0
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d10b      	bne.n	800bae8 <xQueueReceive+0x94>
	__asm volatile
 800bad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad4:	f383 8811 	msr	BASEPRI, r3
 800bad8:	f3bf 8f6f 	isb	sy
 800badc:	f3bf 8f4f 	dsb	sy
 800bae0:	61bb      	str	r3, [r7, #24]
}
 800bae2:	bf00      	nop
 800bae4:	bf00      	nop
 800bae6:	e7fd      	b.n	800bae4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bae8:	f001 fece 	bl	800d888 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800baec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baf0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800baf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d01f      	beq.n	800bb38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800baf8:	68b9      	ldr	r1, [r7, #8]
 800bafa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bafc:	f000 f8f6 	bl	800bcec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb02:	1e5a      	subs	r2, r3, #1
 800bb04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bb08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb0a:	691b      	ldr	r3, [r3, #16]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d00f      	beq.n	800bb30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bb10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb12:	3310      	adds	r3, #16
 800bb14:	4618      	mov	r0, r3
 800bb16:	f000 ff85 	bl	800ca24 <xTaskRemoveFromEventList>
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d007      	beq.n	800bb30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bb20:	4b3c      	ldr	r3, [pc, #240]	@ (800bc14 <xQueueReceive+0x1c0>)
 800bb22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb26:	601a      	str	r2, [r3, #0]
 800bb28:	f3bf 8f4f 	dsb	sy
 800bb2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bb30:	f001 fedc 	bl	800d8ec <vPortExitCritical>
				return pdPASS;
 800bb34:	2301      	movs	r3, #1
 800bb36:	e069      	b.n	800bc0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d103      	bne.n	800bb46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bb3e:	f001 fed5 	bl	800d8ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bb42:	2300      	movs	r3, #0
 800bb44:	e062      	b.n	800bc0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bb46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d106      	bne.n	800bb5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bb4c:	f107 0310 	add.w	r3, r7, #16
 800bb50:	4618      	mov	r0, r3
 800bb52:	f000 ffcb 	bl	800caec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bb56:	2301      	movs	r3, #1
 800bb58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bb5a:	f001 fec7 	bl	800d8ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bb5e:	f000 fd21 	bl	800c5a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bb62:	f001 fe91 	bl	800d888 <vPortEnterCritical>
 800bb66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb6c:	b25b      	sxtb	r3, r3
 800bb6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb72:	d103      	bne.n	800bb7c <xQueueReceive+0x128>
 800bb74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb76:	2200      	movs	r2, #0
 800bb78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb82:	b25b      	sxtb	r3, r3
 800bb84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb88:	d103      	bne.n	800bb92 <xQueueReceive+0x13e>
 800bb8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb92:	f001 feab 	bl	800d8ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb96:	1d3a      	adds	r2, r7, #4
 800bb98:	f107 0310 	add.w	r3, r7, #16
 800bb9c:	4611      	mov	r1, r2
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f000 ffba 	bl	800cb18 <xTaskCheckForTimeOut>
 800bba4:	4603      	mov	r3, r0
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d123      	bne.n	800bbf2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bbaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbac:	f000 f916 	bl	800bddc <prvIsQueueEmpty>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d017      	beq.n	800bbe6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bbb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbb8:	3324      	adds	r3, #36	@ 0x24
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	4611      	mov	r1, r2
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	f000 fede 	bl	800c980 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bbc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbc6:	f000 f8b7 	bl	800bd38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bbca:	f000 fcf9 	bl	800c5c0 <xTaskResumeAll>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d189      	bne.n	800bae8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800bbd4:	4b0f      	ldr	r3, [pc, #60]	@ (800bc14 <xQueueReceive+0x1c0>)
 800bbd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbda:	601a      	str	r2, [r3, #0]
 800bbdc:	f3bf 8f4f 	dsb	sy
 800bbe0:	f3bf 8f6f 	isb	sy
 800bbe4:	e780      	b.n	800bae8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bbe6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbe8:	f000 f8a6 	bl	800bd38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bbec:	f000 fce8 	bl	800c5c0 <xTaskResumeAll>
 800bbf0:	e77a      	b.n	800bae8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bbf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbf4:	f000 f8a0 	bl	800bd38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bbf8:	f000 fce2 	bl	800c5c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bbfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbfe:	f000 f8ed 	bl	800bddc <prvIsQueueEmpty>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	f43f af6f 	beq.w	800bae8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bc0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3730      	adds	r7, #48	@ 0x30
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}
 800bc14:	e000ed04 	.word	0xe000ed04

0800bc18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b086      	sub	sp, #24
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	60b9      	str	r1, [r7, #8]
 800bc22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bc24:	2300      	movs	r3, #0
 800bc26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d10d      	bne.n	800bc52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d14d      	bne.n	800bcda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	689b      	ldr	r3, [r3, #8]
 800bc42:	4618      	mov	r0, r3
 800bc44:	f001 f8d2 	bl	800cdec <xTaskPriorityDisinherit>
 800bc48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	609a      	str	r2, [r3, #8]
 800bc50:	e043      	b.n	800bcda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d119      	bne.n	800bc8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	6858      	ldr	r0, [r3, #4]
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc60:	461a      	mov	r2, r3
 800bc62:	68b9      	ldr	r1, [r7, #8]
 800bc64:	f002 f9b2 	bl	800dfcc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	685a      	ldr	r2, [r3, #4]
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc70:	441a      	add	r2, r3
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	685a      	ldr	r2, [r3, #4]
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	689b      	ldr	r3, [r3, #8]
 800bc7e:	429a      	cmp	r2, r3
 800bc80:	d32b      	bcc.n	800bcda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681a      	ldr	r2, [r3, #0]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	605a      	str	r2, [r3, #4]
 800bc8a:	e026      	b.n	800bcda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	68d8      	ldr	r0, [r3, #12]
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc94:	461a      	mov	r2, r3
 800bc96:	68b9      	ldr	r1, [r7, #8]
 800bc98:	f002 f998 	bl	800dfcc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	68da      	ldr	r2, [r3, #12]
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bca4:	425b      	negs	r3, r3
 800bca6:	441a      	add	r2, r3
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	68da      	ldr	r2, [r3, #12]
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	429a      	cmp	r2, r3
 800bcb6:	d207      	bcs.n	800bcc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	689a      	ldr	r2, [r3, #8]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcc0:	425b      	negs	r3, r3
 800bcc2:	441a      	add	r2, r3
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	d105      	bne.n	800bcda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcce:	693b      	ldr	r3, [r7, #16]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d002      	beq.n	800bcda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	3b01      	subs	r3, #1
 800bcd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	1c5a      	adds	r2, r3, #1
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800bce2:	697b      	ldr	r3, [r7, #20]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3718      	adds	r7, #24
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b082      	sub	sp, #8
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d018      	beq.n	800bd30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	68da      	ldr	r2, [r3, #12]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd06:	441a      	add	r2, r3
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	68da      	ldr	r2, [r3, #12]
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	689b      	ldr	r3, [r3, #8]
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d303      	bcc.n	800bd20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681a      	ldr	r2, [r3, #0]
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	68d9      	ldr	r1, [r3, #12]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd28:	461a      	mov	r2, r3
 800bd2a:	6838      	ldr	r0, [r7, #0]
 800bd2c:	f002 f94e 	bl	800dfcc <memcpy>
	}
}
 800bd30:	bf00      	nop
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}

0800bd38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b084      	sub	sp, #16
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bd40:	f001 fda2 	bl	800d888 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bd4c:	e011      	b.n	800bd72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d012      	beq.n	800bd7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	3324      	adds	r3, #36	@ 0x24
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f000 fe62 	bl	800ca24 <xTaskRemoveFromEventList>
 800bd60:	4603      	mov	r3, r0
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d001      	beq.n	800bd6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bd66:	f000 ff3b 	bl	800cbe0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bd6a:	7bfb      	ldrb	r3, [r7, #15]
 800bd6c:	3b01      	subs	r3, #1
 800bd6e:	b2db      	uxtb	r3, r3
 800bd70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bd72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	dce9      	bgt.n	800bd4e <prvUnlockQueue+0x16>
 800bd7a:	e000      	b.n	800bd7e <prvUnlockQueue+0x46>
					break;
 800bd7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	22ff      	movs	r2, #255	@ 0xff
 800bd82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800bd86:	f001 fdb1 	bl	800d8ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bd8a:	f001 fd7d 	bl	800d888 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bd96:	e011      	b.n	800bdbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	691b      	ldr	r3, [r3, #16]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d012      	beq.n	800bdc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	3310      	adds	r3, #16
 800bda4:	4618      	mov	r0, r3
 800bda6:	f000 fe3d 	bl	800ca24 <xTaskRemoveFromEventList>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d001      	beq.n	800bdb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bdb0:	f000 ff16 	bl	800cbe0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bdb4:	7bbb      	ldrb	r3, [r7, #14]
 800bdb6:	3b01      	subs	r3, #1
 800bdb8:	b2db      	uxtb	r3, r3
 800bdba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bdbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	dce9      	bgt.n	800bd98 <prvUnlockQueue+0x60>
 800bdc4:	e000      	b.n	800bdc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bdc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	22ff      	movs	r2, #255	@ 0xff
 800bdcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800bdd0:	f001 fd8c 	bl	800d8ec <vPortExitCritical>
}
 800bdd4:	bf00      	nop
 800bdd6:	3710      	adds	r7, #16
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b084      	sub	sp, #16
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bde4:	f001 fd50 	bl	800d888 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d102      	bne.n	800bdf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	60fb      	str	r3, [r7, #12]
 800bdf4:	e001      	b.n	800bdfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bdfa:	f001 fd77 	bl	800d8ec <vPortExitCritical>

	return xReturn;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
}
 800be00:	4618      	mov	r0, r3
 800be02:	3710      	adds	r7, #16
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b084      	sub	sp, #16
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800be10:	f001 fd3a 	bl	800d888 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be1c:	429a      	cmp	r2, r3
 800be1e:	d102      	bne.n	800be26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800be20:	2301      	movs	r3, #1
 800be22:	60fb      	str	r3, [r7, #12]
 800be24:	e001      	b.n	800be2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800be26:	2300      	movs	r3, #0
 800be28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800be2a:	f001 fd5f 	bl	800d8ec <vPortExitCritical>

	return xReturn;
 800be2e:	68fb      	ldr	r3, [r7, #12]
}
 800be30:	4618      	mov	r0, r3
 800be32:	3710      	adds	r7, #16
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800be38:	b480      	push	{r7}
 800be3a:	b085      	sub	sp, #20
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
 800be40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800be42:	2300      	movs	r3, #0
 800be44:	60fb      	str	r3, [r7, #12]
 800be46:	e014      	b.n	800be72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800be48:	4a0f      	ldr	r2, [pc, #60]	@ (800be88 <vQueueAddToRegistry+0x50>)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d10b      	bne.n	800be6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800be54:	490c      	ldr	r1, [pc, #48]	@ (800be88 <vQueueAddToRegistry+0x50>)
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	683a      	ldr	r2, [r7, #0]
 800be5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800be5e:	4a0a      	ldr	r2, [pc, #40]	@ (800be88 <vQueueAddToRegistry+0x50>)
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	00db      	lsls	r3, r3, #3
 800be64:	4413      	add	r3, r2
 800be66:	687a      	ldr	r2, [r7, #4]
 800be68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800be6a:	e006      	b.n	800be7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	3301      	adds	r3, #1
 800be70:	60fb      	str	r3, [r7, #12]
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2b07      	cmp	r3, #7
 800be76:	d9e7      	bls.n	800be48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800be78:	bf00      	nop
 800be7a:	bf00      	nop
 800be7c:	3714      	adds	r7, #20
 800be7e:	46bd      	mov	sp, r7
 800be80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be84:	4770      	bx	lr
 800be86:	bf00      	nop
 800be88:	2000116c 	.word	0x2000116c

0800be8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b086      	sub	sp, #24
 800be90:	af00      	add	r7, sp, #0
 800be92:	60f8      	str	r0, [r7, #12]
 800be94:	60b9      	str	r1, [r7, #8]
 800be96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800be9c:	f001 fcf4 	bl	800d888 <vPortEnterCritical>
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bea6:	b25b      	sxtb	r3, r3
 800bea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beac:	d103      	bne.n	800beb6 <vQueueWaitForMessageRestricted+0x2a>
 800beae:	697b      	ldr	r3, [r7, #20]
 800beb0:	2200      	movs	r2, #0
 800beb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bebc:	b25b      	sxtb	r3, r3
 800bebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec2:	d103      	bne.n	800becc <vQueueWaitForMessageRestricted+0x40>
 800bec4:	697b      	ldr	r3, [r7, #20]
 800bec6:	2200      	movs	r2, #0
 800bec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800becc:	f001 fd0e 	bl	800d8ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d106      	bne.n	800bee6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	3324      	adds	r3, #36	@ 0x24
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	68b9      	ldr	r1, [r7, #8]
 800bee0:	4618      	mov	r0, r3
 800bee2:	f000 fd73 	bl	800c9cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bee6:	6978      	ldr	r0, [r7, #20]
 800bee8:	f7ff ff26 	bl	800bd38 <prvUnlockQueue>
	}
 800beec:	bf00      	nop
 800beee:	3718      	adds	r7, #24
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b08e      	sub	sp, #56	@ 0x38
 800bef8:	af04      	add	r7, sp, #16
 800befa:	60f8      	str	r0, [r7, #12]
 800befc:	60b9      	str	r1, [r7, #8]
 800befe:	607a      	str	r2, [r7, #4]
 800bf00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bf02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d10b      	bne.n	800bf20 <xTaskCreateStatic+0x2c>
	__asm volatile
 800bf08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf0c:	f383 8811 	msr	BASEPRI, r3
 800bf10:	f3bf 8f6f 	isb	sy
 800bf14:	f3bf 8f4f 	dsb	sy
 800bf18:	623b      	str	r3, [r7, #32]
}
 800bf1a:	bf00      	nop
 800bf1c:	bf00      	nop
 800bf1e:	e7fd      	b.n	800bf1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bf20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d10b      	bne.n	800bf3e <xTaskCreateStatic+0x4a>
	__asm volatile
 800bf26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf2a:	f383 8811 	msr	BASEPRI, r3
 800bf2e:	f3bf 8f6f 	isb	sy
 800bf32:	f3bf 8f4f 	dsb	sy
 800bf36:	61fb      	str	r3, [r7, #28]
}
 800bf38:	bf00      	nop
 800bf3a:	bf00      	nop
 800bf3c:	e7fd      	b.n	800bf3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bf3e:	23a8      	movs	r3, #168	@ 0xa8
 800bf40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	2ba8      	cmp	r3, #168	@ 0xa8
 800bf46:	d00b      	beq.n	800bf60 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bf48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf4c:	f383 8811 	msr	BASEPRI, r3
 800bf50:	f3bf 8f6f 	isb	sy
 800bf54:	f3bf 8f4f 	dsb	sy
 800bf58:	61bb      	str	r3, [r7, #24]
}
 800bf5a:	bf00      	nop
 800bf5c:	bf00      	nop
 800bf5e:	e7fd      	b.n	800bf5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bf60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bf62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d01e      	beq.n	800bfa6 <xTaskCreateStatic+0xb2>
 800bf68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d01b      	beq.n	800bfa6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bf6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bf72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bf78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7a:	2202      	movs	r2, #2
 800bf7c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bf80:	2300      	movs	r3, #0
 800bf82:	9303      	str	r3, [sp, #12]
 800bf84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf86:	9302      	str	r3, [sp, #8]
 800bf88:	f107 0314 	add.w	r3, r7, #20
 800bf8c:	9301      	str	r3, [sp, #4]
 800bf8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf90:	9300      	str	r3, [sp, #0]
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	68b9      	ldr	r1, [r7, #8]
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f000 f851 	bl	800c040 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bf9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bfa0:	f000 f8f6 	bl	800c190 <prvAddNewTaskToReadyList>
 800bfa4:	e001      	b.n	800bfaa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bfaa:	697b      	ldr	r3, [r7, #20]
	}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3728      	adds	r7, #40	@ 0x28
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b08c      	sub	sp, #48	@ 0x30
 800bfb8:	af04      	add	r7, sp, #16
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	603b      	str	r3, [r7, #0]
 800bfc0:	4613      	mov	r3, r2
 800bfc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bfc4:	88fb      	ldrh	r3, [r7, #6]
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f001 fd7f 	bl	800dacc <pvPortMalloc>
 800bfce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d00e      	beq.n	800bff4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bfd6:	20a8      	movs	r0, #168	@ 0xa8
 800bfd8:	f001 fd78 	bl	800dacc <pvPortMalloc>
 800bfdc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d003      	beq.n	800bfec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bfe4:	69fb      	ldr	r3, [r7, #28]
 800bfe6:	697a      	ldr	r2, [r7, #20]
 800bfe8:	631a      	str	r2, [r3, #48]	@ 0x30
 800bfea:	e005      	b.n	800bff8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bfec:	6978      	ldr	r0, [r7, #20]
 800bfee:	f001 fe3b 	bl	800dc68 <vPortFree>
 800bff2:	e001      	b.n	800bff8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bff4:	2300      	movs	r3, #0
 800bff6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bff8:	69fb      	ldr	r3, [r7, #28]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d017      	beq.n	800c02e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bffe:	69fb      	ldr	r3, [r7, #28]
 800c000:	2200      	movs	r2, #0
 800c002:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c006:	88fa      	ldrh	r2, [r7, #6]
 800c008:	2300      	movs	r3, #0
 800c00a:	9303      	str	r3, [sp, #12]
 800c00c:	69fb      	ldr	r3, [r7, #28]
 800c00e:	9302      	str	r3, [sp, #8]
 800c010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c012:	9301      	str	r3, [sp, #4]
 800c014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c016:	9300      	str	r3, [sp, #0]
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	68b9      	ldr	r1, [r7, #8]
 800c01c:	68f8      	ldr	r0, [r7, #12]
 800c01e:	f000 f80f 	bl	800c040 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c022:	69f8      	ldr	r0, [r7, #28]
 800c024:	f000 f8b4 	bl	800c190 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c028:	2301      	movs	r3, #1
 800c02a:	61bb      	str	r3, [r7, #24]
 800c02c:	e002      	b.n	800c034 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c02e:	f04f 33ff 	mov.w	r3, #4294967295
 800c032:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c034:	69bb      	ldr	r3, [r7, #24]
	}
 800c036:	4618      	mov	r0, r3
 800c038:	3720      	adds	r7, #32
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
	...

0800c040 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b088      	sub	sp, #32
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
 800c04c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c050:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	009b      	lsls	r3, r3, #2
 800c056:	461a      	mov	r2, r3
 800c058:	21a5      	movs	r1, #165	@ 0xa5
 800c05a:	f001 ff25 	bl	800dea8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c060:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c068:	3b01      	subs	r3, #1
 800c06a:	009b      	lsls	r3, r3, #2
 800c06c:	4413      	add	r3, r2
 800c06e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c070:	69bb      	ldr	r3, [r7, #24]
 800c072:	f023 0307 	bic.w	r3, r3, #7
 800c076:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	f003 0307 	and.w	r3, r3, #7
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d00b      	beq.n	800c09a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c086:	f383 8811 	msr	BASEPRI, r3
 800c08a:	f3bf 8f6f 	isb	sy
 800c08e:	f3bf 8f4f 	dsb	sy
 800c092:	617b      	str	r3, [r7, #20]
}
 800c094:	bf00      	nop
 800c096:	bf00      	nop
 800c098:	e7fd      	b.n	800c096 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d01f      	beq.n	800c0e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	61fb      	str	r3, [r7, #28]
 800c0a4:	e012      	b.n	800c0cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c0a6:	68ba      	ldr	r2, [r7, #8]
 800c0a8:	69fb      	ldr	r3, [r7, #28]
 800c0aa:	4413      	add	r3, r2
 800c0ac:	7819      	ldrb	r1, [r3, #0]
 800c0ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c0b0:	69fb      	ldr	r3, [r7, #28]
 800c0b2:	4413      	add	r3, r2
 800c0b4:	3334      	adds	r3, #52	@ 0x34
 800c0b6:	460a      	mov	r2, r1
 800c0b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c0ba:	68ba      	ldr	r2, [r7, #8]
 800c0bc:	69fb      	ldr	r3, [r7, #28]
 800c0be:	4413      	add	r3, r2
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d006      	beq.n	800c0d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c0c6:	69fb      	ldr	r3, [r7, #28]
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	61fb      	str	r3, [r7, #28]
 800c0cc:	69fb      	ldr	r3, [r7, #28]
 800c0ce:	2b0f      	cmp	r3, #15
 800c0d0:	d9e9      	bls.n	800c0a6 <prvInitialiseNewTask+0x66>
 800c0d2:	e000      	b.n	800c0d6 <prvInitialiseNewTask+0x96>
			{
				break;
 800c0d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d8:	2200      	movs	r2, #0
 800c0da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c0de:	e003      	b.n	800c0e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0ea:	2b37      	cmp	r3, #55	@ 0x37
 800c0ec:	d901      	bls.n	800c0f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c0ee:	2337      	movs	r3, #55	@ 0x37
 800c0f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c100:	2200      	movs	r2, #0
 800c102:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c106:	3304      	adds	r3, #4
 800c108:	4618      	mov	r0, r3
 800c10a:	f7ff f965 	bl	800b3d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c110:	3318      	adds	r3, #24
 800c112:	4618      	mov	r0, r3
 800c114:	f7ff f960 	bl	800b3d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c11a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c11c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c120:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c126:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c12a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c12c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c12e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c130:	2200      	movs	r2, #0
 800c132:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c138:	2200      	movs	r2, #0
 800c13a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c13e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c140:	3354      	adds	r3, #84	@ 0x54
 800c142:	224c      	movs	r2, #76	@ 0x4c
 800c144:	2100      	movs	r1, #0
 800c146:	4618      	mov	r0, r3
 800c148:	f001 feae 	bl	800dea8 <memset>
 800c14c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c14e:	4a0d      	ldr	r2, [pc, #52]	@ (800c184 <prvInitialiseNewTask+0x144>)
 800c150:	659a      	str	r2, [r3, #88]	@ 0x58
 800c152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c154:	4a0c      	ldr	r2, [pc, #48]	@ (800c188 <prvInitialiseNewTask+0x148>)
 800c156:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c15a:	4a0c      	ldr	r2, [pc, #48]	@ (800c18c <prvInitialiseNewTask+0x14c>)
 800c15c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c15e:	683a      	ldr	r2, [r7, #0]
 800c160:	68f9      	ldr	r1, [r7, #12]
 800c162:	69b8      	ldr	r0, [r7, #24]
 800c164:	f001 fa60 	bl	800d628 <pxPortInitialiseStack>
 800c168:	4602      	mov	r2, r0
 800c16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c16c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c170:	2b00      	cmp	r3, #0
 800c172:	d002      	beq.n	800c17a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c176:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c178:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c17a:	bf00      	nop
 800c17c:	3720      	adds	r7, #32
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
 800c182:	bf00      	nop
 800c184:	20002400 	.word	0x20002400
 800c188:	20002468 	.word	0x20002468
 800c18c:	200024d0 	.word	0x200024d0

0800c190 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b082      	sub	sp, #8
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c198:	f001 fb76 	bl	800d888 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c19c:	4b2d      	ldr	r3, [pc, #180]	@ (800c254 <prvAddNewTaskToReadyList+0xc4>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	4a2c      	ldr	r2, [pc, #176]	@ (800c254 <prvAddNewTaskToReadyList+0xc4>)
 800c1a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c1a6:	4b2c      	ldr	r3, [pc, #176]	@ (800c258 <prvAddNewTaskToReadyList+0xc8>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d109      	bne.n	800c1c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c1ae:	4a2a      	ldr	r2, [pc, #168]	@ (800c258 <prvAddNewTaskToReadyList+0xc8>)
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c1b4:	4b27      	ldr	r3, [pc, #156]	@ (800c254 <prvAddNewTaskToReadyList+0xc4>)
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	2b01      	cmp	r3, #1
 800c1ba:	d110      	bne.n	800c1de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c1bc:	f000 fd34 	bl	800cc28 <prvInitialiseTaskLists>
 800c1c0:	e00d      	b.n	800c1de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c1c2:	4b26      	ldr	r3, [pc, #152]	@ (800c25c <prvAddNewTaskToReadyList+0xcc>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d109      	bne.n	800c1de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c1ca:	4b23      	ldr	r3, [pc, #140]	@ (800c258 <prvAddNewTaskToReadyList+0xc8>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d802      	bhi.n	800c1de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c1d8:	4a1f      	ldr	r2, [pc, #124]	@ (800c258 <prvAddNewTaskToReadyList+0xc8>)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c1de:	4b20      	ldr	r3, [pc, #128]	@ (800c260 <prvAddNewTaskToReadyList+0xd0>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	4a1e      	ldr	r2, [pc, #120]	@ (800c260 <prvAddNewTaskToReadyList+0xd0>)
 800c1e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c1e8:	4b1d      	ldr	r3, [pc, #116]	@ (800c260 <prvAddNewTaskToReadyList+0xd0>)
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1f4:	4b1b      	ldr	r3, [pc, #108]	@ (800c264 <prvAddNewTaskToReadyList+0xd4>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	d903      	bls.n	800c204 <prvAddNewTaskToReadyList+0x74>
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c200:	4a18      	ldr	r2, [pc, #96]	@ (800c264 <prvAddNewTaskToReadyList+0xd4>)
 800c202:	6013      	str	r3, [r2, #0]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c208:	4613      	mov	r3, r2
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	4413      	add	r3, r2
 800c20e:	009b      	lsls	r3, r3, #2
 800c210:	4a15      	ldr	r2, [pc, #84]	@ (800c268 <prvAddNewTaskToReadyList+0xd8>)
 800c212:	441a      	add	r2, r3
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	3304      	adds	r3, #4
 800c218:	4619      	mov	r1, r3
 800c21a:	4610      	mov	r0, r2
 800c21c:	f7ff f8e9 	bl	800b3f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c220:	f001 fb64 	bl	800d8ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c224:	4b0d      	ldr	r3, [pc, #52]	@ (800c25c <prvAddNewTaskToReadyList+0xcc>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d00e      	beq.n	800c24a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c22c:	4b0a      	ldr	r3, [pc, #40]	@ (800c258 <prvAddNewTaskToReadyList+0xc8>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c236:	429a      	cmp	r2, r3
 800c238:	d207      	bcs.n	800c24a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c23a:	4b0c      	ldr	r3, [pc, #48]	@ (800c26c <prvAddNewTaskToReadyList+0xdc>)
 800c23c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c240:	601a      	str	r2, [r3, #0]
 800c242:	f3bf 8f4f 	dsb	sy
 800c246:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c24a:	bf00      	nop
 800c24c:	3708      	adds	r7, #8
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	20001680 	.word	0x20001680
 800c258:	200011ac 	.word	0x200011ac
 800c25c:	2000168c 	.word	0x2000168c
 800c260:	2000169c 	.word	0x2000169c
 800c264:	20001688 	.word	0x20001688
 800c268:	200011b0 	.word	0x200011b0
 800c26c:	e000ed04 	.word	0xe000ed04

0800c270 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c278:	f001 fb06 	bl	800d888 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d102      	bne.n	800c288 <vTaskDelete+0x18>
 800c282:	4b2d      	ldr	r3, [pc, #180]	@ (800c338 <vTaskDelete+0xc8>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	e000      	b.n	800c28a <vTaskDelete+0x1a>
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	3304      	adds	r3, #4
 800c290:	4618      	mov	r0, r3
 800c292:	f7ff f90b 	bl	800b4ac <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d004      	beq.n	800c2a8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	3318      	adds	r3, #24
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f7ff f902 	bl	800b4ac <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800c2a8:	4b24      	ldr	r3, [pc, #144]	@ (800c33c <vTaskDelete+0xcc>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	3301      	adds	r3, #1
 800c2ae:	4a23      	ldr	r2, [pc, #140]	@ (800c33c <vTaskDelete+0xcc>)
 800c2b0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800c2b2:	4b21      	ldr	r3, [pc, #132]	@ (800c338 <vTaskDelete+0xc8>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68fa      	ldr	r2, [r7, #12]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d10b      	bne.n	800c2d4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	3304      	adds	r3, #4
 800c2c0:	4619      	mov	r1, r3
 800c2c2:	481f      	ldr	r0, [pc, #124]	@ (800c340 <vTaskDelete+0xd0>)
 800c2c4:	f7ff f895 	bl	800b3f2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800c2c8:	4b1e      	ldr	r3, [pc, #120]	@ (800c344 <vTaskDelete+0xd4>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	3301      	adds	r3, #1
 800c2ce:	4a1d      	ldr	r2, [pc, #116]	@ (800c344 <vTaskDelete+0xd4>)
 800c2d0:	6013      	str	r3, [r2, #0]
 800c2d2:	e009      	b.n	800c2e8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800c2d4:	4b1c      	ldr	r3, [pc, #112]	@ (800c348 <vTaskDelete+0xd8>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	3b01      	subs	r3, #1
 800c2da:	4a1b      	ldr	r2, [pc, #108]	@ (800c348 <vTaskDelete+0xd8>)
 800c2dc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f000 fd10 	bl	800cd04 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800c2e4:	f000 fd44 	bl	800cd70 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800c2e8:	f001 fb00 	bl	800d8ec <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800c2ec:	4b17      	ldr	r3, [pc, #92]	@ (800c34c <vTaskDelete+0xdc>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d01c      	beq.n	800c32e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800c2f4:	4b10      	ldr	r3, [pc, #64]	@ (800c338 <vTaskDelete+0xc8>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	68fa      	ldr	r2, [r7, #12]
 800c2fa:	429a      	cmp	r2, r3
 800c2fc:	d117      	bne.n	800c32e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800c2fe:	4b14      	ldr	r3, [pc, #80]	@ (800c350 <vTaskDelete+0xe0>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d00b      	beq.n	800c31e <vTaskDelete+0xae>
	__asm volatile
 800c306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c30a:	f383 8811 	msr	BASEPRI, r3
 800c30e:	f3bf 8f6f 	isb	sy
 800c312:	f3bf 8f4f 	dsb	sy
 800c316:	60bb      	str	r3, [r7, #8]
}
 800c318:	bf00      	nop
 800c31a:	bf00      	nop
 800c31c:	e7fd      	b.n	800c31a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800c31e:	4b0d      	ldr	r3, [pc, #52]	@ (800c354 <vTaskDelete+0xe4>)
 800c320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c324:	601a      	str	r2, [r3, #0]
 800c326:	f3bf 8f4f 	dsb	sy
 800c32a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c32e:	bf00      	nop
 800c330:	3710      	adds	r7, #16
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
 800c336:	bf00      	nop
 800c338:	200011ac 	.word	0x200011ac
 800c33c:	2000169c 	.word	0x2000169c
 800c340:	20001654 	.word	0x20001654
 800c344:	20001668 	.word	0x20001668
 800c348:	20001680 	.word	0x20001680
 800c34c:	2000168c 	.word	0x2000168c
 800c350:	200016a8 	.word	0x200016a8
 800c354:	e000ed04 	.word	0xe000ed04

0800c358 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b08a      	sub	sp, #40	@ 0x28
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
 800c360:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c362:	2300      	movs	r3, #0
 800c364:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d10b      	bne.n	800c384 <vTaskDelayUntil+0x2c>
	__asm volatile
 800c36c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c370:	f383 8811 	msr	BASEPRI, r3
 800c374:	f3bf 8f6f 	isb	sy
 800c378:	f3bf 8f4f 	dsb	sy
 800c37c:	617b      	str	r3, [r7, #20]
}
 800c37e:	bf00      	nop
 800c380:	bf00      	nop
 800c382:	e7fd      	b.n	800c380 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d10b      	bne.n	800c3a2 <vTaskDelayUntil+0x4a>
	__asm volatile
 800c38a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c38e:	f383 8811 	msr	BASEPRI, r3
 800c392:	f3bf 8f6f 	isb	sy
 800c396:	f3bf 8f4f 	dsb	sy
 800c39a:	613b      	str	r3, [r7, #16]
}
 800c39c:	bf00      	nop
 800c39e:	bf00      	nop
 800c3a0:	e7fd      	b.n	800c39e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800c3a2:	4b2a      	ldr	r3, [pc, #168]	@ (800c44c <vTaskDelayUntil+0xf4>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d00b      	beq.n	800c3c2 <vTaskDelayUntil+0x6a>
	__asm volatile
 800c3aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ae:	f383 8811 	msr	BASEPRI, r3
 800c3b2:	f3bf 8f6f 	isb	sy
 800c3b6:	f3bf 8f4f 	dsb	sy
 800c3ba:	60fb      	str	r3, [r7, #12]
}
 800c3bc:	bf00      	nop
 800c3be:	bf00      	nop
 800c3c0:	e7fd      	b.n	800c3be <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800c3c2:	f000 f8ef 	bl	800c5a4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c3c6:	4b22      	ldr	r3, [pc, #136]	@ (800c450 <vTaskDelayUntil+0xf8>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	683a      	ldr	r2, [r7, #0]
 800c3d2:	4413      	add	r3, r2
 800c3d4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	6a3a      	ldr	r2, [r7, #32]
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	d20b      	bcs.n	800c3f8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	69fa      	ldr	r2, [r7, #28]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d211      	bcs.n	800c40e <vTaskDelayUntil+0xb6>
 800c3ea:	69fa      	ldr	r2, [r7, #28]
 800c3ec:	6a3b      	ldr	r3, [r7, #32]
 800c3ee:	429a      	cmp	r2, r3
 800c3f0:	d90d      	bls.n	800c40e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3f6:	e00a      	b.n	800c40e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	69fa      	ldr	r2, [r7, #28]
 800c3fe:	429a      	cmp	r2, r3
 800c400:	d303      	bcc.n	800c40a <vTaskDelayUntil+0xb2>
 800c402:	69fa      	ldr	r2, [r7, #28]
 800c404:	6a3b      	ldr	r3, [r7, #32]
 800c406:	429a      	cmp	r2, r3
 800c408:	d901      	bls.n	800c40e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800c40a:	2301      	movs	r3, #1
 800c40c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	69fa      	ldr	r2, [r7, #28]
 800c412:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c416:	2b00      	cmp	r3, #0
 800c418:	d006      	beq.n	800c428 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c41a:	69fa      	ldr	r2, [r7, #28]
 800c41c:	6a3b      	ldr	r3, [r7, #32]
 800c41e:	1ad3      	subs	r3, r2, r3
 800c420:	2100      	movs	r1, #0
 800c422:	4618      	mov	r0, r3
 800c424:	f000 fd52 	bl	800cecc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c428:	f000 f8ca 	bl	800c5c0 <xTaskResumeAll>
 800c42c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c42e:	69bb      	ldr	r3, [r7, #24]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d107      	bne.n	800c444 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800c434:	4b07      	ldr	r3, [pc, #28]	@ (800c454 <vTaskDelayUntil+0xfc>)
 800c436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c43a:	601a      	str	r2, [r3, #0]
 800c43c:	f3bf 8f4f 	dsb	sy
 800c440:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c444:	bf00      	nop
 800c446:	3728      	adds	r7, #40	@ 0x28
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}
 800c44c:	200016a8 	.word	0x200016a8
 800c450:	20001684 	.word	0x20001684
 800c454:	e000ed04 	.word	0xe000ed04

0800c458 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b084      	sub	sp, #16
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c460:	2300      	movs	r3, #0
 800c462:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d018      	beq.n	800c49c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c46a:	4b14      	ldr	r3, [pc, #80]	@ (800c4bc <vTaskDelay+0x64>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d00b      	beq.n	800c48a <vTaskDelay+0x32>
	__asm volatile
 800c472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c476:	f383 8811 	msr	BASEPRI, r3
 800c47a:	f3bf 8f6f 	isb	sy
 800c47e:	f3bf 8f4f 	dsb	sy
 800c482:	60bb      	str	r3, [r7, #8]
}
 800c484:	bf00      	nop
 800c486:	bf00      	nop
 800c488:	e7fd      	b.n	800c486 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c48a:	f000 f88b 	bl	800c5a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c48e:	2100      	movs	r1, #0
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f000 fd1b 	bl	800cecc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c496:	f000 f893 	bl	800c5c0 <xTaskResumeAll>
 800c49a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d107      	bne.n	800c4b2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c4a2:	4b07      	ldr	r3, [pc, #28]	@ (800c4c0 <vTaskDelay+0x68>)
 800c4a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4a8:	601a      	str	r2, [r3, #0]
 800c4aa:	f3bf 8f4f 	dsb	sy
 800c4ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c4b2:	bf00      	nop
 800c4b4:	3710      	adds	r7, #16
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	200016a8 	.word	0x200016a8
 800c4c0:	e000ed04 	.word	0xe000ed04

0800c4c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b08a      	sub	sp, #40	@ 0x28
 800c4c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c4d2:	463a      	mov	r2, r7
 800c4d4:	1d39      	adds	r1, r7, #4
 800c4d6:	f107 0308 	add.w	r3, r7, #8
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7fe ff28 	bl	800b330 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c4e0:	6839      	ldr	r1, [r7, #0]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	68ba      	ldr	r2, [r7, #8]
 800c4e6:	9202      	str	r2, [sp, #8]
 800c4e8:	9301      	str	r3, [sp, #4]
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	9300      	str	r3, [sp, #0]
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	460a      	mov	r2, r1
 800c4f2:	4924      	ldr	r1, [pc, #144]	@ (800c584 <vTaskStartScheduler+0xc0>)
 800c4f4:	4824      	ldr	r0, [pc, #144]	@ (800c588 <vTaskStartScheduler+0xc4>)
 800c4f6:	f7ff fcfd 	bl	800bef4 <xTaskCreateStatic>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	4a23      	ldr	r2, [pc, #140]	@ (800c58c <vTaskStartScheduler+0xc8>)
 800c4fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c500:	4b22      	ldr	r3, [pc, #136]	@ (800c58c <vTaskStartScheduler+0xc8>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d002      	beq.n	800c50e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c508:	2301      	movs	r3, #1
 800c50a:	617b      	str	r3, [r7, #20]
 800c50c:	e001      	b.n	800c512 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c50e:	2300      	movs	r3, #0
 800c510:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c512:	697b      	ldr	r3, [r7, #20]
 800c514:	2b01      	cmp	r3, #1
 800c516:	d102      	bne.n	800c51e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c518:	f000 fd2c 	bl	800cf74 <xTimerCreateTimerTask>
 800c51c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	2b01      	cmp	r3, #1
 800c522:	d11b      	bne.n	800c55c <vTaskStartScheduler+0x98>
	__asm volatile
 800c524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c528:	f383 8811 	msr	BASEPRI, r3
 800c52c:	f3bf 8f6f 	isb	sy
 800c530:	f3bf 8f4f 	dsb	sy
 800c534:	613b      	str	r3, [r7, #16]
}
 800c536:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c538:	4b15      	ldr	r3, [pc, #84]	@ (800c590 <vTaskStartScheduler+0xcc>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	3354      	adds	r3, #84	@ 0x54
 800c53e:	4a15      	ldr	r2, [pc, #84]	@ (800c594 <vTaskStartScheduler+0xd0>)
 800c540:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c542:	4b15      	ldr	r3, [pc, #84]	@ (800c598 <vTaskStartScheduler+0xd4>)
 800c544:	f04f 32ff 	mov.w	r2, #4294967295
 800c548:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c54a:	4b14      	ldr	r3, [pc, #80]	@ (800c59c <vTaskStartScheduler+0xd8>)
 800c54c:	2201      	movs	r2, #1
 800c54e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c550:	4b13      	ldr	r3, [pc, #76]	@ (800c5a0 <vTaskStartScheduler+0xdc>)
 800c552:	2200      	movs	r2, #0
 800c554:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c556:	f001 f8f3 	bl	800d740 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c55a:	e00f      	b.n	800c57c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c562:	d10b      	bne.n	800c57c <vTaskStartScheduler+0xb8>
	__asm volatile
 800c564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c568:	f383 8811 	msr	BASEPRI, r3
 800c56c:	f3bf 8f6f 	isb	sy
 800c570:	f3bf 8f4f 	dsb	sy
 800c574:	60fb      	str	r3, [r7, #12]
}
 800c576:	bf00      	nop
 800c578:	bf00      	nop
 800c57a:	e7fd      	b.n	800c578 <vTaskStartScheduler+0xb4>
}
 800c57c:	bf00      	nop
 800c57e:	3718      	adds	r7, #24
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}
 800c584:	0800e144 	.word	0x0800e144
 800c588:	0800cbf9 	.word	0x0800cbf9
 800c58c:	200016a4 	.word	0x200016a4
 800c590:	200011ac 	.word	0x200011ac
 800c594:	20000290 	.word	0x20000290
 800c598:	200016a0 	.word	0x200016a0
 800c59c:	2000168c 	.word	0x2000168c
 800c5a0:	20001684 	.word	0x20001684

0800c5a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c5a8:	4b04      	ldr	r3, [pc, #16]	@ (800c5bc <vTaskSuspendAll+0x18>)
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	3301      	adds	r3, #1
 800c5ae:	4a03      	ldr	r2, [pc, #12]	@ (800c5bc <vTaskSuspendAll+0x18>)
 800c5b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c5b2:	bf00      	nop
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr
 800c5bc:	200016a8 	.word	0x200016a8

0800c5c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b084      	sub	sp, #16
 800c5c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c5ce:	4b42      	ldr	r3, [pc, #264]	@ (800c6d8 <xTaskResumeAll+0x118>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d10b      	bne.n	800c5ee <xTaskResumeAll+0x2e>
	__asm volatile
 800c5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5da:	f383 8811 	msr	BASEPRI, r3
 800c5de:	f3bf 8f6f 	isb	sy
 800c5e2:	f3bf 8f4f 	dsb	sy
 800c5e6:	603b      	str	r3, [r7, #0]
}
 800c5e8:	bf00      	nop
 800c5ea:	bf00      	nop
 800c5ec:	e7fd      	b.n	800c5ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c5ee:	f001 f94b 	bl	800d888 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c5f2:	4b39      	ldr	r3, [pc, #228]	@ (800c6d8 <xTaskResumeAll+0x118>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	3b01      	subs	r3, #1
 800c5f8:	4a37      	ldr	r2, [pc, #220]	@ (800c6d8 <xTaskResumeAll+0x118>)
 800c5fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5fc:	4b36      	ldr	r3, [pc, #216]	@ (800c6d8 <xTaskResumeAll+0x118>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d162      	bne.n	800c6ca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c604:	4b35      	ldr	r3, [pc, #212]	@ (800c6dc <xTaskResumeAll+0x11c>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d05e      	beq.n	800c6ca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c60c:	e02f      	b.n	800c66e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c60e:	4b34      	ldr	r3, [pc, #208]	@ (800c6e0 <xTaskResumeAll+0x120>)
 800c610:	68db      	ldr	r3, [r3, #12]
 800c612:	68db      	ldr	r3, [r3, #12]
 800c614:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	3318      	adds	r3, #24
 800c61a:	4618      	mov	r0, r3
 800c61c:	f7fe ff46 	bl	800b4ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	3304      	adds	r3, #4
 800c624:	4618      	mov	r0, r3
 800c626:	f7fe ff41 	bl	800b4ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c62e:	4b2d      	ldr	r3, [pc, #180]	@ (800c6e4 <xTaskResumeAll+0x124>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	429a      	cmp	r2, r3
 800c634:	d903      	bls.n	800c63e <xTaskResumeAll+0x7e>
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c63a:	4a2a      	ldr	r2, [pc, #168]	@ (800c6e4 <xTaskResumeAll+0x124>)
 800c63c:	6013      	str	r3, [r2, #0]
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c642:	4613      	mov	r3, r2
 800c644:	009b      	lsls	r3, r3, #2
 800c646:	4413      	add	r3, r2
 800c648:	009b      	lsls	r3, r3, #2
 800c64a:	4a27      	ldr	r2, [pc, #156]	@ (800c6e8 <xTaskResumeAll+0x128>)
 800c64c:	441a      	add	r2, r3
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	3304      	adds	r3, #4
 800c652:	4619      	mov	r1, r3
 800c654:	4610      	mov	r0, r2
 800c656:	f7fe fecc 	bl	800b3f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c65e:	4b23      	ldr	r3, [pc, #140]	@ (800c6ec <xTaskResumeAll+0x12c>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c664:	429a      	cmp	r2, r3
 800c666:	d302      	bcc.n	800c66e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c668:	4b21      	ldr	r3, [pc, #132]	@ (800c6f0 <xTaskResumeAll+0x130>)
 800c66a:	2201      	movs	r2, #1
 800c66c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c66e:	4b1c      	ldr	r3, [pc, #112]	@ (800c6e0 <xTaskResumeAll+0x120>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d1cb      	bne.n	800c60e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d001      	beq.n	800c680 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c67c:	f000 fb78 	bl	800cd70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c680:	4b1c      	ldr	r3, [pc, #112]	@ (800c6f4 <xTaskResumeAll+0x134>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d010      	beq.n	800c6ae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c68c:	f000 f858 	bl	800c740 <xTaskIncrementTick>
 800c690:	4603      	mov	r3, r0
 800c692:	2b00      	cmp	r3, #0
 800c694:	d002      	beq.n	800c69c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c696:	4b16      	ldr	r3, [pc, #88]	@ (800c6f0 <xTaskResumeAll+0x130>)
 800c698:	2201      	movs	r2, #1
 800c69a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	3b01      	subs	r3, #1
 800c6a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d1f1      	bne.n	800c68c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c6a8:	4b12      	ldr	r3, [pc, #72]	@ (800c6f4 <xTaskResumeAll+0x134>)
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c6ae:	4b10      	ldr	r3, [pc, #64]	@ (800c6f0 <xTaskResumeAll+0x130>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d009      	beq.n	800c6ca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c6ba:	4b0f      	ldr	r3, [pc, #60]	@ (800c6f8 <xTaskResumeAll+0x138>)
 800c6bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6c0:	601a      	str	r2, [r3, #0]
 800c6c2:	f3bf 8f4f 	dsb	sy
 800c6c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c6ca:	f001 f90f 	bl	800d8ec <vPortExitCritical>

	return xAlreadyYielded;
 800c6ce:	68bb      	ldr	r3, [r7, #8]
}
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	3710      	adds	r7, #16
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	bd80      	pop	{r7, pc}
 800c6d8:	200016a8 	.word	0x200016a8
 800c6dc:	20001680 	.word	0x20001680
 800c6e0:	20001640 	.word	0x20001640
 800c6e4:	20001688 	.word	0x20001688
 800c6e8:	200011b0 	.word	0x200011b0
 800c6ec:	200011ac 	.word	0x200011ac
 800c6f0:	20001694 	.word	0x20001694
 800c6f4:	20001690 	.word	0x20001690
 800c6f8:	e000ed04 	.word	0xe000ed04

0800c6fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c6fc:	b480      	push	{r7}
 800c6fe:	b083      	sub	sp, #12
 800c700:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c702:	4b05      	ldr	r3, [pc, #20]	@ (800c718 <xTaskGetTickCount+0x1c>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c708:	687b      	ldr	r3, [r7, #4]
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	370c      	adds	r7, #12
 800c70e:	46bd      	mov	sp, r7
 800c710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c714:	4770      	bx	lr
 800c716:	bf00      	nop
 800c718:	20001684 	.word	0x20001684

0800c71c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c722:	f001 f991 	bl	800da48 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800c726:	2300      	movs	r3, #0
 800c728:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800c72a:	4b04      	ldr	r3, [pc, #16]	@ (800c73c <xTaskGetTickCountFromISR+0x20>)
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c730:	683b      	ldr	r3, [r7, #0]
}
 800c732:	4618      	mov	r0, r3
 800c734:	3708      	adds	r7, #8
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}
 800c73a:	bf00      	nop
 800c73c:	20001684 	.word	0x20001684

0800c740 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b086      	sub	sp, #24
 800c744:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c746:	2300      	movs	r3, #0
 800c748:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c74a:	4b4f      	ldr	r3, [pc, #316]	@ (800c888 <xTaskIncrementTick+0x148>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	f040 8090 	bne.w	800c874 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c754:	4b4d      	ldr	r3, [pc, #308]	@ (800c88c <xTaskIncrementTick+0x14c>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	3301      	adds	r3, #1
 800c75a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c75c:	4a4b      	ldr	r2, [pc, #300]	@ (800c88c <xTaskIncrementTick+0x14c>)
 800c75e:	693b      	ldr	r3, [r7, #16]
 800c760:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d121      	bne.n	800c7ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c768:	4b49      	ldr	r3, [pc, #292]	@ (800c890 <xTaskIncrementTick+0x150>)
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d00b      	beq.n	800c78a <xTaskIncrementTick+0x4a>
	__asm volatile
 800c772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c776:	f383 8811 	msr	BASEPRI, r3
 800c77a:	f3bf 8f6f 	isb	sy
 800c77e:	f3bf 8f4f 	dsb	sy
 800c782:	603b      	str	r3, [r7, #0]
}
 800c784:	bf00      	nop
 800c786:	bf00      	nop
 800c788:	e7fd      	b.n	800c786 <xTaskIncrementTick+0x46>
 800c78a:	4b41      	ldr	r3, [pc, #260]	@ (800c890 <xTaskIncrementTick+0x150>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	60fb      	str	r3, [r7, #12]
 800c790:	4b40      	ldr	r3, [pc, #256]	@ (800c894 <xTaskIncrementTick+0x154>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	4a3e      	ldr	r2, [pc, #248]	@ (800c890 <xTaskIncrementTick+0x150>)
 800c796:	6013      	str	r3, [r2, #0]
 800c798:	4a3e      	ldr	r2, [pc, #248]	@ (800c894 <xTaskIncrementTick+0x154>)
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	6013      	str	r3, [r2, #0]
 800c79e:	4b3e      	ldr	r3, [pc, #248]	@ (800c898 <xTaskIncrementTick+0x158>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	4a3c      	ldr	r2, [pc, #240]	@ (800c898 <xTaskIncrementTick+0x158>)
 800c7a6:	6013      	str	r3, [r2, #0]
 800c7a8:	f000 fae2 	bl	800cd70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c7ac:	4b3b      	ldr	r3, [pc, #236]	@ (800c89c <xTaskIncrementTick+0x15c>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	693a      	ldr	r2, [r7, #16]
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d349      	bcc.n	800c84a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7b6:	4b36      	ldr	r3, [pc, #216]	@ (800c890 <xTaskIncrementTick+0x150>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d104      	bne.n	800c7ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7c0:	4b36      	ldr	r3, [pc, #216]	@ (800c89c <xTaskIncrementTick+0x15c>)
 800c7c2:	f04f 32ff 	mov.w	r2, #4294967295
 800c7c6:	601a      	str	r2, [r3, #0]
					break;
 800c7c8:	e03f      	b.n	800c84a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7ca:	4b31      	ldr	r3, [pc, #196]	@ (800c890 <xTaskIncrementTick+0x150>)
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	685b      	ldr	r3, [r3, #4]
 800c7d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c7da:	693a      	ldr	r2, [r7, #16]
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d203      	bcs.n	800c7ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c7e2:	4a2e      	ldr	r2, [pc, #184]	@ (800c89c <xTaskIncrementTick+0x15c>)
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c7e8:	e02f      	b.n	800c84a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	3304      	adds	r3, #4
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f7fe fe5c 	bl	800b4ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d004      	beq.n	800c806 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c7fc:	68bb      	ldr	r3, [r7, #8]
 800c7fe:	3318      	adds	r3, #24
 800c800:	4618      	mov	r0, r3
 800c802:	f7fe fe53 	bl	800b4ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c80a:	4b25      	ldr	r3, [pc, #148]	@ (800c8a0 <xTaskIncrementTick+0x160>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	429a      	cmp	r2, r3
 800c810:	d903      	bls.n	800c81a <xTaskIncrementTick+0xda>
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c816:	4a22      	ldr	r2, [pc, #136]	@ (800c8a0 <xTaskIncrementTick+0x160>)
 800c818:	6013      	str	r3, [r2, #0]
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c81e:	4613      	mov	r3, r2
 800c820:	009b      	lsls	r3, r3, #2
 800c822:	4413      	add	r3, r2
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	4a1f      	ldr	r2, [pc, #124]	@ (800c8a4 <xTaskIncrementTick+0x164>)
 800c828:	441a      	add	r2, r3
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	3304      	adds	r3, #4
 800c82e:	4619      	mov	r1, r3
 800c830:	4610      	mov	r0, r2
 800c832:	f7fe fdde 	bl	800b3f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c836:	68bb      	ldr	r3, [r7, #8]
 800c838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c83a:	4b1b      	ldr	r3, [pc, #108]	@ (800c8a8 <xTaskIncrementTick+0x168>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c840:	429a      	cmp	r2, r3
 800c842:	d3b8      	bcc.n	800c7b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c844:	2301      	movs	r3, #1
 800c846:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c848:	e7b5      	b.n	800c7b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c84a:	4b17      	ldr	r3, [pc, #92]	@ (800c8a8 <xTaskIncrementTick+0x168>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c850:	4914      	ldr	r1, [pc, #80]	@ (800c8a4 <xTaskIncrementTick+0x164>)
 800c852:	4613      	mov	r3, r2
 800c854:	009b      	lsls	r3, r3, #2
 800c856:	4413      	add	r3, r2
 800c858:	009b      	lsls	r3, r3, #2
 800c85a:	440b      	add	r3, r1
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	2b01      	cmp	r3, #1
 800c860:	d901      	bls.n	800c866 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c862:	2301      	movs	r3, #1
 800c864:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c866:	4b11      	ldr	r3, [pc, #68]	@ (800c8ac <xTaskIncrementTick+0x16c>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d007      	beq.n	800c87e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c86e:	2301      	movs	r3, #1
 800c870:	617b      	str	r3, [r7, #20]
 800c872:	e004      	b.n	800c87e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c874:	4b0e      	ldr	r3, [pc, #56]	@ (800c8b0 <xTaskIncrementTick+0x170>)
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	3301      	adds	r3, #1
 800c87a:	4a0d      	ldr	r2, [pc, #52]	@ (800c8b0 <xTaskIncrementTick+0x170>)
 800c87c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c87e:	697b      	ldr	r3, [r7, #20]
}
 800c880:	4618      	mov	r0, r3
 800c882:	3718      	adds	r7, #24
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}
 800c888:	200016a8 	.word	0x200016a8
 800c88c:	20001684 	.word	0x20001684
 800c890:	20001638 	.word	0x20001638
 800c894:	2000163c 	.word	0x2000163c
 800c898:	20001698 	.word	0x20001698
 800c89c:	200016a0 	.word	0x200016a0
 800c8a0:	20001688 	.word	0x20001688
 800c8a4:	200011b0 	.word	0x200011b0
 800c8a8:	200011ac 	.word	0x200011ac
 800c8ac:	20001694 	.word	0x20001694
 800c8b0:	20001690 	.word	0x20001690

0800c8b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b085      	sub	sp, #20
 800c8b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c8ba:	4b2b      	ldr	r3, [pc, #172]	@ (800c968 <vTaskSwitchContext+0xb4>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d003      	beq.n	800c8ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c8c2:	4b2a      	ldr	r3, [pc, #168]	@ (800c96c <vTaskSwitchContext+0xb8>)
 800c8c4:	2201      	movs	r2, #1
 800c8c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c8c8:	e047      	b.n	800c95a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c8ca:	4b28      	ldr	r3, [pc, #160]	@ (800c96c <vTaskSwitchContext+0xb8>)
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8d0:	4b27      	ldr	r3, [pc, #156]	@ (800c970 <vTaskSwitchContext+0xbc>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	60fb      	str	r3, [r7, #12]
 800c8d6:	e011      	b.n	800c8fc <vTaskSwitchContext+0x48>
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d10b      	bne.n	800c8f6 <vTaskSwitchContext+0x42>
	__asm volatile
 800c8de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8e2:	f383 8811 	msr	BASEPRI, r3
 800c8e6:	f3bf 8f6f 	isb	sy
 800c8ea:	f3bf 8f4f 	dsb	sy
 800c8ee:	607b      	str	r3, [r7, #4]
}
 800c8f0:	bf00      	nop
 800c8f2:	bf00      	nop
 800c8f4:	e7fd      	b.n	800c8f2 <vTaskSwitchContext+0x3e>
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	3b01      	subs	r3, #1
 800c8fa:	60fb      	str	r3, [r7, #12]
 800c8fc:	491d      	ldr	r1, [pc, #116]	@ (800c974 <vTaskSwitchContext+0xc0>)
 800c8fe:	68fa      	ldr	r2, [r7, #12]
 800c900:	4613      	mov	r3, r2
 800c902:	009b      	lsls	r3, r3, #2
 800c904:	4413      	add	r3, r2
 800c906:	009b      	lsls	r3, r3, #2
 800c908:	440b      	add	r3, r1
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d0e3      	beq.n	800c8d8 <vTaskSwitchContext+0x24>
 800c910:	68fa      	ldr	r2, [r7, #12]
 800c912:	4613      	mov	r3, r2
 800c914:	009b      	lsls	r3, r3, #2
 800c916:	4413      	add	r3, r2
 800c918:	009b      	lsls	r3, r3, #2
 800c91a:	4a16      	ldr	r2, [pc, #88]	@ (800c974 <vTaskSwitchContext+0xc0>)
 800c91c:	4413      	add	r3, r2
 800c91e:	60bb      	str	r3, [r7, #8]
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	685b      	ldr	r3, [r3, #4]
 800c924:	685a      	ldr	r2, [r3, #4]
 800c926:	68bb      	ldr	r3, [r7, #8]
 800c928:	605a      	str	r2, [r3, #4]
 800c92a:	68bb      	ldr	r3, [r7, #8]
 800c92c:	685a      	ldr	r2, [r3, #4]
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	3308      	adds	r3, #8
 800c932:	429a      	cmp	r2, r3
 800c934:	d104      	bne.n	800c940 <vTaskSwitchContext+0x8c>
 800c936:	68bb      	ldr	r3, [r7, #8]
 800c938:	685b      	ldr	r3, [r3, #4]
 800c93a:	685a      	ldr	r2, [r3, #4]
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	605a      	str	r2, [r3, #4]
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	685b      	ldr	r3, [r3, #4]
 800c944:	68db      	ldr	r3, [r3, #12]
 800c946:	4a0c      	ldr	r2, [pc, #48]	@ (800c978 <vTaskSwitchContext+0xc4>)
 800c948:	6013      	str	r3, [r2, #0]
 800c94a:	4a09      	ldr	r2, [pc, #36]	@ (800c970 <vTaskSwitchContext+0xbc>)
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c950:	4b09      	ldr	r3, [pc, #36]	@ (800c978 <vTaskSwitchContext+0xc4>)
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	3354      	adds	r3, #84	@ 0x54
 800c956:	4a09      	ldr	r2, [pc, #36]	@ (800c97c <vTaskSwitchContext+0xc8>)
 800c958:	6013      	str	r3, [r2, #0]
}
 800c95a:	bf00      	nop
 800c95c:	3714      	adds	r7, #20
 800c95e:	46bd      	mov	sp, r7
 800c960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c964:	4770      	bx	lr
 800c966:	bf00      	nop
 800c968:	200016a8 	.word	0x200016a8
 800c96c:	20001694 	.word	0x20001694
 800c970:	20001688 	.word	0x20001688
 800c974:	200011b0 	.word	0x200011b0
 800c978:	200011ac 	.word	0x200011ac
 800c97c:	20000290 	.word	0x20000290

0800c980 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b084      	sub	sp, #16
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
 800c988:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d10b      	bne.n	800c9a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c994:	f383 8811 	msr	BASEPRI, r3
 800c998:	f3bf 8f6f 	isb	sy
 800c99c:	f3bf 8f4f 	dsb	sy
 800c9a0:	60fb      	str	r3, [r7, #12]
}
 800c9a2:	bf00      	nop
 800c9a4:	bf00      	nop
 800c9a6:	e7fd      	b.n	800c9a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9a8:	4b07      	ldr	r3, [pc, #28]	@ (800c9c8 <vTaskPlaceOnEventList+0x48>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	3318      	adds	r3, #24
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f7fe fd42 	bl	800b43a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c9b6:	2101      	movs	r1, #1
 800c9b8:	6838      	ldr	r0, [r7, #0]
 800c9ba:	f000 fa87 	bl	800cecc <prvAddCurrentTaskToDelayedList>
}
 800c9be:	bf00      	nop
 800c9c0:	3710      	adds	r7, #16
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}
 800c9c6:	bf00      	nop
 800c9c8:	200011ac 	.word	0x200011ac

0800c9cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b086      	sub	sp, #24
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	60f8      	str	r0, [r7, #12]
 800c9d4:	60b9      	str	r1, [r7, #8]
 800c9d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d10b      	bne.n	800c9f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9e2:	f383 8811 	msr	BASEPRI, r3
 800c9e6:	f3bf 8f6f 	isb	sy
 800c9ea:	f3bf 8f4f 	dsb	sy
 800c9ee:	617b      	str	r3, [r7, #20]
}
 800c9f0:	bf00      	nop
 800c9f2:	bf00      	nop
 800c9f4:	e7fd      	b.n	800c9f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9f6:	4b0a      	ldr	r3, [pc, #40]	@ (800ca20 <vTaskPlaceOnEventListRestricted+0x54>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	3318      	adds	r3, #24
 800c9fc:	4619      	mov	r1, r3
 800c9fe:	68f8      	ldr	r0, [r7, #12]
 800ca00:	f7fe fcf7 	bl	800b3f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d002      	beq.n	800ca10 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ca0a:	f04f 33ff 	mov.w	r3, #4294967295
 800ca0e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ca10:	6879      	ldr	r1, [r7, #4]
 800ca12:	68b8      	ldr	r0, [r7, #8]
 800ca14:	f000 fa5a 	bl	800cecc <prvAddCurrentTaskToDelayedList>
	}
 800ca18:	bf00      	nop
 800ca1a:	3718      	adds	r7, #24
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}
 800ca20:	200011ac 	.word	0x200011ac

0800ca24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b086      	sub	sp, #24
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	68db      	ldr	r3, [r3, #12]
 800ca30:	68db      	ldr	r3, [r3, #12]
 800ca32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ca34:	693b      	ldr	r3, [r7, #16]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d10b      	bne.n	800ca52 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ca3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca3e:	f383 8811 	msr	BASEPRI, r3
 800ca42:	f3bf 8f6f 	isb	sy
 800ca46:	f3bf 8f4f 	dsb	sy
 800ca4a:	60fb      	str	r3, [r7, #12]
}
 800ca4c:	bf00      	nop
 800ca4e:	bf00      	nop
 800ca50:	e7fd      	b.n	800ca4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	3318      	adds	r3, #24
 800ca56:	4618      	mov	r0, r3
 800ca58:	f7fe fd28 	bl	800b4ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca5c:	4b1d      	ldr	r3, [pc, #116]	@ (800cad4 <xTaskRemoveFromEventList+0xb0>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d11d      	bne.n	800caa0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	3304      	adds	r3, #4
 800ca68:	4618      	mov	r0, r3
 800ca6a:	f7fe fd1f 	bl	800b4ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca72:	4b19      	ldr	r3, [pc, #100]	@ (800cad8 <xTaskRemoveFromEventList+0xb4>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d903      	bls.n	800ca82 <xTaskRemoveFromEventList+0x5e>
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca7e:	4a16      	ldr	r2, [pc, #88]	@ (800cad8 <xTaskRemoveFromEventList+0xb4>)
 800ca80:	6013      	str	r3, [r2, #0]
 800ca82:	693b      	ldr	r3, [r7, #16]
 800ca84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca86:	4613      	mov	r3, r2
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	4413      	add	r3, r2
 800ca8c:	009b      	lsls	r3, r3, #2
 800ca8e:	4a13      	ldr	r2, [pc, #76]	@ (800cadc <xTaskRemoveFromEventList+0xb8>)
 800ca90:	441a      	add	r2, r3
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	3304      	adds	r3, #4
 800ca96:	4619      	mov	r1, r3
 800ca98:	4610      	mov	r0, r2
 800ca9a:	f7fe fcaa 	bl	800b3f2 <vListInsertEnd>
 800ca9e:	e005      	b.n	800caac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	3318      	adds	r3, #24
 800caa4:	4619      	mov	r1, r3
 800caa6:	480e      	ldr	r0, [pc, #56]	@ (800cae0 <xTaskRemoveFromEventList+0xbc>)
 800caa8:	f7fe fca3 	bl	800b3f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cab0:	4b0c      	ldr	r3, [pc, #48]	@ (800cae4 <xTaskRemoveFromEventList+0xc0>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d905      	bls.n	800cac6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800caba:	2301      	movs	r3, #1
 800cabc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cabe:	4b0a      	ldr	r3, [pc, #40]	@ (800cae8 <xTaskRemoveFromEventList+0xc4>)
 800cac0:	2201      	movs	r2, #1
 800cac2:	601a      	str	r2, [r3, #0]
 800cac4:	e001      	b.n	800caca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800cac6:	2300      	movs	r3, #0
 800cac8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800caca:	697b      	ldr	r3, [r7, #20]
}
 800cacc:	4618      	mov	r0, r3
 800cace:	3718      	adds	r7, #24
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}
 800cad4:	200016a8 	.word	0x200016a8
 800cad8:	20001688 	.word	0x20001688
 800cadc:	200011b0 	.word	0x200011b0
 800cae0:	20001640 	.word	0x20001640
 800cae4:	200011ac 	.word	0x200011ac
 800cae8:	20001694 	.word	0x20001694

0800caec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800caec:	b480      	push	{r7}
 800caee:	b083      	sub	sp, #12
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800caf4:	4b06      	ldr	r3, [pc, #24]	@ (800cb10 <vTaskInternalSetTimeOutState+0x24>)
 800caf6:	681a      	ldr	r2, [r3, #0]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cafc:	4b05      	ldr	r3, [pc, #20]	@ (800cb14 <vTaskInternalSetTimeOutState+0x28>)
 800cafe:	681a      	ldr	r2, [r3, #0]
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	605a      	str	r2, [r3, #4]
}
 800cb04:	bf00      	nop
 800cb06:	370c      	adds	r7, #12
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0e:	4770      	bx	lr
 800cb10:	20001698 	.word	0x20001698
 800cb14:	20001684 	.word	0x20001684

0800cb18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b088      	sub	sp, #32
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
 800cb20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d10b      	bne.n	800cb40 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800cb28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb2c:	f383 8811 	msr	BASEPRI, r3
 800cb30:	f3bf 8f6f 	isb	sy
 800cb34:	f3bf 8f4f 	dsb	sy
 800cb38:	613b      	str	r3, [r7, #16]
}
 800cb3a:	bf00      	nop
 800cb3c:	bf00      	nop
 800cb3e:	e7fd      	b.n	800cb3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d10b      	bne.n	800cb5e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800cb46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb4a:	f383 8811 	msr	BASEPRI, r3
 800cb4e:	f3bf 8f6f 	isb	sy
 800cb52:	f3bf 8f4f 	dsb	sy
 800cb56:	60fb      	str	r3, [r7, #12]
}
 800cb58:	bf00      	nop
 800cb5a:	bf00      	nop
 800cb5c:	e7fd      	b.n	800cb5a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800cb5e:	f000 fe93 	bl	800d888 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cb62:	4b1d      	ldr	r3, [pc, #116]	@ (800cbd8 <xTaskCheckForTimeOut+0xc0>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	69ba      	ldr	r2, [r7, #24]
 800cb6e:	1ad3      	subs	r3, r2, r3
 800cb70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb7a:	d102      	bne.n	800cb82 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	61fb      	str	r3, [r7, #28]
 800cb80:	e023      	b.n	800cbca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	4b15      	ldr	r3, [pc, #84]	@ (800cbdc <xTaskCheckForTimeOut+0xc4>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d007      	beq.n	800cb9e <xTaskCheckForTimeOut+0x86>
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	69ba      	ldr	r2, [r7, #24]
 800cb94:	429a      	cmp	r2, r3
 800cb96:	d302      	bcc.n	800cb9e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	61fb      	str	r3, [r7, #28]
 800cb9c:	e015      	b.n	800cbca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	697a      	ldr	r2, [r7, #20]
 800cba4:	429a      	cmp	r2, r3
 800cba6:	d20b      	bcs.n	800cbc0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	1ad2      	subs	r2, r2, r3
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cbb4:	6878      	ldr	r0, [r7, #4]
 800cbb6:	f7ff ff99 	bl	800caec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	61fb      	str	r3, [r7, #28]
 800cbbe:	e004      	b.n	800cbca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cbca:	f000 fe8f 	bl	800d8ec <vPortExitCritical>

	return xReturn;
 800cbce:	69fb      	ldr	r3, [r7, #28]
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3720      	adds	r7, #32
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	bd80      	pop	{r7, pc}
 800cbd8:	20001684 	.word	0x20001684
 800cbdc:	20001698 	.word	0x20001698

0800cbe0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cbe0:	b480      	push	{r7}
 800cbe2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cbe4:	4b03      	ldr	r3, [pc, #12]	@ (800cbf4 <vTaskMissedYield+0x14>)
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	601a      	str	r2, [r3, #0]
}
 800cbea:	bf00      	nop
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr
 800cbf4:	20001694 	.word	0x20001694

0800cbf8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cc00:	f000 f852 	bl	800cca8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cc04:	4b06      	ldr	r3, [pc, #24]	@ (800cc20 <prvIdleTask+0x28>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d9f9      	bls.n	800cc00 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cc0c:	4b05      	ldr	r3, [pc, #20]	@ (800cc24 <prvIdleTask+0x2c>)
 800cc0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc12:	601a      	str	r2, [r3, #0]
 800cc14:	f3bf 8f4f 	dsb	sy
 800cc18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cc1c:	e7f0      	b.n	800cc00 <prvIdleTask+0x8>
 800cc1e:	bf00      	nop
 800cc20:	200011b0 	.word	0x200011b0
 800cc24:	e000ed04 	.word	0xe000ed04

0800cc28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b082      	sub	sp, #8
 800cc2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc2e:	2300      	movs	r3, #0
 800cc30:	607b      	str	r3, [r7, #4]
 800cc32:	e00c      	b.n	800cc4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cc34:	687a      	ldr	r2, [r7, #4]
 800cc36:	4613      	mov	r3, r2
 800cc38:	009b      	lsls	r3, r3, #2
 800cc3a:	4413      	add	r3, r2
 800cc3c:	009b      	lsls	r3, r3, #2
 800cc3e:	4a12      	ldr	r2, [pc, #72]	@ (800cc88 <prvInitialiseTaskLists+0x60>)
 800cc40:	4413      	add	r3, r2
 800cc42:	4618      	mov	r0, r3
 800cc44:	f7fe fba8 	bl	800b398 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	607b      	str	r3, [r7, #4]
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2b37      	cmp	r3, #55	@ 0x37
 800cc52:	d9ef      	bls.n	800cc34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cc54:	480d      	ldr	r0, [pc, #52]	@ (800cc8c <prvInitialiseTaskLists+0x64>)
 800cc56:	f7fe fb9f 	bl	800b398 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cc5a:	480d      	ldr	r0, [pc, #52]	@ (800cc90 <prvInitialiseTaskLists+0x68>)
 800cc5c:	f7fe fb9c 	bl	800b398 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cc60:	480c      	ldr	r0, [pc, #48]	@ (800cc94 <prvInitialiseTaskLists+0x6c>)
 800cc62:	f7fe fb99 	bl	800b398 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cc66:	480c      	ldr	r0, [pc, #48]	@ (800cc98 <prvInitialiseTaskLists+0x70>)
 800cc68:	f7fe fb96 	bl	800b398 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cc6c:	480b      	ldr	r0, [pc, #44]	@ (800cc9c <prvInitialiseTaskLists+0x74>)
 800cc6e:	f7fe fb93 	bl	800b398 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cc72:	4b0b      	ldr	r3, [pc, #44]	@ (800cca0 <prvInitialiseTaskLists+0x78>)
 800cc74:	4a05      	ldr	r2, [pc, #20]	@ (800cc8c <prvInitialiseTaskLists+0x64>)
 800cc76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cc78:	4b0a      	ldr	r3, [pc, #40]	@ (800cca4 <prvInitialiseTaskLists+0x7c>)
 800cc7a:	4a05      	ldr	r2, [pc, #20]	@ (800cc90 <prvInitialiseTaskLists+0x68>)
 800cc7c:	601a      	str	r2, [r3, #0]
}
 800cc7e:	bf00      	nop
 800cc80:	3708      	adds	r7, #8
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}
 800cc86:	bf00      	nop
 800cc88:	200011b0 	.word	0x200011b0
 800cc8c:	20001610 	.word	0x20001610
 800cc90:	20001624 	.word	0x20001624
 800cc94:	20001640 	.word	0x20001640
 800cc98:	20001654 	.word	0x20001654
 800cc9c:	2000166c 	.word	0x2000166c
 800cca0:	20001638 	.word	0x20001638
 800cca4:	2000163c 	.word	0x2000163c

0800cca8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b082      	sub	sp, #8
 800ccac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ccae:	e019      	b.n	800cce4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ccb0:	f000 fdea 	bl	800d888 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccb4:	4b10      	ldr	r3, [pc, #64]	@ (800ccf8 <prvCheckTasksWaitingTermination+0x50>)
 800ccb6:	68db      	ldr	r3, [r3, #12]
 800ccb8:	68db      	ldr	r3, [r3, #12]
 800ccba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	3304      	adds	r3, #4
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7fe fbf3 	bl	800b4ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ccc6:	4b0d      	ldr	r3, [pc, #52]	@ (800ccfc <prvCheckTasksWaitingTermination+0x54>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	3b01      	subs	r3, #1
 800cccc:	4a0b      	ldr	r2, [pc, #44]	@ (800ccfc <prvCheckTasksWaitingTermination+0x54>)
 800ccce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ccd0:	4b0b      	ldr	r3, [pc, #44]	@ (800cd00 <prvCheckTasksWaitingTermination+0x58>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	3b01      	subs	r3, #1
 800ccd6:	4a0a      	ldr	r2, [pc, #40]	@ (800cd00 <prvCheckTasksWaitingTermination+0x58>)
 800ccd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ccda:	f000 fe07 	bl	800d8ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f000 f810 	bl	800cd04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cce4:	4b06      	ldr	r3, [pc, #24]	@ (800cd00 <prvCheckTasksWaitingTermination+0x58>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d1e1      	bne.n	800ccb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ccec:	bf00      	nop
 800ccee:	bf00      	nop
 800ccf0:	3708      	adds	r7, #8
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	20001654 	.word	0x20001654
 800ccfc:	20001680 	.word	0x20001680
 800cd00:	20001668 	.word	0x20001668

0800cd04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b084      	sub	sp, #16
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	3354      	adds	r3, #84	@ 0x54
 800cd10:	4618      	mov	r0, r3
 800cd12:	f001 f8d1 	bl	800deb8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d108      	bne.n	800cd32 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd24:	4618      	mov	r0, r3
 800cd26:	f000 ff9f 	bl	800dc68 <vPortFree>
				vPortFree( pxTCB );
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 ff9c 	bl	800dc68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cd30:	e019      	b.n	800cd66 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d103      	bne.n	800cd44 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cd3c:	6878      	ldr	r0, [r7, #4]
 800cd3e:	f000 ff93 	bl	800dc68 <vPortFree>
	}
 800cd42:	e010      	b.n	800cd66 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800cd4a:	2b02      	cmp	r3, #2
 800cd4c:	d00b      	beq.n	800cd66 <prvDeleteTCB+0x62>
	__asm volatile
 800cd4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd52:	f383 8811 	msr	BASEPRI, r3
 800cd56:	f3bf 8f6f 	isb	sy
 800cd5a:	f3bf 8f4f 	dsb	sy
 800cd5e:	60fb      	str	r3, [r7, #12]
}
 800cd60:	bf00      	nop
 800cd62:	bf00      	nop
 800cd64:	e7fd      	b.n	800cd62 <prvDeleteTCB+0x5e>
	}
 800cd66:	bf00      	nop
 800cd68:	3710      	adds	r7, #16
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	bd80      	pop	{r7, pc}
	...

0800cd70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd76:	4b0c      	ldr	r3, [pc, #48]	@ (800cda8 <prvResetNextTaskUnblockTime+0x38>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d104      	bne.n	800cd8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cd80:	4b0a      	ldr	r3, [pc, #40]	@ (800cdac <prvResetNextTaskUnblockTime+0x3c>)
 800cd82:	f04f 32ff 	mov.w	r2, #4294967295
 800cd86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cd88:	e008      	b.n	800cd9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd8a:	4b07      	ldr	r3, [pc, #28]	@ (800cda8 <prvResetNextTaskUnblockTime+0x38>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	68db      	ldr	r3, [r3, #12]
 800cd92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	4a04      	ldr	r2, [pc, #16]	@ (800cdac <prvResetNextTaskUnblockTime+0x3c>)
 800cd9a:	6013      	str	r3, [r2, #0]
}
 800cd9c:	bf00      	nop
 800cd9e:	370c      	adds	r7, #12
 800cda0:	46bd      	mov	sp, r7
 800cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda6:	4770      	bx	lr
 800cda8:	20001638 	.word	0x20001638
 800cdac:	200016a0 	.word	0x200016a0

0800cdb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b083      	sub	sp, #12
 800cdb4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cdb6:	4b0b      	ldr	r3, [pc, #44]	@ (800cde4 <xTaskGetSchedulerState+0x34>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d102      	bne.n	800cdc4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	607b      	str	r3, [r7, #4]
 800cdc2:	e008      	b.n	800cdd6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cdc4:	4b08      	ldr	r3, [pc, #32]	@ (800cde8 <xTaskGetSchedulerState+0x38>)
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d102      	bne.n	800cdd2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cdcc:	2302      	movs	r3, #2
 800cdce:	607b      	str	r3, [r7, #4]
 800cdd0:	e001      	b.n	800cdd6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cdd6:	687b      	ldr	r3, [r7, #4]
	}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	370c      	adds	r7, #12
 800cddc:	46bd      	mov	sp, r7
 800cdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde2:	4770      	bx	lr
 800cde4:	2000168c 	.word	0x2000168c
 800cde8:	200016a8 	.word	0x200016a8

0800cdec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b086      	sub	sp, #24
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d058      	beq.n	800ceb4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ce02:	4b2f      	ldr	r3, [pc, #188]	@ (800cec0 <xTaskPriorityDisinherit+0xd4>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	693a      	ldr	r2, [r7, #16]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d00b      	beq.n	800ce24 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ce0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce10:	f383 8811 	msr	BASEPRI, r3
 800ce14:	f3bf 8f6f 	isb	sy
 800ce18:	f3bf 8f4f 	dsb	sy
 800ce1c:	60fb      	str	r3, [r7, #12]
}
 800ce1e:	bf00      	nop
 800ce20:	bf00      	nop
 800ce22:	e7fd      	b.n	800ce20 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d10b      	bne.n	800ce44 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ce2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce30:	f383 8811 	msr	BASEPRI, r3
 800ce34:	f3bf 8f6f 	isb	sy
 800ce38:	f3bf 8f4f 	dsb	sy
 800ce3c:	60bb      	str	r3, [r7, #8]
}
 800ce3e:	bf00      	nop
 800ce40:	bf00      	nop
 800ce42:	e7fd      	b.n	800ce40 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce48:	1e5a      	subs	r2, r3, #1
 800ce4a:	693b      	ldr	r3, [r7, #16]
 800ce4c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce52:	693b      	ldr	r3, [r7, #16]
 800ce54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce56:	429a      	cmp	r2, r3
 800ce58:	d02c      	beq.n	800ceb4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ce5a:	693b      	ldr	r3, [r7, #16]
 800ce5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d128      	bne.n	800ceb4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce62:	693b      	ldr	r3, [r7, #16]
 800ce64:	3304      	adds	r3, #4
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7fe fb20 	bl	800b4ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce78:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ce7c:	693b      	ldr	r3, [r7, #16]
 800ce7e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce84:	4b0f      	ldr	r3, [pc, #60]	@ (800cec4 <xTaskPriorityDisinherit+0xd8>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	429a      	cmp	r2, r3
 800ce8a:	d903      	bls.n	800ce94 <xTaskPriorityDisinherit+0xa8>
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce90:	4a0c      	ldr	r2, [pc, #48]	@ (800cec4 <xTaskPriorityDisinherit+0xd8>)
 800ce92:	6013      	str	r3, [r2, #0]
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce98:	4613      	mov	r3, r2
 800ce9a:	009b      	lsls	r3, r3, #2
 800ce9c:	4413      	add	r3, r2
 800ce9e:	009b      	lsls	r3, r3, #2
 800cea0:	4a09      	ldr	r2, [pc, #36]	@ (800cec8 <xTaskPriorityDisinherit+0xdc>)
 800cea2:	441a      	add	r2, r3
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	3304      	adds	r3, #4
 800cea8:	4619      	mov	r1, r3
 800ceaa:	4610      	mov	r0, r2
 800ceac:	f7fe faa1 	bl	800b3f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ceb4:	697b      	ldr	r3, [r7, #20]
	}
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	3718      	adds	r7, #24
 800ceba:	46bd      	mov	sp, r7
 800cebc:	bd80      	pop	{r7, pc}
 800cebe:	bf00      	nop
 800cec0:	200011ac 	.word	0x200011ac
 800cec4:	20001688 	.word	0x20001688
 800cec8:	200011b0 	.word	0x200011b0

0800cecc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b084      	sub	sp, #16
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ced6:	4b21      	ldr	r3, [pc, #132]	@ (800cf5c <prvAddCurrentTaskToDelayedList+0x90>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cedc:	4b20      	ldr	r3, [pc, #128]	@ (800cf60 <prvAddCurrentTaskToDelayedList+0x94>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	3304      	adds	r3, #4
 800cee2:	4618      	mov	r0, r3
 800cee4:	f7fe fae2 	bl	800b4ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceee:	d10a      	bne.n	800cf06 <prvAddCurrentTaskToDelayedList+0x3a>
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d007      	beq.n	800cf06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cef6:	4b1a      	ldr	r3, [pc, #104]	@ (800cf60 <prvAddCurrentTaskToDelayedList+0x94>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	3304      	adds	r3, #4
 800cefc:	4619      	mov	r1, r3
 800cefe:	4819      	ldr	r0, [pc, #100]	@ (800cf64 <prvAddCurrentTaskToDelayedList+0x98>)
 800cf00:	f7fe fa77 	bl	800b3f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cf04:	e026      	b.n	800cf54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cf06:	68fa      	ldr	r2, [r7, #12]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	4413      	add	r3, r2
 800cf0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cf0e:	4b14      	ldr	r3, [pc, #80]	@ (800cf60 <prvAddCurrentTaskToDelayedList+0x94>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	68ba      	ldr	r2, [r7, #8]
 800cf14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cf16:	68ba      	ldr	r2, [r7, #8]
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	429a      	cmp	r2, r3
 800cf1c:	d209      	bcs.n	800cf32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf1e:	4b12      	ldr	r3, [pc, #72]	@ (800cf68 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cf20:	681a      	ldr	r2, [r3, #0]
 800cf22:	4b0f      	ldr	r3, [pc, #60]	@ (800cf60 <prvAddCurrentTaskToDelayedList+0x94>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	3304      	adds	r3, #4
 800cf28:	4619      	mov	r1, r3
 800cf2a:	4610      	mov	r0, r2
 800cf2c:	f7fe fa85 	bl	800b43a <vListInsert>
}
 800cf30:	e010      	b.n	800cf54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf32:	4b0e      	ldr	r3, [pc, #56]	@ (800cf6c <prvAddCurrentTaskToDelayedList+0xa0>)
 800cf34:	681a      	ldr	r2, [r3, #0]
 800cf36:	4b0a      	ldr	r3, [pc, #40]	@ (800cf60 <prvAddCurrentTaskToDelayedList+0x94>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	3304      	adds	r3, #4
 800cf3c:	4619      	mov	r1, r3
 800cf3e:	4610      	mov	r0, r2
 800cf40:	f7fe fa7b 	bl	800b43a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cf44:	4b0a      	ldr	r3, [pc, #40]	@ (800cf70 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	68ba      	ldr	r2, [r7, #8]
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d202      	bcs.n	800cf54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cf4e:	4a08      	ldr	r2, [pc, #32]	@ (800cf70 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	6013      	str	r3, [r2, #0]
}
 800cf54:	bf00      	nop
 800cf56:	3710      	adds	r7, #16
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bd80      	pop	{r7, pc}
 800cf5c:	20001684 	.word	0x20001684
 800cf60:	200011ac 	.word	0x200011ac
 800cf64:	2000166c 	.word	0x2000166c
 800cf68:	2000163c 	.word	0x2000163c
 800cf6c:	20001638 	.word	0x20001638
 800cf70:	200016a0 	.word	0x200016a0

0800cf74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b08a      	sub	sp, #40	@ 0x28
 800cf78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cf7e:	f000 fb13 	bl	800d5a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cf82:	4b1d      	ldr	r3, [pc, #116]	@ (800cff8 <xTimerCreateTimerTask+0x84>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d021      	beq.n	800cfce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cf8e:	2300      	movs	r3, #0
 800cf90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cf92:	1d3a      	adds	r2, r7, #4
 800cf94:	f107 0108 	add.w	r1, r7, #8
 800cf98:	f107 030c 	add.w	r3, r7, #12
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f7fe f9e1 	bl	800b364 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cfa2:	6879      	ldr	r1, [r7, #4]
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	68fa      	ldr	r2, [r7, #12]
 800cfa8:	9202      	str	r2, [sp, #8]
 800cfaa:	9301      	str	r3, [sp, #4]
 800cfac:	2302      	movs	r3, #2
 800cfae:	9300      	str	r3, [sp, #0]
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	460a      	mov	r2, r1
 800cfb4:	4911      	ldr	r1, [pc, #68]	@ (800cffc <xTimerCreateTimerTask+0x88>)
 800cfb6:	4812      	ldr	r0, [pc, #72]	@ (800d000 <xTimerCreateTimerTask+0x8c>)
 800cfb8:	f7fe ff9c 	bl	800bef4 <xTaskCreateStatic>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	4a11      	ldr	r2, [pc, #68]	@ (800d004 <xTimerCreateTimerTask+0x90>)
 800cfc0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cfc2:	4b10      	ldr	r3, [pc, #64]	@ (800d004 <xTimerCreateTimerTask+0x90>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d001      	beq.n	800cfce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cfca:	2301      	movs	r3, #1
 800cfcc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cfce:	697b      	ldr	r3, [r7, #20]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d10b      	bne.n	800cfec <xTimerCreateTimerTask+0x78>
	__asm volatile
 800cfd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfd8:	f383 8811 	msr	BASEPRI, r3
 800cfdc:	f3bf 8f6f 	isb	sy
 800cfe0:	f3bf 8f4f 	dsb	sy
 800cfe4:	613b      	str	r3, [r7, #16]
}
 800cfe6:	bf00      	nop
 800cfe8:	bf00      	nop
 800cfea:	e7fd      	b.n	800cfe8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cfec:	697b      	ldr	r3, [r7, #20]
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	3718      	adds	r7, #24
 800cff2:	46bd      	mov	sp, r7
 800cff4:	bd80      	pop	{r7, pc}
 800cff6:	bf00      	nop
 800cff8:	200016dc 	.word	0x200016dc
 800cffc:	0800e14c 	.word	0x0800e14c
 800d000:	0800d141 	.word	0x0800d141
 800d004:	200016e0 	.word	0x200016e0

0800d008 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b08a      	sub	sp, #40	@ 0x28
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	60f8      	str	r0, [r7, #12]
 800d010:	60b9      	str	r1, [r7, #8]
 800d012:	607a      	str	r2, [r7, #4]
 800d014:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d016:	2300      	movs	r3, #0
 800d018:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d10b      	bne.n	800d038 <xTimerGenericCommand+0x30>
	__asm volatile
 800d020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d024:	f383 8811 	msr	BASEPRI, r3
 800d028:	f3bf 8f6f 	isb	sy
 800d02c:	f3bf 8f4f 	dsb	sy
 800d030:	623b      	str	r3, [r7, #32]
}
 800d032:	bf00      	nop
 800d034:	bf00      	nop
 800d036:	e7fd      	b.n	800d034 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d038:	4b19      	ldr	r3, [pc, #100]	@ (800d0a0 <xTimerGenericCommand+0x98>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d02a      	beq.n	800d096 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d040:	68bb      	ldr	r3, [r7, #8]
 800d042:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	2b05      	cmp	r3, #5
 800d050:	dc18      	bgt.n	800d084 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d052:	f7ff fead 	bl	800cdb0 <xTaskGetSchedulerState>
 800d056:	4603      	mov	r3, r0
 800d058:	2b02      	cmp	r3, #2
 800d05a:	d109      	bne.n	800d070 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d05c:	4b10      	ldr	r3, [pc, #64]	@ (800d0a0 <xTimerGenericCommand+0x98>)
 800d05e:	6818      	ldr	r0, [r3, #0]
 800d060:	f107 0110 	add.w	r1, r7, #16
 800d064:	2300      	movs	r3, #0
 800d066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d068:	f7fe fb54 	bl	800b714 <xQueueGenericSend>
 800d06c:	6278      	str	r0, [r7, #36]	@ 0x24
 800d06e:	e012      	b.n	800d096 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d070:	4b0b      	ldr	r3, [pc, #44]	@ (800d0a0 <xTimerGenericCommand+0x98>)
 800d072:	6818      	ldr	r0, [r3, #0]
 800d074:	f107 0110 	add.w	r1, r7, #16
 800d078:	2300      	movs	r3, #0
 800d07a:	2200      	movs	r2, #0
 800d07c:	f7fe fb4a 	bl	800b714 <xQueueGenericSend>
 800d080:	6278      	str	r0, [r7, #36]	@ 0x24
 800d082:	e008      	b.n	800d096 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d084:	4b06      	ldr	r3, [pc, #24]	@ (800d0a0 <xTimerGenericCommand+0x98>)
 800d086:	6818      	ldr	r0, [r3, #0]
 800d088:	f107 0110 	add.w	r1, r7, #16
 800d08c:	2300      	movs	r3, #0
 800d08e:	683a      	ldr	r2, [r7, #0]
 800d090:	f7fe fc42 	bl	800b918 <xQueueGenericSendFromISR>
 800d094:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3728      	adds	r7, #40	@ 0x28
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}
 800d0a0:	200016dc 	.word	0x200016dc

0800d0a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b088      	sub	sp, #32
 800d0a8:	af02      	add	r7, sp, #8
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0ae:	4b23      	ldr	r3, [pc, #140]	@ (800d13c <prvProcessExpiredTimer+0x98>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	68db      	ldr	r3, [r3, #12]
 800d0b4:	68db      	ldr	r3, [r3, #12]
 800d0b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	3304      	adds	r3, #4
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f7fe f9f5 	bl	800b4ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d0c8:	f003 0304 	and.w	r3, r3, #4
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d023      	beq.n	800d118 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d0d0:	697b      	ldr	r3, [r7, #20]
 800d0d2:	699a      	ldr	r2, [r3, #24]
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	18d1      	adds	r1, r2, r3
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	683a      	ldr	r2, [r7, #0]
 800d0dc:	6978      	ldr	r0, [r7, #20]
 800d0de:	f000 f8d5 	bl	800d28c <prvInsertTimerInActiveList>
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d020      	beq.n	800d12a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	9300      	str	r3, [sp, #0]
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	687a      	ldr	r2, [r7, #4]
 800d0f0:	2100      	movs	r1, #0
 800d0f2:	6978      	ldr	r0, [r7, #20]
 800d0f4:	f7ff ff88 	bl	800d008 <xTimerGenericCommand>
 800d0f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d114      	bne.n	800d12a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d104:	f383 8811 	msr	BASEPRI, r3
 800d108:	f3bf 8f6f 	isb	sy
 800d10c:	f3bf 8f4f 	dsb	sy
 800d110:	60fb      	str	r3, [r7, #12]
}
 800d112:	bf00      	nop
 800d114:	bf00      	nop
 800d116:	e7fd      	b.n	800d114 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d11e:	f023 0301 	bic.w	r3, r3, #1
 800d122:	b2da      	uxtb	r2, r3
 800d124:	697b      	ldr	r3, [r7, #20]
 800d126:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	6a1b      	ldr	r3, [r3, #32]
 800d12e:	6978      	ldr	r0, [r7, #20]
 800d130:	4798      	blx	r3
}
 800d132:	bf00      	nop
 800d134:	3718      	adds	r7, #24
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	200016d4 	.word	0x200016d4

0800d140 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b084      	sub	sp, #16
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d148:	f107 0308 	add.w	r3, r7, #8
 800d14c:	4618      	mov	r0, r3
 800d14e:	f000 f859 	bl	800d204 <prvGetNextExpireTime>
 800d152:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	4619      	mov	r1, r3
 800d158:	68f8      	ldr	r0, [r7, #12]
 800d15a:	f000 f805 	bl	800d168 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d15e:	f000 f8d7 	bl	800d310 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d162:	bf00      	nop
 800d164:	e7f0      	b.n	800d148 <prvTimerTask+0x8>
	...

0800d168 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b084      	sub	sp, #16
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
 800d170:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d172:	f7ff fa17 	bl	800c5a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d176:	f107 0308 	add.w	r3, r7, #8
 800d17a:	4618      	mov	r0, r3
 800d17c:	f000 f866 	bl	800d24c <prvSampleTimeNow>
 800d180:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d130      	bne.n	800d1ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d10a      	bne.n	800d1a4 <prvProcessTimerOrBlockTask+0x3c>
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	429a      	cmp	r2, r3
 800d194:	d806      	bhi.n	800d1a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d196:	f7ff fa13 	bl	800c5c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d19a:	68f9      	ldr	r1, [r7, #12]
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f7ff ff81 	bl	800d0a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d1a2:	e024      	b.n	800d1ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d008      	beq.n	800d1bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d1aa:	4b13      	ldr	r3, [pc, #76]	@ (800d1f8 <prvProcessTimerOrBlockTask+0x90>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d101      	bne.n	800d1b8 <prvProcessTimerOrBlockTask+0x50>
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	e000      	b.n	800d1ba <prvProcessTimerOrBlockTask+0x52>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d1bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d1fc <prvProcessTimerOrBlockTask+0x94>)
 800d1be:	6818      	ldr	r0, [r3, #0]
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	1ad3      	subs	r3, r2, r3
 800d1c6:	683a      	ldr	r2, [r7, #0]
 800d1c8:	4619      	mov	r1, r3
 800d1ca:	f7fe fe5f 	bl	800be8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d1ce:	f7ff f9f7 	bl	800c5c0 <xTaskResumeAll>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d10a      	bne.n	800d1ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d1d8:	4b09      	ldr	r3, [pc, #36]	@ (800d200 <prvProcessTimerOrBlockTask+0x98>)
 800d1da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1de:	601a      	str	r2, [r3, #0]
 800d1e0:	f3bf 8f4f 	dsb	sy
 800d1e4:	f3bf 8f6f 	isb	sy
}
 800d1e8:	e001      	b.n	800d1ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d1ea:	f7ff f9e9 	bl	800c5c0 <xTaskResumeAll>
}
 800d1ee:	bf00      	nop
 800d1f0:	3710      	adds	r7, #16
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	bd80      	pop	{r7, pc}
 800d1f6:	bf00      	nop
 800d1f8:	200016d8 	.word	0x200016d8
 800d1fc:	200016dc 	.word	0x200016dc
 800d200:	e000ed04 	.word	0xe000ed04

0800d204 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d204:	b480      	push	{r7}
 800d206:	b085      	sub	sp, #20
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d20c:	4b0e      	ldr	r3, [pc, #56]	@ (800d248 <prvGetNextExpireTime+0x44>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d101      	bne.n	800d21a <prvGetNextExpireTime+0x16>
 800d216:	2201      	movs	r2, #1
 800d218:	e000      	b.n	800d21c <prvGetNextExpireTime+0x18>
 800d21a:	2200      	movs	r2, #0
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d105      	bne.n	800d234 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d228:	4b07      	ldr	r3, [pc, #28]	@ (800d248 <prvGetNextExpireTime+0x44>)
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	68db      	ldr	r3, [r3, #12]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	60fb      	str	r3, [r7, #12]
 800d232:	e001      	b.n	800d238 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d234:	2300      	movs	r3, #0
 800d236:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d238:	68fb      	ldr	r3, [r7, #12]
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3714      	adds	r7, #20
 800d23e:	46bd      	mov	sp, r7
 800d240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d244:	4770      	bx	lr
 800d246:	bf00      	nop
 800d248:	200016d4 	.word	0x200016d4

0800d24c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d254:	f7ff fa52 	bl	800c6fc <xTaskGetTickCount>
 800d258:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d25a:	4b0b      	ldr	r3, [pc, #44]	@ (800d288 <prvSampleTimeNow+0x3c>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	68fa      	ldr	r2, [r7, #12]
 800d260:	429a      	cmp	r2, r3
 800d262:	d205      	bcs.n	800d270 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d264:	f000 f93a 	bl	800d4dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2201      	movs	r2, #1
 800d26c:	601a      	str	r2, [r3, #0]
 800d26e:	e002      	b.n	800d276 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	2200      	movs	r2, #0
 800d274:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d276:	4a04      	ldr	r2, [pc, #16]	@ (800d288 <prvSampleTimeNow+0x3c>)
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d27c:	68fb      	ldr	r3, [r7, #12]
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3710      	adds	r7, #16
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
 800d286:	bf00      	nop
 800d288:	200016e4 	.word	0x200016e4

0800d28c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b086      	sub	sp, #24
 800d290:	af00      	add	r7, sp, #0
 800d292:	60f8      	str	r0, [r7, #12]
 800d294:	60b9      	str	r1, [r7, #8]
 800d296:	607a      	str	r2, [r7, #4]
 800d298:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d29a:	2300      	movs	r3, #0
 800d29c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	68ba      	ldr	r2, [r7, #8]
 800d2a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d2aa:	68ba      	ldr	r2, [r7, #8]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d812      	bhi.n	800d2d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	1ad2      	subs	r2, r2, r3
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	699b      	ldr	r3, [r3, #24]
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d302      	bcc.n	800d2c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	617b      	str	r3, [r7, #20]
 800d2c4:	e01b      	b.n	800d2fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d2c6:	4b10      	ldr	r3, [pc, #64]	@ (800d308 <prvInsertTimerInActiveList+0x7c>)
 800d2c8:	681a      	ldr	r2, [r3, #0]
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	3304      	adds	r3, #4
 800d2ce:	4619      	mov	r1, r3
 800d2d0:	4610      	mov	r0, r2
 800d2d2:	f7fe f8b2 	bl	800b43a <vListInsert>
 800d2d6:	e012      	b.n	800d2fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d2d8:	687a      	ldr	r2, [r7, #4]
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d206      	bcs.n	800d2ee <prvInsertTimerInActiveList+0x62>
 800d2e0:	68ba      	ldr	r2, [r7, #8]
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	429a      	cmp	r2, r3
 800d2e6:	d302      	bcc.n	800d2ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	617b      	str	r3, [r7, #20]
 800d2ec:	e007      	b.n	800d2fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d2ee:	4b07      	ldr	r3, [pc, #28]	@ (800d30c <prvInsertTimerInActiveList+0x80>)
 800d2f0:	681a      	ldr	r2, [r3, #0]
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	3304      	adds	r3, #4
 800d2f6:	4619      	mov	r1, r3
 800d2f8:	4610      	mov	r0, r2
 800d2fa:	f7fe f89e 	bl	800b43a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d2fe:	697b      	ldr	r3, [r7, #20]
}
 800d300:	4618      	mov	r0, r3
 800d302:	3718      	adds	r7, #24
 800d304:	46bd      	mov	sp, r7
 800d306:	bd80      	pop	{r7, pc}
 800d308:	200016d8 	.word	0x200016d8
 800d30c:	200016d4 	.word	0x200016d4

0800d310 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b08e      	sub	sp, #56	@ 0x38
 800d314:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d316:	e0ce      	b.n	800d4b6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	da19      	bge.n	800d352 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d31e:	1d3b      	adds	r3, r7, #4
 800d320:	3304      	adds	r3, #4
 800d322:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d326:	2b00      	cmp	r3, #0
 800d328:	d10b      	bne.n	800d342 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d32a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d32e:	f383 8811 	msr	BASEPRI, r3
 800d332:	f3bf 8f6f 	isb	sy
 800d336:	f3bf 8f4f 	dsb	sy
 800d33a:	61fb      	str	r3, [r7, #28]
}
 800d33c:	bf00      	nop
 800d33e:	bf00      	nop
 800d340:	e7fd      	b.n	800d33e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d348:	6850      	ldr	r0, [r2, #4]
 800d34a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d34c:	6892      	ldr	r2, [r2, #8]
 800d34e:	4611      	mov	r1, r2
 800d350:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2b00      	cmp	r3, #0
 800d356:	f2c0 80ae 	blt.w	800d4b6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d360:	695b      	ldr	r3, [r3, #20]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d004      	beq.n	800d370 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d368:	3304      	adds	r3, #4
 800d36a:	4618      	mov	r0, r3
 800d36c:	f7fe f89e 	bl	800b4ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d370:	463b      	mov	r3, r7
 800d372:	4618      	mov	r0, r3
 800d374:	f7ff ff6a 	bl	800d24c <prvSampleTimeNow>
 800d378:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2b09      	cmp	r3, #9
 800d37e:	f200 8097 	bhi.w	800d4b0 <prvProcessReceivedCommands+0x1a0>
 800d382:	a201      	add	r2, pc, #4	@ (adr r2, 800d388 <prvProcessReceivedCommands+0x78>)
 800d384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d388:	0800d3b1 	.word	0x0800d3b1
 800d38c:	0800d3b1 	.word	0x0800d3b1
 800d390:	0800d3b1 	.word	0x0800d3b1
 800d394:	0800d427 	.word	0x0800d427
 800d398:	0800d43b 	.word	0x0800d43b
 800d39c:	0800d487 	.word	0x0800d487
 800d3a0:	0800d3b1 	.word	0x0800d3b1
 800d3a4:	0800d3b1 	.word	0x0800d3b1
 800d3a8:	0800d427 	.word	0x0800d427
 800d3ac:	0800d43b 	.word	0x0800d43b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d3b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d3b6:	f043 0301 	orr.w	r3, r3, #1
 800d3ba:	b2da      	uxtb	r2, r3
 800d3bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3c6:	699b      	ldr	r3, [r3, #24]
 800d3c8:	18d1      	adds	r1, r2, r3
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d3d0:	f7ff ff5c 	bl	800d28c <prvInsertTimerInActiveList>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d06c      	beq.n	800d4b4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d3da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3dc:	6a1b      	ldr	r3, [r3, #32]
 800d3de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d3e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d3e8:	f003 0304 	and.w	r3, r3, #4
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d061      	beq.n	800d4b4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d3f0:	68ba      	ldr	r2, [r7, #8]
 800d3f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3f4:	699b      	ldr	r3, [r3, #24]
 800d3f6:	441a      	add	r2, r3
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	9300      	str	r3, [sp, #0]
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	2100      	movs	r1, #0
 800d400:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d402:	f7ff fe01 	bl	800d008 <xTimerGenericCommand>
 800d406:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d408:	6a3b      	ldr	r3, [r7, #32]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d152      	bne.n	800d4b4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d412:	f383 8811 	msr	BASEPRI, r3
 800d416:	f3bf 8f6f 	isb	sy
 800d41a:	f3bf 8f4f 	dsb	sy
 800d41e:	61bb      	str	r3, [r7, #24]
}
 800d420:	bf00      	nop
 800d422:	bf00      	nop
 800d424:	e7fd      	b.n	800d422 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d428:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d42c:	f023 0301 	bic.w	r3, r3, #1
 800d430:	b2da      	uxtb	r2, r3
 800d432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d434:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d438:	e03d      	b.n	800d4b6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d43a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d43c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d440:	f043 0301 	orr.w	r3, r3, #1
 800d444:	b2da      	uxtb	r2, r3
 800d446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d448:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d44c:	68ba      	ldr	r2, [r7, #8]
 800d44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d450:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d454:	699b      	ldr	r3, [r3, #24]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d10b      	bne.n	800d472 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d45a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d45e:	f383 8811 	msr	BASEPRI, r3
 800d462:	f3bf 8f6f 	isb	sy
 800d466:	f3bf 8f4f 	dsb	sy
 800d46a:	617b      	str	r3, [r7, #20]
}
 800d46c:	bf00      	nop
 800d46e:	bf00      	nop
 800d470:	e7fd      	b.n	800d46e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d474:	699a      	ldr	r2, [r3, #24]
 800d476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d478:	18d1      	adds	r1, r2, r3
 800d47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d47c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d47e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d480:	f7ff ff04 	bl	800d28c <prvInsertTimerInActiveList>
					break;
 800d484:	e017      	b.n	800d4b6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d488:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d48c:	f003 0302 	and.w	r3, r3, #2
 800d490:	2b00      	cmp	r3, #0
 800d492:	d103      	bne.n	800d49c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d494:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d496:	f000 fbe7 	bl	800dc68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d49a:	e00c      	b.n	800d4b6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d49e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d4a2:	f023 0301 	bic.w	r3, r3, #1
 800d4a6:	b2da      	uxtb	r2, r3
 800d4a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d4ae:	e002      	b.n	800d4b6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d4b0:	bf00      	nop
 800d4b2:	e000      	b.n	800d4b6 <prvProcessReceivedCommands+0x1a6>
					break;
 800d4b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d4b6:	4b08      	ldr	r3, [pc, #32]	@ (800d4d8 <prvProcessReceivedCommands+0x1c8>)
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	1d39      	adds	r1, r7, #4
 800d4bc:	2200      	movs	r2, #0
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7fe fac8 	bl	800ba54 <xQueueReceive>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	f47f af26 	bne.w	800d318 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d4cc:	bf00      	nop
 800d4ce:	bf00      	nop
 800d4d0:	3730      	adds	r7, #48	@ 0x30
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bd80      	pop	{r7, pc}
 800d4d6:	bf00      	nop
 800d4d8:	200016dc 	.word	0x200016dc

0800d4dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b088      	sub	sp, #32
 800d4e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d4e2:	e049      	b.n	800d578 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d4e4:	4b2e      	ldr	r3, [pc, #184]	@ (800d5a0 <prvSwitchTimerLists+0xc4>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	68db      	ldr	r3, [r3, #12]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4ee:	4b2c      	ldr	r3, [pc, #176]	@ (800d5a0 <prvSwitchTimerLists+0xc4>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	68db      	ldr	r3, [r3, #12]
 800d4f4:	68db      	ldr	r3, [r3, #12]
 800d4f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	3304      	adds	r3, #4
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7fd ffd5 	bl	800b4ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	6a1b      	ldr	r3, [r3, #32]
 800d506:	68f8      	ldr	r0, [r7, #12]
 800d508:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d510:	f003 0304 	and.w	r3, r3, #4
 800d514:	2b00      	cmp	r3, #0
 800d516:	d02f      	beq.n	800d578 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	699b      	ldr	r3, [r3, #24]
 800d51c:	693a      	ldr	r2, [r7, #16]
 800d51e:	4413      	add	r3, r2
 800d520:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d522:	68ba      	ldr	r2, [r7, #8]
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	429a      	cmp	r2, r3
 800d528:	d90e      	bls.n	800d548 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	68ba      	ldr	r2, [r7, #8]
 800d52e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	68fa      	ldr	r2, [r7, #12]
 800d534:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d536:	4b1a      	ldr	r3, [pc, #104]	@ (800d5a0 <prvSwitchTimerLists+0xc4>)
 800d538:	681a      	ldr	r2, [r3, #0]
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	3304      	adds	r3, #4
 800d53e:	4619      	mov	r1, r3
 800d540:	4610      	mov	r0, r2
 800d542:	f7fd ff7a 	bl	800b43a <vListInsert>
 800d546:	e017      	b.n	800d578 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d548:	2300      	movs	r3, #0
 800d54a:	9300      	str	r3, [sp, #0]
 800d54c:	2300      	movs	r3, #0
 800d54e:	693a      	ldr	r2, [r7, #16]
 800d550:	2100      	movs	r1, #0
 800d552:	68f8      	ldr	r0, [r7, #12]
 800d554:	f7ff fd58 	bl	800d008 <xTimerGenericCommand>
 800d558:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d10b      	bne.n	800d578 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d564:	f383 8811 	msr	BASEPRI, r3
 800d568:	f3bf 8f6f 	isb	sy
 800d56c:	f3bf 8f4f 	dsb	sy
 800d570:	603b      	str	r3, [r7, #0]
}
 800d572:	bf00      	nop
 800d574:	bf00      	nop
 800d576:	e7fd      	b.n	800d574 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d578:	4b09      	ldr	r3, [pc, #36]	@ (800d5a0 <prvSwitchTimerLists+0xc4>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d1b0      	bne.n	800d4e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d582:	4b07      	ldr	r3, [pc, #28]	@ (800d5a0 <prvSwitchTimerLists+0xc4>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d588:	4b06      	ldr	r3, [pc, #24]	@ (800d5a4 <prvSwitchTimerLists+0xc8>)
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	4a04      	ldr	r2, [pc, #16]	@ (800d5a0 <prvSwitchTimerLists+0xc4>)
 800d58e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d590:	4a04      	ldr	r2, [pc, #16]	@ (800d5a4 <prvSwitchTimerLists+0xc8>)
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	6013      	str	r3, [r2, #0]
}
 800d596:	bf00      	nop
 800d598:	3718      	adds	r7, #24
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	200016d4 	.word	0x200016d4
 800d5a4:	200016d8 	.word	0x200016d8

0800d5a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d5ae:	f000 f96b 	bl	800d888 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d5b2:	4b15      	ldr	r3, [pc, #84]	@ (800d608 <prvCheckForValidListAndQueue+0x60>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d120      	bne.n	800d5fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d5ba:	4814      	ldr	r0, [pc, #80]	@ (800d60c <prvCheckForValidListAndQueue+0x64>)
 800d5bc:	f7fd feec 	bl	800b398 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d5c0:	4813      	ldr	r0, [pc, #76]	@ (800d610 <prvCheckForValidListAndQueue+0x68>)
 800d5c2:	f7fd fee9 	bl	800b398 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d5c6:	4b13      	ldr	r3, [pc, #76]	@ (800d614 <prvCheckForValidListAndQueue+0x6c>)
 800d5c8:	4a10      	ldr	r2, [pc, #64]	@ (800d60c <prvCheckForValidListAndQueue+0x64>)
 800d5ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d5cc:	4b12      	ldr	r3, [pc, #72]	@ (800d618 <prvCheckForValidListAndQueue+0x70>)
 800d5ce:	4a10      	ldr	r2, [pc, #64]	@ (800d610 <prvCheckForValidListAndQueue+0x68>)
 800d5d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	9300      	str	r3, [sp, #0]
 800d5d6:	4b11      	ldr	r3, [pc, #68]	@ (800d61c <prvCheckForValidListAndQueue+0x74>)
 800d5d8:	4a11      	ldr	r2, [pc, #68]	@ (800d620 <prvCheckForValidListAndQueue+0x78>)
 800d5da:	2110      	movs	r1, #16
 800d5dc:	200a      	movs	r0, #10
 800d5de:	f7fd fff9 	bl	800b5d4 <xQueueGenericCreateStatic>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	4a08      	ldr	r2, [pc, #32]	@ (800d608 <prvCheckForValidListAndQueue+0x60>)
 800d5e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d5e8:	4b07      	ldr	r3, [pc, #28]	@ (800d608 <prvCheckForValidListAndQueue+0x60>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d005      	beq.n	800d5fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d5f0:	4b05      	ldr	r3, [pc, #20]	@ (800d608 <prvCheckForValidListAndQueue+0x60>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	490b      	ldr	r1, [pc, #44]	@ (800d624 <prvCheckForValidListAndQueue+0x7c>)
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7fe fc1e 	bl	800be38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d5fc:	f000 f976 	bl	800d8ec <vPortExitCritical>
}
 800d600:	bf00      	nop
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
 800d606:	bf00      	nop
 800d608:	200016dc 	.word	0x200016dc
 800d60c:	200016ac 	.word	0x200016ac
 800d610:	200016c0 	.word	0x200016c0
 800d614:	200016d4 	.word	0x200016d4
 800d618:	200016d8 	.word	0x200016d8
 800d61c:	20001788 	.word	0x20001788
 800d620:	200016e8 	.word	0x200016e8
 800d624:	0800e154 	.word	0x0800e154

0800d628 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d628:	b480      	push	{r7}
 800d62a:	b085      	sub	sp, #20
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	60b9      	str	r1, [r7, #8]
 800d632:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	3b04      	subs	r3, #4
 800d638:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d640:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	3b04      	subs	r3, #4
 800d646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	f023 0201 	bic.w	r2, r3, #1
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	3b04      	subs	r3, #4
 800d656:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d658:	4a0c      	ldr	r2, [pc, #48]	@ (800d68c <pxPortInitialiseStack+0x64>)
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	3b14      	subs	r3, #20
 800d662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d664:	687a      	ldr	r2, [r7, #4]
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	3b04      	subs	r3, #4
 800d66e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	f06f 0202 	mvn.w	r2, #2
 800d676:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	3b20      	subs	r3, #32
 800d67c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d67e:	68fb      	ldr	r3, [r7, #12]
}
 800d680:	4618      	mov	r0, r3
 800d682:	3714      	adds	r7, #20
 800d684:	46bd      	mov	sp, r7
 800d686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68a:	4770      	bx	lr
 800d68c:	0800d691 	.word	0x0800d691

0800d690 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d690:	b480      	push	{r7}
 800d692:	b085      	sub	sp, #20
 800d694:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d696:	2300      	movs	r3, #0
 800d698:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d69a:	4b13      	ldr	r3, [pc, #76]	@ (800d6e8 <prvTaskExitError+0x58>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6a2:	d00b      	beq.n	800d6bc <prvTaskExitError+0x2c>
	__asm volatile
 800d6a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6a8:	f383 8811 	msr	BASEPRI, r3
 800d6ac:	f3bf 8f6f 	isb	sy
 800d6b0:	f3bf 8f4f 	dsb	sy
 800d6b4:	60fb      	str	r3, [r7, #12]
}
 800d6b6:	bf00      	nop
 800d6b8:	bf00      	nop
 800d6ba:	e7fd      	b.n	800d6b8 <prvTaskExitError+0x28>
	__asm volatile
 800d6bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6c0:	f383 8811 	msr	BASEPRI, r3
 800d6c4:	f3bf 8f6f 	isb	sy
 800d6c8:	f3bf 8f4f 	dsb	sy
 800d6cc:	60bb      	str	r3, [r7, #8]
}
 800d6ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d6d0:	bf00      	nop
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d0fc      	beq.n	800d6d2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d6d8:	bf00      	nop
 800d6da:	bf00      	nop
 800d6dc:	3714      	adds	r7, #20
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e4:	4770      	bx	lr
 800d6e6:	bf00      	nop
 800d6e8:	2000028c 	.word	0x2000028c
 800d6ec:	00000000 	.word	0x00000000

0800d6f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d6f0:	4b07      	ldr	r3, [pc, #28]	@ (800d710 <pxCurrentTCBConst2>)
 800d6f2:	6819      	ldr	r1, [r3, #0]
 800d6f4:	6808      	ldr	r0, [r1, #0]
 800d6f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6fa:	f380 8809 	msr	PSP, r0
 800d6fe:	f3bf 8f6f 	isb	sy
 800d702:	f04f 0000 	mov.w	r0, #0
 800d706:	f380 8811 	msr	BASEPRI, r0
 800d70a:	4770      	bx	lr
 800d70c:	f3af 8000 	nop.w

0800d710 <pxCurrentTCBConst2>:
 800d710:	200011ac 	.word	0x200011ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d714:	bf00      	nop
 800d716:	bf00      	nop

0800d718 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d718:	4808      	ldr	r0, [pc, #32]	@ (800d73c <prvPortStartFirstTask+0x24>)
 800d71a:	6800      	ldr	r0, [r0, #0]
 800d71c:	6800      	ldr	r0, [r0, #0]
 800d71e:	f380 8808 	msr	MSP, r0
 800d722:	f04f 0000 	mov.w	r0, #0
 800d726:	f380 8814 	msr	CONTROL, r0
 800d72a:	b662      	cpsie	i
 800d72c:	b661      	cpsie	f
 800d72e:	f3bf 8f4f 	dsb	sy
 800d732:	f3bf 8f6f 	isb	sy
 800d736:	df00      	svc	0
 800d738:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d73a:	bf00      	nop
 800d73c:	e000ed08 	.word	0xe000ed08

0800d740 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b086      	sub	sp, #24
 800d744:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d746:	4b47      	ldr	r3, [pc, #284]	@ (800d864 <xPortStartScheduler+0x124>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	4a47      	ldr	r2, [pc, #284]	@ (800d868 <xPortStartScheduler+0x128>)
 800d74c:	4293      	cmp	r3, r2
 800d74e:	d10b      	bne.n	800d768 <xPortStartScheduler+0x28>
	__asm volatile
 800d750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d754:	f383 8811 	msr	BASEPRI, r3
 800d758:	f3bf 8f6f 	isb	sy
 800d75c:	f3bf 8f4f 	dsb	sy
 800d760:	60fb      	str	r3, [r7, #12]
}
 800d762:	bf00      	nop
 800d764:	bf00      	nop
 800d766:	e7fd      	b.n	800d764 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d768:	4b3e      	ldr	r3, [pc, #248]	@ (800d864 <xPortStartScheduler+0x124>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	4a3f      	ldr	r2, [pc, #252]	@ (800d86c <xPortStartScheduler+0x12c>)
 800d76e:	4293      	cmp	r3, r2
 800d770:	d10b      	bne.n	800d78a <xPortStartScheduler+0x4a>
	__asm volatile
 800d772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d776:	f383 8811 	msr	BASEPRI, r3
 800d77a:	f3bf 8f6f 	isb	sy
 800d77e:	f3bf 8f4f 	dsb	sy
 800d782:	613b      	str	r3, [r7, #16]
}
 800d784:	bf00      	nop
 800d786:	bf00      	nop
 800d788:	e7fd      	b.n	800d786 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d78a:	4b39      	ldr	r3, [pc, #228]	@ (800d870 <xPortStartScheduler+0x130>)
 800d78c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	781b      	ldrb	r3, [r3, #0]
 800d792:	b2db      	uxtb	r3, r3
 800d794:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	22ff      	movs	r2, #255	@ 0xff
 800d79a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	781b      	ldrb	r3, [r3, #0]
 800d7a0:	b2db      	uxtb	r3, r3
 800d7a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d7a4:	78fb      	ldrb	r3, [r7, #3]
 800d7a6:	b2db      	uxtb	r3, r3
 800d7a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d7ac:	b2da      	uxtb	r2, r3
 800d7ae:	4b31      	ldr	r3, [pc, #196]	@ (800d874 <xPortStartScheduler+0x134>)
 800d7b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d7b2:	4b31      	ldr	r3, [pc, #196]	@ (800d878 <xPortStartScheduler+0x138>)
 800d7b4:	2207      	movs	r2, #7
 800d7b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d7b8:	e009      	b.n	800d7ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d7ba:	4b2f      	ldr	r3, [pc, #188]	@ (800d878 <xPortStartScheduler+0x138>)
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	3b01      	subs	r3, #1
 800d7c0:	4a2d      	ldr	r2, [pc, #180]	@ (800d878 <xPortStartScheduler+0x138>)
 800d7c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d7c4:	78fb      	ldrb	r3, [r7, #3]
 800d7c6:	b2db      	uxtb	r3, r3
 800d7c8:	005b      	lsls	r3, r3, #1
 800d7ca:	b2db      	uxtb	r3, r3
 800d7cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d7ce:	78fb      	ldrb	r3, [r7, #3]
 800d7d0:	b2db      	uxtb	r3, r3
 800d7d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d7d6:	2b80      	cmp	r3, #128	@ 0x80
 800d7d8:	d0ef      	beq.n	800d7ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d7da:	4b27      	ldr	r3, [pc, #156]	@ (800d878 <xPortStartScheduler+0x138>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	f1c3 0307 	rsb	r3, r3, #7
 800d7e2:	2b04      	cmp	r3, #4
 800d7e4:	d00b      	beq.n	800d7fe <xPortStartScheduler+0xbe>
	__asm volatile
 800d7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7ea:	f383 8811 	msr	BASEPRI, r3
 800d7ee:	f3bf 8f6f 	isb	sy
 800d7f2:	f3bf 8f4f 	dsb	sy
 800d7f6:	60bb      	str	r3, [r7, #8]
}
 800d7f8:	bf00      	nop
 800d7fa:	bf00      	nop
 800d7fc:	e7fd      	b.n	800d7fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d7fe:	4b1e      	ldr	r3, [pc, #120]	@ (800d878 <xPortStartScheduler+0x138>)
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	021b      	lsls	r3, r3, #8
 800d804:	4a1c      	ldr	r2, [pc, #112]	@ (800d878 <xPortStartScheduler+0x138>)
 800d806:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d808:	4b1b      	ldr	r3, [pc, #108]	@ (800d878 <xPortStartScheduler+0x138>)
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d810:	4a19      	ldr	r2, [pc, #100]	@ (800d878 <xPortStartScheduler+0x138>)
 800d812:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	b2da      	uxtb	r2, r3
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d81c:	4b17      	ldr	r3, [pc, #92]	@ (800d87c <xPortStartScheduler+0x13c>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a16      	ldr	r2, [pc, #88]	@ (800d87c <xPortStartScheduler+0x13c>)
 800d822:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d826:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d828:	4b14      	ldr	r3, [pc, #80]	@ (800d87c <xPortStartScheduler+0x13c>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4a13      	ldr	r2, [pc, #76]	@ (800d87c <xPortStartScheduler+0x13c>)
 800d82e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d832:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d834:	f000 f8da 	bl	800d9ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d838:	4b11      	ldr	r3, [pc, #68]	@ (800d880 <xPortStartScheduler+0x140>)
 800d83a:	2200      	movs	r2, #0
 800d83c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d83e:	f000 f8f9 	bl	800da34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d842:	4b10      	ldr	r3, [pc, #64]	@ (800d884 <xPortStartScheduler+0x144>)
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	4a0f      	ldr	r2, [pc, #60]	@ (800d884 <xPortStartScheduler+0x144>)
 800d848:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d84c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d84e:	f7ff ff63 	bl	800d718 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d852:	f7ff f82f 	bl	800c8b4 <vTaskSwitchContext>
	prvTaskExitError();
 800d856:	f7ff ff1b 	bl	800d690 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d85a:	2300      	movs	r3, #0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	3718      	adds	r7, #24
 800d860:	46bd      	mov	sp, r7
 800d862:	bd80      	pop	{r7, pc}
 800d864:	e000ed00 	.word	0xe000ed00
 800d868:	410fc271 	.word	0x410fc271
 800d86c:	410fc270 	.word	0x410fc270
 800d870:	e000e400 	.word	0xe000e400
 800d874:	200017d8 	.word	0x200017d8
 800d878:	200017dc 	.word	0x200017dc
 800d87c:	e000ed20 	.word	0xe000ed20
 800d880:	2000028c 	.word	0x2000028c
 800d884:	e000ef34 	.word	0xe000ef34

0800d888 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d888:	b480      	push	{r7}
 800d88a:	b083      	sub	sp, #12
 800d88c:	af00      	add	r7, sp, #0
	__asm volatile
 800d88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d892:	f383 8811 	msr	BASEPRI, r3
 800d896:	f3bf 8f6f 	isb	sy
 800d89a:	f3bf 8f4f 	dsb	sy
 800d89e:	607b      	str	r3, [r7, #4]
}
 800d8a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d8a2:	4b10      	ldr	r3, [pc, #64]	@ (800d8e4 <vPortEnterCritical+0x5c>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	3301      	adds	r3, #1
 800d8a8:	4a0e      	ldr	r2, [pc, #56]	@ (800d8e4 <vPortEnterCritical+0x5c>)
 800d8aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d8ac:	4b0d      	ldr	r3, [pc, #52]	@ (800d8e4 <vPortEnterCritical+0x5c>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	2b01      	cmp	r3, #1
 800d8b2:	d110      	bne.n	800d8d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d8b4:	4b0c      	ldr	r3, [pc, #48]	@ (800d8e8 <vPortEnterCritical+0x60>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	b2db      	uxtb	r3, r3
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d00b      	beq.n	800d8d6 <vPortEnterCritical+0x4e>
	__asm volatile
 800d8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8c2:	f383 8811 	msr	BASEPRI, r3
 800d8c6:	f3bf 8f6f 	isb	sy
 800d8ca:	f3bf 8f4f 	dsb	sy
 800d8ce:	603b      	str	r3, [r7, #0]
}
 800d8d0:	bf00      	nop
 800d8d2:	bf00      	nop
 800d8d4:	e7fd      	b.n	800d8d2 <vPortEnterCritical+0x4a>
	}
}
 800d8d6:	bf00      	nop
 800d8d8:	370c      	adds	r7, #12
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e0:	4770      	bx	lr
 800d8e2:	bf00      	nop
 800d8e4:	2000028c 	.word	0x2000028c
 800d8e8:	e000ed04 	.word	0xe000ed04

0800d8ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d8ec:	b480      	push	{r7}
 800d8ee:	b083      	sub	sp, #12
 800d8f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d8f2:	4b12      	ldr	r3, [pc, #72]	@ (800d93c <vPortExitCritical+0x50>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d10b      	bne.n	800d912 <vPortExitCritical+0x26>
	__asm volatile
 800d8fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	607b      	str	r3, [r7, #4]
}
 800d90c:	bf00      	nop
 800d90e:	bf00      	nop
 800d910:	e7fd      	b.n	800d90e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d912:	4b0a      	ldr	r3, [pc, #40]	@ (800d93c <vPortExitCritical+0x50>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	3b01      	subs	r3, #1
 800d918:	4a08      	ldr	r2, [pc, #32]	@ (800d93c <vPortExitCritical+0x50>)
 800d91a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d91c:	4b07      	ldr	r3, [pc, #28]	@ (800d93c <vPortExitCritical+0x50>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d105      	bne.n	800d930 <vPortExitCritical+0x44>
 800d924:	2300      	movs	r3, #0
 800d926:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	f383 8811 	msr	BASEPRI, r3
}
 800d92e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d930:	bf00      	nop
 800d932:	370c      	adds	r7, #12
 800d934:	46bd      	mov	sp, r7
 800d936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d93a:	4770      	bx	lr
 800d93c:	2000028c 	.word	0x2000028c

0800d940 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d940:	f3ef 8009 	mrs	r0, PSP
 800d944:	f3bf 8f6f 	isb	sy
 800d948:	4b15      	ldr	r3, [pc, #84]	@ (800d9a0 <pxCurrentTCBConst>)
 800d94a:	681a      	ldr	r2, [r3, #0]
 800d94c:	f01e 0f10 	tst.w	lr, #16
 800d950:	bf08      	it	eq
 800d952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d95a:	6010      	str	r0, [r2, #0]
 800d95c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d960:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d964:	f380 8811 	msr	BASEPRI, r0
 800d968:	f3bf 8f4f 	dsb	sy
 800d96c:	f3bf 8f6f 	isb	sy
 800d970:	f7fe ffa0 	bl	800c8b4 <vTaskSwitchContext>
 800d974:	f04f 0000 	mov.w	r0, #0
 800d978:	f380 8811 	msr	BASEPRI, r0
 800d97c:	bc09      	pop	{r0, r3}
 800d97e:	6819      	ldr	r1, [r3, #0]
 800d980:	6808      	ldr	r0, [r1, #0]
 800d982:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d986:	f01e 0f10 	tst.w	lr, #16
 800d98a:	bf08      	it	eq
 800d98c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d990:	f380 8809 	msr	PSP, r0
 800d994:	f3bf 8f6f 	isb	sy
 800d998:	4770      	bx	lr
 800d99a:	bf00      	nop
 800d99c:	f3af 8000 	nop.w

0800d9a0 <pxCurrentTCBConst>:
 800d9a0:	200011ac 	.word	0x200011ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d9a4:	bf00      	nop
 800d9a6:	bf00      	nop

0800d9a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b082      	sub	sp, #8
 800d9ac:	af00      	add	r7, sp, #0
	__asm volatile
 800d9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9b2:	f383 8811 	msr	BASEPRI, r3
 800d9b6:	f3bf 8f6f 	isb	sy
 800d9ba:	f3bf 8f4f 	dsb	sy
 800d9be:	607b      	str	r3, [r7, #4]
}
 800d9c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d9c2:	f7fe febd 	bl	800c740 <xTaskIncrementTick>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d003      	beq.n	800d9d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d9cc:	4b06      	ldr	r3, [pc, #24]	@ (800d9e8 <xPortSysTickHandler+0x40>)
 800d9ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9d2:	601a      	str	r2, [r3, #0]
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	f383 8811 	msr	BASEPRI, r3
}
 800d9de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d9e0:	bf00      	nop
 800d9e2:	3708      	adds	r7, #8
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	e000ed04 	.word	0xe000ed04

0800d9ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d9f0:	4b0b      	ldr	r3, [pc, #44]	@ (800da20 <vPortSetupTimerInterrupt+0x34>)
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d9f6:	4b0b      	ldr	r3, [pc, #44]	@ (800da24 <vPortSetupTimerInterrupt+0x38>)
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d9fc:	4b0a      	ldr	r3, [pc, #40]	@ (800da28 <vPortSetupTimerInterrupt+0x3c>)
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	4a0a      	ldr	r2, [pc, #40]	@ (800da2c <vPortSetupTimerInterrupt+0x40>)
 800da02:	fba2 2303 	umull	r2, r3, r2, r3
 800da06:	099b      	lsrs	r3, r3, #6
 800da08:	4a09      	ldr	r2, [pc, #36]	@ (800da30 <vPortSetupTimerInterrupt+0x44>)
 800da0a:	3b01      	subs	r3, #1
 800da0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800da0e:	4b04      	ldr	r3, [pc, #16]	@ (800da20 <vPortSetupTimerInterrupt+0x34>)
 800da10:	2207      	movs	r2, #7
 800da12:	601a      	str	r2, [r3, #0]
}
 800da14:	bf00      	nop
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop
 800da20:	e000e010 	.word	0xe000e010
 800da24:	e000e018 	.word	0xe000e018
 800da28:	20000000 	.word	0x20000000
 800da2c:	10624dd3 	.word	0x10624dd3
 800da30:	e000e014 	.word	0xe000e014

0800da34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800da34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800da44 <vPortEnableVFP+0x10>
 800da38:	6801      	ldr	r1, [r0, #0]
 800da3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800da3e:	6001      	str	r1, [r0, #0]
 800da40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800da42:	bf00      	nop
 800da44:	e000ed88 	.word	0xe000ed88

0800da48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800da48:	b480      	push	{r7}
 800da4a:	b085      	sub	sp, #20
 800da4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800da4e:	f3ef 8305 	mrs	r3, IPSR
 800da52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	2b0f      	cmp	r3, #15
 800da58:	d915      	bls.n	800da86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800da5a:	4a18      	ldr	r2, [pc, #96]	@ (800dabc <vPortValidateInterruptPriority+0x74>)
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	4413      	add	r3, r2
 800da60:	781b      	ldrb	r3, [r3, #0]
 800da62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800da64:	4b16      	ldr	r3, [pc, #88]	@ (800dac0 <vPortValidateInterruptPriority+0x78>)
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	7afa      	ldrb	r2, [r7, #11]
 800da6a:	429a      	cmp	r2, r3
 800da6c:	d20b      	bcs.n	800da86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800da6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da72:	f383 8811 	msr	BASEPRI, r3
 800da76:	f3bf 8f6f 	isb	sy
 800da7a:	f3bf 8f4f 	dsb	sy
 800da7e:	607b      	str	r3, [r7, #4]
}
 800da80:	bf00      	nop
 800da82:	bf00      	nop
 800da84:	e7fd      	b.n	800da82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800da86:	4b0f      	ldr	r3, [pc, #60]	@ (800dac4 <vPortValidateInterruptPriority+0x7c>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800da8e:	4b0e      	ldr	r3, [pc, #56]	@ (800dac8 <vPortValidateInterruptPriority+0x80>)
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	429a      	cmp	r2, r3
 800da94:	d90b      	bls.n	800daae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800da96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da9a:	f383 8811 	msr	BASEPRI, r3
 800da9e:	f3bf 8f6f 	isb	sy
 800daa2:	f3bf 8f4f 	dsb	sy
 800daa6:	603b      	str	r3, [r7, #0]
}
 800daa8:	bf00      	nop
 800daaa:	bf00      	nop
 800daac:	e7fd      	b.n	800daaa <vPortValidateInterruptPriority+0x62>
	}
 800daae:	bf00      	nop
 800dab0:	3714      	adds	r7, #20
 800dab2:	46bd      	mov	sp, r7
 800dab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab8:	4770      	bx	lr
 800daba:	bf00      	nop
 800dabc:	e000e3f0 	.word	0xe000e3f0
 800dac0:	200017d8 	.word	0x200017d8
 800dac4:	e000ed0c 	.word	0xe000ed0c
 800dac8:	200017dc 	.word	0x200017dc

0800dacc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b08a      	sub	sp, #40	@ 0x28
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dad4:	2300      	movs	r3, #0
 800dad6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dad8:	f7fe fd64 	bl	800c5a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dadc:	4b5c      	ldr	r3, [pc, #368]	@ (800dc50 <pvPortMalloc+0x184>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d101      	bne.n	800dae8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dae4:	f000 f924 	bl	800dd30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dae8:	4b5a      	ldr	r3, [pc, #360]	@ (800dc54 <pvPortMalloc+0x188>)
 800daea:	681a      	ldr	r2, [r3, #0]
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	4013      	ands	r3, r2
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	f040 8095 	bne.w	800dc20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d01e      	beq.n	800db3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800dafc:	2208      	movs	r2, #8
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	4413      	add	r3, r2
 800db02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f003 0307 	and.w	r3, r3, #7
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d015      	beq.n	800db3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	f023 0307 	bic.w	r3, r3, #7
 800db14:	3308      	adds	r3, #8
 800db16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	f003 0307 	and.w	r3, r3, #7
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d00b      	beq.n	800db3a <pvPortMalloc+0x6e>
	__asm volatile
 800db22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db26:	f383 8811 	msr	BASEPRI, r3
 800db2a:	f3bf 8f6f 	isb	sy
 800db2e:	f3bf 8f4f 	dsb	sy
 800db32:	617b      	str	r3, [r7, #20]
}
 800db34:	bf00      	nop
 800db36:	bf00      	nop
 800db38:	e7fd      	b.n	800db36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d06f      	beq.n	800dc20 <pvPortMalloc+0x154>
 800db40:	4b45      	ldr	r3, [pc, #276]	@ (800dc58 <pvPortMalloc+0x18c>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	687a      	ldr	r2, [r7, #4]
 800db46:	429a      	cmp	r2, r3
 800db48:	d86a      	bhi.n	800dc20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800db4a:	4b44      	ldr	r3, [pc, #272]	@ (800dc5c <pvPortMalloc+0x190>)
 800db4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800db4e:	4b43      	ldr	r3, [pc, #268]	@ (800dc5c <pvPortMalloc+0x190>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800db54:	e004      	b.n	800db60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800db56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800db5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800db60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db62:	685b      	ldr	r3, [r3, #4]
 800db64:	687a      	ldr	r2, [r7, #4]
 800db66:	429a      	cmp	r2, r3
 800db68:	d903      	bls.n	800db72 <pvPortMalloc+0xa6>
 800db6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d1f1      	bne.n	800db56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800db72:	4b37      	ldr	r3, [pc, #220]	@ (800dc50 <pvPortMalloc+0x184>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db78:	429a      	cmp	r2, r3
 800db7a:	d051      	beq.n	800dc20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800db7c:	6a3b      	ldr	r3, [r7, #32]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	2208      	movs	r2, #8
 800db82:	4413      	add	r3, r2
 800db84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800db86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db88:	681a      	ldr	r2, [r3, #0]
 800db8a:	6a3b      	ldr	r3, [r7, #32]
 800db8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800db8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db90:	685a      	ldr	r2, [r3, #4]
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	1ad2      	subs	r2, r2, r3
 800db96:	2308      	movs	r3, #8
 800db98:	005b      	lsls	r3, r3, #1
 800db9a:	429a      	cmp	r2, r3
 800db9c:	d920      	bls.n	800dbe0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800db9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	4413      	add	r3, r2
 800dba4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dba6:	69bb      	ldr	r3, [r7, #24]
 800dba8:	f003 0307 	and.w	r3, r3, #7
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d00b      	beq.n	800dbc8 <pvPortMalloc+0xfc>
	__asm volatile
 800dbb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbb4:	f383 8811 	msr	BASEPRI, r3
 800dbb8:	f3bf 8f6f 	isb	sy
 800dbbc:	f3bf 8f4f 	dsb	sy
 800dbc0:	613b      	str	r3, [r7, #16]
}
 800dbc2:	bf00      	nop
 800dbc4:	bf00      	nop
 800dbc6:	e7fd      	b.n	800dbc4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dbc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbca:	685a      	ldr	r2, [r3, #4]
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	1ad2      	subs	r2, r2, r3
 800dbd0:	69bb      	ldr	r3, [r7, #24]
 800dbd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dbd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbd6:	687a      	ldr	r2, [r7, #4]
 800dbd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dbda:	69b8      	ldr	r0, [r7, #24]
 800dbdc:	f000 f90a 	bl	800ddf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dbe0:	4b1d      	ldr	r3, [pc, #116]	@ (800dc58 <pvPortMalloc+0x18c>)
 800dbe2:	681a      	ldr	r2, [r3, #0]
 800dbe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe6:	685b      	ldr	r3, [r3, #4]
 800dbe8:	1ad3      	subs	r3, r2, r3
 800dbea:	4a1b      	ldr	r2, [pc, #108]	@ (800dc58 <pvPortMalloc+0x18c>)
 800dbec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dbee:	4b1a      	ldr	r3, [pc, #104]	@ (800dc58 <pvPortMalloc+0x18c>)
 800dbf0:	681a      	ldr	r2, [r3, #0]
 800dbf2:	4b1b      	ldr	r3, [pc, #108]	@ (800dc60 <pvPortMalloc+0x194>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d203      	bcs.n	800dc02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dbfa:	4b17      	ldr	r3, [pc, #92]	@ (800dc58 <pvPortMalloc+0x18c>)
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	4a18      	ldr	r2, [pc, #96]	@ (800dc60 <pvPortMalloc+0x194>)
 800dc00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dc02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc04:	685a      	ldr	r2, [r3, #4]
 800dc06:	4b13      	ldr	r3, [pc, #76]	@ (800dc54 <pvPortMalloc+0x188>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	431a      	orrs	r2, r3
 800dc0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dc10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc12:	2200      	movs	r2, #0
 800dc14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dc16:	4b13      	ldr	r3, [pc, #76]	@ (800dc64 <pvPortMalloc+0x198>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	3301      	adds	r3, #1
 800dc1c:	4a11      	ldr	r2, [pc, #68]	@ (800dc64 <pvPortMalloc+0x198>)
 800dc1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dc20:	f7fe fcce 	bl	800c5c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc24:	69fb      	ldr	r3, [r7, #28]
 800dc26:	f003 0307 	and.w	r3, r3, #7
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d00b      	beq.n	800dc46 <pvPortMalloc+0x17a>
	__asm volatile
 800dc2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc32:	f383 8811 	msr	BASEPRI, r3
 800dc36:	f3bf 8f6f 	isb	sy
 800dc3a:	f3bf 8f4f 	dsb	sy
 800dc3e:	60fb      	str	r3, [r7, #12]
}
 800dc40:	bf00      	nop
 800dc42:	bf00      	nop
 800dc44:	e7fd      	b.n	800dc42 <pvPortMalloc+0x176>
	return pvReturn;
 800dc46:	69fb      	ldr	r3, [r7, #28]
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3728      	adds	r7, #40	@ 0x28
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	200023e8 	.word	0x200023e8
 800dc54:	200023fc 	.word	0x200023fc
 800dc58:	200023ec 	.word	0x200023ec
 800dc5c:	200023e0 	.word	0x200023e0
 800dc60:	200023f0 	.word	0x200023f0
 800dc64:	200023f4 	.word	0x200023f4

0800dc68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b086      	sub	sp, #24
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d04f      	beq.n	800dd1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dc7a:	2308      	movs	r3, #8
 800dc7c:	425b      	negs	r3, r3
 800dc7e:	697a      	ldr	r2, [r7, #20]
 800dc80:	4413      	add	r3, r2
 800dc82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dc84:	697b      	ldr	r3, [r7, #20]
 800dc86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dc88:	693b      	ldr	r3, [r7, #16]
 800dc8a:	685a      	ldr	r2, [r3, #4]
 800dc8c:	4b25      	ldr	r3, [pc, #148]	@ (800dd24 <vPortFree+0xbc>)
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	4013      	ands	r3, r2
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d10b      	bne.n	800dcae <vPortFree+0x46>
	__asm volatile
 800dc96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc9a:	f383 8811 	msr	BASEPRI, r3
 800dc9e:	f3bf 8f6f 	isb	sy
 800dca2:	f3bf 8f4f 	dsb	sy
 800dca6:	60fb      	str	r3, [r7, #12]
}
 800dca8:	bf00      	nop
 800dcaa:	bf00      	nop
 800dcac:	e7fd      	b.n	800dcaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dcae:	693b      	ldr	r3, [r7, #16]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d00b      	beq.n	800dcce <vPortFree+0x66>
	__asm volatile
 800dcb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcba:	f383 8811 	msr	BASEPRI, r3
 800dcbe:	f3bf 8f6f 	isb	sy
 800dcc2:	f3bf 8f4f 	dsb	sy
 800dcc6:	60bb      	str	r3, [r7, #8]
}
 800dcc8:	bf00      	nop
 800dcca:	bf00      	nop
 800dccc:	e7fd      	b.n	800dcca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dcce:	693b      	ldr	r3, [r7, #16]
 800dcd0:	685a      	ldr	r2, [r3, #4]
 800dcd2:	4b14      	ldr	r3, [pc, #80]	@ (800dd24 <vPortFree+0xbc>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	4013      	ands	r3, r2
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d01e      	beq.n	800dd1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dcdc:	693b      	ldr	r3, [r7, #16]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d11a      	bne.n	800dd1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dce4:	693b      	ldr	r3, [r7, #16]
 800dce6:	685a      	ldr	r2, [r3, #4]
 800dce8:	4b0e      	ldr	r3, [pc, #56]	@ (800dd24 <vPortFree+0xbc>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	43db      	mvns	r3, r3
 800dcee:	401a      	ands	r2, r3
 800dcf0:	693b      	ldr	r3, [r7, #16]
 800dcf2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dcf4:	f7fe fc56 	bl	800c5a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	685a      	ldr	r2, [r3, #4]
 800dcfc:	4b0a      	ldr	r3, [pc, #40]	@ (800dd28 <vPortFree+0xc0>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	4413      	add	r3, r2
 800dd02:	4a09      	ldr	r2, [pc, #36]	@ (800dd28 <vPortFree+0xc0>)
 800dd04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dd06:	6938      	ldr	r0, [r7, #16]
 800dd08:	f000 f874 	bl	800ddf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dd0c:	4b07      	ldr	r3, [pc, #28]	@ (800dd2c <vPortFree+0xc4>)
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	3301      	adds	r3, #1
 800dd12:	4a06      	ldr	r2, [pc, #24]	@ (800dd2c <vPortFree+0xc4>)
 800dd14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dd16:	f7fe fc53 	bl	800c5c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dd1a:	bf00      	nop
 800dd1c:	3718      	adds	r7, #24
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}
 800dd22:	bf00      	nop
 800dd24:	200023fc 	.word	0x200023fc
 800dd28:	200023ec 	.word	0x200023ec
 800dd2c:	200023f8 	.word	0x200023f8

0800dd30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dd30:	b480      	push	{r7}
 800dd32:	b085      	sub	sp, #20
 800dd34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dd36:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800dd3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dd3c:	4b27      	ldr	r3, [pc, #156]	@ (800dddc <prvHeapInit+0xac>)
 800dd3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f003 0307 	and.w	r3, r3, #7
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d00c      	beq.n	800dd64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	3307      	adds	r3, #7
 800dd4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	f023 0307 	bic.w	r3, r3, #7
 800dd56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dd58:	68ba      	ldr	r2, [r7, #8]
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	1ad3      	subs	r3, r2, r3
 800dd5e:	4a1f      	ldr	r2, [pc, #124]	@ (800dddc <prvHeapInit+0xac>)
 800dd60:	4413      	add	r3, r2
 800dd62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dd68:	4a1d      	ldr	r2, [pc, #116]	@ (800dde0 <prvHeapInit+0xb0>)
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dd6e:	4b1c      	ldr	r3, [pc, #112]	@ (800dde0 <prvHeapInit+0xb0>)
 800dd70:	2200      	movs	r2, #0
 800dd72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	68ba      	ldr	r2, [r7, #8]
 800dd78:	4413      	add	r3, r2
 800dd7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dd7c:	2208      	movs	r2, #8
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	1a9b      	subs	r3, r3, r2
 800dd82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	f023 0307 	bic.w	r3, r3, #7
 800dd8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	4a15      	ldr	r2, [pc, #84]	@ (800dde4 <prvHeapInit+0xb4>)
 800dd90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dd92:	4b14      	ldr	r3, [pc, #80]	@ (800dde4 <prvHeapInit+0xb4>)
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	2200      	movs	r2, #0
 800dd98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dd9a:	4b12      	ldr	r3, [pc, #72]	@ (800dde4 <prvHeapInit+0xb4>)
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	68fa      	ldr	r2, [r7, #12]
 800ddaa:	1ad2      	subs	r2, r2, r3
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ddb0:	4b0c      	ldr	r3, [pc, #48]	@ (800dde4 <prvHeapInit+0xb4>)
 800ddb2:	681a      	ldr	r2, [r3, #0]
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	4a0a      	ldr	r2, [pc, #40]	@ (800dde8 <prvHeapInit+0xb8>)
 800ddbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	685b      	ldr	r3, [r3, #4]
 800ddc4:	4a09      	ldr	r2, [pc, #36]	@ (800ddec <prvHeapInit+0xbc>)
 800ddc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ddc8:	4b09      	ldr	r3, [pc, #36]	@ (800ddf0 <prvHeapInit+0xc0>)
 800ddca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ddce:	601a      	str	r2, [r3, #0]
}
 800ddd0:	bf00      	nop
 800ddd2:	3714      	adds	r7, #20
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr
 800dddc:	200017e0 	.word	0x200017e0
 800dde0:	200023e0 	.word	0x200023e0
 800dde4:	200023e8 	.word	0x200023e8
 800dde8:	200023f0 	.word	0x200023f0
 800ddec:	200023ec 	.word	0x200023ec
 800ddf0:	200023fc 	.word	0x200023fc

0800ddf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b085      	sub	sp, #20
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ddfc:	4b28      	ldr	r3, [pc, #160]	@ (800dea0 <prvInsertBlockIntoFreeList+0xac>)
 800ddfe:	60fb      	str	r3, [r7, #12]
 800de00:	e002      	b.n	800de08 <prvInsertBlockIntoFreeList+0x14>
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	60fb      	str	r3, [r7, #12]
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	687a      	ldr	r2, [r7, #4]
 800de0e:	429a      	cmp	r2, r3
 800de10:	d8f7      	bhi.n	800de02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	685b      	ldr	r3, [r3, #4]
 800de1a:	68ba      	ldr	r2, [r7, #8]
 800de1c:	4413      	add	r3, r2
 800de1e:	687a      	ldr	r2, [r7, #4]
 800de20:	429a      	cmp	r2, r3
 800de22:	d108      	bne.n	800de36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	685a      	ldr	r2, [r3, #4]
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	685b      	ldr	r3, [r3, #4]
 800de2c:	441a      	add	r2, r3
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	685b      	ldr	r3, [r3, #4]
 800de3e:	68ba      	ldr	r2, [r7, #8]
 800de40:	441a      	add	r2, r3
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	429a      	cmp	r2, r3
 800de48:	d118      	bne.n	800de7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	681a      	ldr	r2, [r3, #0]
 800de4e:	4b15      	ldr	r3, [pc, #84]	@ (800dea4 <prvInsertBlockIntoFreeList+0xb0>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	429a      	cmp	r2, r3
 800de54:	d00d      	beq.n	800de72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	685a      	ldr	r2, [r3, #4]
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	441a      	add	r2, r3
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	681a      	ldr	r2, [r3, #0]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	601a      	str	r2, [r3, #0]
 800de70:	e008      	b.n	800de84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800de72:	4b0c      	ldr	r3, [pc, #48]	@ (800dea4 <prvInsertBlockIntoFreeList+0xb0>)
 800de74:	681a      	ldr	r2, [r3, #0]
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	601a      	str	r2, [r3, #0]
 800de7a:	e003      	b.n	800de84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	681a      	ldr	r2, [r3, #0]
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800de84:	68fa      	ldr	r2, [r7, #12]
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	429a      	cmp	r2, r3
 800de8a:	d002      	beq.n	800de92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	687a      	ldr	r2, [r7, #4]
 800de90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800de92:	bf00      	nop
 800de94:	3714      	adds	r7, #20
 800de96:	46bd      	mov	sp, r7
 800de98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9c:	4770      	bx	lr
 800de9e:	bf00      	nop
 800dea0:	200023e0 	.word	0x200023e0
 800dea4:	200023e8 	.word	0x200023e8

0800dea8 <memset>:
 800dea8:	4402      	add	r2, r0
 800deaa:	4603      	mov	r3, r0
 800deac:	4293      	cmp	r3, r2
 800deae:	d100      	bne.n	800deb2 <memset+0xa>
 800deb0:	4770      	bx	lr
 800deb2:	f803 1b01 	strb.w	r1, [r3], #1
 800deb6:	e7f9      	b.n	800deac <memset+0x4>

0800deb8 <_reclaim_reent>:
 800deb8:	4b2d      	ldr	r3, [pc, #180]	@ (800df70 <_reclaim_reent+0xb8>)
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	4283      	cmp	r3, r0
 800debe:	b570      	push	{r4, r5, r6, lr}
 800dec0:	4604      	mov	r4, r0
 800dec2:	d053      	beq.n	800df6c <_reclaim_reent+0xb4>
 800dec4:	69c3      	ldr	r3, [r0, #28]
 800dec6:	b31b      	cbz	r3, 800df10 <_reclaim_reent+0x58>
 800dec8:	68db      	ldr	r3, [r3, #12]
 800deca:	b163      	cbz	r3, 800dee6 <_reclaim_reent+0x2e>
 800decc:	2500      	movs	r5, #0
 800dece:	69e3      	ldr	r3, [r4, #28]
 800ded0:	68db      	ldr	r3, [r3, #12]
 800ded2:	5959      	ldr	r1, [r3, r5]
 800ded4:	b9b1      	cbnz	r1, 800df04 <_reclaim_reent+0x4c>
 800ded6:	3504      	adds	r5, #4
 800ded8:	2d80      	cmp	r5, #128	@ 0x80
 800deda:	d1f8      	bne.n	800dece <_reclaim_reent+0x16>
 800dedc:	69e3      	ldr	r3, [r4, #28]
 800dede:	4620      	mov	r0, r4
 800dee0:	68d9      	ldr	r1, [r3, #12]
 800dee2:	f000 f881 	bl	800dfe8 <_free_r>
 800dee6:	69e3      	ldr	r3, [r4, #28]
 800dee8:	6819      	ldr	r1, [r3, #0]
 800deea:	b111      	cbz	r1, 800def2 <_reclaim_reent+0x3a>
 800deec:	4620      	mov	r0, r4
 800deee:	f000 f87b 	bl	800dfe8 <_free_r>
 800def2:	69e3      	ldr	r3, [r4, #28]
 800def4:	689d      	ldr	r5, [r3, #8]
 800def6:	b15d      	cbz	r5, 800df10 <_reclaim_reent+0x58>
 800def8:	4629      	mov	r1, r5
 800defa:	4620      	mov	r0, r4
 800defc:	682d      	ldr	r5, [r5, #0]
 800defe:	f000 f873 	bl	800dfe8 <_free_r>
 800df02:	e7f8      	b.n	800def6 <_reclaim_reent+0x3e>
 800df04:	680e      	ldr	r6, [r1, #0]
 800df06:	4620      	mov	r0, r4
 800df08:	f000 f86e 	bl	800dfe8 <_free_r>
 800df0c:	4631      	mov	r1, r6
 800df0e:	e7e1      	b.n	800ded4 <_reclaim_reent+0x1c>
 800df10:	6961      	ldr	r1, [r4, #20]
 800df12:	b111      	cbz	r1, 800df1a <_reclaim_reent+0x62>
 800df14:	4620      	mov	r0, r4
 800df16:	f000 f867 	bl	800dfe8 <_free_r>
 800df1a:	69e1      	ldr	r1, [r4, #28]
 800df1c:	b111      	cbz	r1, 800df24 <_reclaim_reent+0x6c>
 800df1e:	4620      	mov	r0, r4
 800df20:	f000 f862 	bl	800dfe8 <_free_r>
 800df24:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800df26:	b111      	cbz	r1, 800df2e <_reclaim_reent+0x76>
 800df28:	4620      	mov	r0, r4
 800df2a:	f000 f85d 	bl	800dfe8 <_free_r>
 800df2e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df30:	b111      	cbz	r1, 800df38 <_reclaim_reent+0x80>
 800df32:	4620      	mov	r0, r4
 800df34:	f000 f858 	bl	800dfe8 <_free_r>
 800df38:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800df3a:	b111      	cbz	r1, 800df42 <_reclaim_reent+0x8a>
 800df3c:	4620      	mov	r0, r4
 800df3e:	f000 f853 	bl	800dfe8 <_free_r>
 800df42:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800df44:	b111      	cbz	r1, 800df4c <_reclaim_reent+0x94>
 800df46:	4620      	mov	r0, r4
 800df48:	f000 f84e 	bl	800dfe8 <_free_r>
 800df4c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800df4e:	b111      	cbz	r1, 800df56 <_reclaim_reent+0x9e>
 800df50:	4620      	mov	r0, r4
 800df52:	f000 f849 	bl	800dfe8 <_free_r>
 800df56:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800df58:	b111      	cbz	r1, 800df60 <_reclaim_reent+0xa8>
 800df5a:	4620      	mov	r0, r4
 800df5c:	f000 f844 	bl	800dfe8 <_free_r>
 800df60:	6a23      	ldr	r3, [r4, #32]
 800df62:	b11b      	cbz	r3, 800df6c <_reclaim_reent+0xb4>
 800df64:	4620      	mov	r0, r4
 800df66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800df6a:	4718      	bx	r3
 800df6c:	bd70      	pop	{r4, r5, r6, pc}
 800df6e:	bf00      	nop
 800df70:	20000290 	.word	0x20000290

0800df74 <__errno>:
 800df74:	4b01      	ldr	r3, [pc, #4]	@ (800df7c <__errno+0x8>)
 800df76:	6818      	ldr	r0, [r3, #0]
 800df78:	4770      	bx	lr
 800df7a:	bf00      	nop
 800df7c:	20000290 	.word	0x20000290

0800df80 <__libc_init_array>:
 800df80:	b570      	push	{r4, r5, r6, lr}
 800df82:	4d0d      	ldr	r5, [pc, #52]	@ (800dfb8 <__libc_init_array+0x38>)
 800df84:	4c0d      	ldr	r4, [pc, #52]	@ (800dfbc <__libc_init_array+0x3c>)
 800df86:	1b64      	subs	r4, r4, r5
 800df88:	10a4      	asrs	r4, r4, #2
 800df8a:	2600      	movs	r6, #0
 800df8c:	42a6      	cmp	r6, r4
 800df8e:	d109      	bne.n	800dfa4 <__libc_init_array+0x24>
 800df90:	4d0b      	ldr	r5, [pc, #44]	@ (800dfc0 <__libc_init_array+0x40>)
 800df92:	4c0c      	ldr	r4, [pc, #48]	@ (800dfc4 <__libc_init_array+0x44>)
 800df94:	f000 f8a0 	bl	800e0d8 <_init>
 800df98:	1b64      	subs	r4, r4, r5
 800df9a:	10a4      	asrs	r4, r4, #2
 800df9c:	2600      	movs	r6, #0
 800df9e:	42a6      	cmp	r6, r4
 800dfa0:	d105      	bne.n	800dfae <__libc_init_array+0x2e>
 800dfa2:	bd70      	pop	{r4, r5, r6, pc}
 800dfa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfa8:	4798      	blx	r3
 800dfaa:	3601      	adds	r6, #1
 800dfac:	e7ee      	b.n	800df8c <__libc_init_array+0xc>
 800dfae:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfb2:	4798      	blx	r3
 800dfb4:	3601      	adds	r6, #1
 800dfb6:	e7f2      	b.n	800df9e <__libc_init_array+0x1e>
 800dfb8:	0800e27c 	.word	0x0800e27c
 800dfbc:	0800e27c 	.word	0x0800e27c
 800dfc0:	0800e27c 	.word	0x0800e27c
 800dfc4:	0800e280 	.word	0x0800e280

0800dfc8 <__retarget_lock_acquire_recursive>:
 800dfc8:	4770      	bx	lr

0800dfca <__retarget_lock_release_recursive>:
 800dfca:	4770      	bx	lr

0800dfcc <memcpy>:
 800dfcc:	440a      	add	r2, r1
 800dfce:	4291      	cmp	r1, r2
 800dfd0:	f100 33ff 	add.w	r3, r0, #4294967295
 800dfd4:	d100      	bne.n	800dfd8 <memcpy+0xc>
 800dfd6:	4770      	bx	lr
 800dfd8:	b510      	push	{r4, lr}
 800dfda:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfde:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dfe2:	4291      	cmp	r1, r2
 800dfe4:	d1f9      	bne.n	800dfda <memcpy+0xe>
 800dfe6:	bd10      	pop	{r4, pc}

0800dfe8 <_free_r>:
 800dfe8:	b538      	push	{r3, r4, r5, lr}
 800dfea:	4605      	mov	r5, r0
 800dfec:	2900      	cmp	r1, #0
 800dfee:	d041      	beq.n	800e074 <_free_r+0x8c>
 800dff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dff4:	1f0c      	subs	r4, r1, #4
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	bfb8      	it	lt
 800dffa:	18e4      	addlt	r4, r4, r3
 800dffc:	f000 f83e 	bl	800e07c <__malloc_lock>
 800e000:	4a1d      	ldr	r2, [pc, #116]	@ (800e078 <_free_r+0x90>)
 800e002:	6813      	ldr	r3, [r2, #0]
 800e004:	b933      	cbnz	r3, 800e014 <_free_r+0x2c>
 800e006:	6063      	str	r3, [r4, #4]
 800e008:	6014      	str	r4, [r2, #0]
 800e00a:	4628      	mov	r0, r5
 800e00c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e010:	f000 b83a 	b.w	800e088 <__malloc_unlock>
 800e014:	42a3      	cmp	r3, r4
 800e016:	d908      	bls.n	800e02a <_free_r+0x42>
 800e018:	6820      	ldr	r0, [r4, #0]
 800e01a:	1821      	adds	r1, r4, r0
 800e01c:	428b      	cmp	r3, r1
 800e01e:	bf01      	itttt	eq
 800e020:	6819      	ldreq	r1, [r3, #0]
 800e022:	685b      	ldreq	r3, [r3, #4]
 800e024:	1809      	addeq	r1, r1, r0
 800e026:	6021      	streq	r1, [r4, #0]
 800e028:	e7ed      	b.n	800e006 <_free_r+0x1e>
 800e02a:	461a      	mov	r2, r3
 800e02c:	685b      	ldr	r3, [r3, #4]
 800e02e:	b10b      	cbz	r3, 800e034 <_free_r+0x4c>
 800e030:	42a3      	cmp	r3, r4
 800e032:	d9fa      	bls.n	800e02a <_free_r+0x42>
 800e034:	6811      	ldr	r1, [r2, #0]
 800e036:	1850      	adds	r0, r2, r1
 800e038:	42a0      	cmp	r0, r4
 800e03a:	d10b      	bne.n	800e054 <_free_r+0x6c>
 800e03c:	6820      	ldr	r0, [r4, #0]
 800e03e:	4401      	add	r1, r0
 800e040:	1850      	adds	r0, r2, r1
 800e042:	4283      	cmp	r3, r0
 800e044:	6011      	str	r1, [r2, #0]
 800e046:	d1e0      	bne.n	800e00a <_free_r+0x22>
 800e048:	6818      	ldr	r0, [r3, #0]
 800e04a:	685b      	ldr	r3, [r3, #4]
 800e04c:	6053      	str	r3, [r2, #4]
 800e04e:	4408      	add	r0, r1
 800e050:	6010      	str	r0, [r2, #0]
 800e052:	e7da      	b.n	800e00a <_free_r+0x22>
 800e054:	d902      	bls.n	800e05c <_free_r+0x74>
 800e056:	230c      	movs	r3, #12
 800e058:	602b      	str	r3, [r5, #0]
 800e05a:	e7d6      	b.n	800e00a <_free_r+0x22>
 800e05c:	6820      	ldr	r0, [r4, #0]
 800e05e:	1821      	adds	r1, r4, r0
 800e060:	428b      	cmp	r3, r1
 800e062:	bf04      	itt	eq
 800e064:	6819      	ldreq	r1, [r3, #0]
 800e066:	685b      	ldreq	r3, [r3, #4]
 800e068:	6063      	str	r3, [r4, #4]
 800e06a:	bf04      	itt	eq
 800e06c:	1809      	addeq	r1, r1, r0
 800e06e:	6021      	streq	r1, [r4, #0]
 800e070:	6054      	str	r4, [r2, #4]
 800e072:	e7ca      	b.n	800e00a <_free_r+0x22>
 800e074:	bd38      	pop	{r3, r4, r5, pc}
 800e076:	bf00      	nop
 800e078:	2000253c 	.word	0x2000253c

0800e07c <__malloc_lock>:
 800e07c:	4801      	ldr	r0, [pc, #4]	@ (800e084 <__malloc_lock+0x8>)
 800e07e:	f7ff bfa3 	b.w	800dfc8 <__retarget_lock_acquire_recursive>
 800e082:	bf00      	nop
 800e084:	20002538 	.word	0x20002538

0800e088 <__malloc_unlock>:
 800e088:	4801      	ldr	r0, [pc, #4]	@ (800e090 <__malloc_unlock+0x8>)
 800e08a:	f7ff bf9e 	b.w	800dfca <__retarget_lock_release_recursive>
 800e08e:	bf00      	nop
 800e090:	20002538 	.word	0x20002538

0800e094 <sqrtf>:
 800e094:	b508      	push	{r3, lr}
 800e096:	ed2d 8b02 	vpush	{d8}
 800e09a:	eeb0 8a40 	vmov.f32	s16, s0
 800e09e:	f000 f817 	bl	800e0d0 <__ieee754_sqrtf>
 800e0a2:	eeb4 8a48 	vcmp.f32	s16, s16
 800e0a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0aa:	d60c      	bvs.n	800e0c6 <sqrtf+0x32>
 800e0ac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e0cc <sqrtf+0x38>
 800e0b0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e0b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0b8:	d505      	bpl.n	800e0c6 <sqrtf+0x32>
 800e0ba:	f7ff ff5b 	bl	800df74 <__errno>
 800e0be:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e0c2:	2321      	movs	r3, #33	@ 0x21
 800e0c4:	6003      	str	r3, [r0, #0]
 800e0c6:	ecbd 8b02 	vpop	{d8}
 800e0ca:	bd08      	pop	{r3, pc}
 800e0cc:	00000000 	.word	0x00000000

0800e0d0 <__ieee754_sqrtf>:
 800e0d0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e0d4:	4770      	bx	lr
	...

0800e0d8 <_init>:
 800e0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0da:	bf00      	nop
 800e0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0de:	bc08      	pop	{r3}
 800e0e0:	469e      	mov	lr, r3
 800e0e2:	4770      	bx	lr

0800e0e4 <_fini>:
 800e0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0e6:	bf00      	nop
 800e0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ea:	bc08      	pop	{r3}
 800e0ec:	469e      	mov	lr, r3
 800e0ee:	4770      	bx	lr
