#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 26 09:19:27 2020
# Process ID: 9324
# Current directory: D:/Boards/MA703/04_example_PCIE/CH01_PCIE_Base/FPGA/pcie_system/uisrc/uixdmairq/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8288 D:\Boards\MA703\04_example_PCIE\CH01_PCIE_Base\FPGA\pcie_system\uisrc\uixdmairq\project_1\project_1.xpr
# Log file: D:/Boards/MA703/04_example_PCIE/CH01_PCIE_Base/FPGA/pcie_system/uisrc/uixdmairq/project_1/vivado.log
# Journal file: D:/Boards/MA703/04_example_PCIE/CH01_PCIE_Base/FPGA/pcie_system/uisrc/uixdmairq/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Boards/MA703/04_example_PCIE/CH01_PCIE_Base/FPGA/pcie_system/uisrc/uixdmairq/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Boards/MA703/04_example_PCIE/CH01_PCIE_Base/FPGA/pcie_system/uisrc/uixdmairq/project_1'
INFO: [Project 1-313] Project file moved from 'D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/boards/ma703/04_example_pcie/ch07_fdma_hdmi/fpga_prj/uisrc/03_ip/uixdmairq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 859.719 ; gain = 193.344
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\boards\ma703\04_example_pcie\ch07_fdma_hdmi\fpga_prj\uisrc\03_ip\uixdmairq\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/boards/ma703/04_example_pcie/ch07_fdma_hdmi/fpga_prj/uisrc/03_ip/uixdmairq/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/boards/ma703/04_example_pcie/ch07_fdma_hdmi/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Boards/MA703/04_example_PCIE/CH01_PCIE_Base/FPGA/pcie_system/uisrc/uixdmairq/uixdmairq.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/boards/ma703/04_example_pcie/ch07_fdma_hdmi/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Boards/MA703/04_example_PCIE/CH01_PCIE_Base/FPGA/pcie_system/uisrc/uixdmairq/uixdmairq.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
export_ip_user_files -of_objects  [get_files D:/boards/ma703/04_example_pcie/ch07_fdma_hdmi/fpga_prj/uisrc/03_ip/uixdmairq/component.xml] -no_script -reset -force -quiet
remove_files  D:/boards/ma703/04_example_pcie/ch07_fdma_hdmi/fpga_prj/uisrc/03_ip/uixdmairq/component.xml
ipx::package_project -root_dir d:/boards/ma703/04_example_pcie/ch01_pcie_base/fpga/pcie_system/uisrc/uixdmairq -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
