VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/iwls05_i2c.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: iwls05_i2c

# Loading Architecture Description
# Loading Architecture Description took 0.37 seconds (max_rss 80.6 MiB, delta_rss +65.1 MiB)

Timing analysis: ON
Circuit netlist file: iwls05_i2c.net
Circuit placement file: iwls05_i2c.place
Circuit routing file: iwls05_i2c.route
Circuit SDC file: iwls05_i2c.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 4.01 seconds (max_rss 954.6 MiB, delta_rss +873.9 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/iwls05_i2c.blif
# Load circuit
Found constant-zero generator 'po010'
Found constant-zero generator 'po012'
Found constant-one generator 'po014'
# Load circuit took 0.01 seconds (max_rss 954.6 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 14 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 128
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 128
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 954.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 954.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 954.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 571
    .input :     147
    .output:     144
    0-LUT  :       3
    6-LUT  :     277
  Nets  : 427
    Avg Fanout:     3.3
    Max Fanout:    82.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1856
  Timing Graph Edges: 2714
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 954.6 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'iwls05_i2c.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 954.6 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/iwls05_i2c.blif'.

After removing unused inputs...
	total blocks: 571, total nets: 427, total inputs: 147, total outputs: 144
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    22/571       3%                            2     7 x 5     
    44/571       7%                            3     7 x 5     
    66/571      11%                            4     8 x 6     
    88/571      15%                            5     8 x 6     
   110/571      19%                            6     8 x 6     
   132/571      23%                            7     9 x 7     
   154/571      26%                            8     9 x 7     
   176/571      30%                            9    10 x 7     
   198/571      34%                           11    10 x 7     
   220/571      38%                           12    10 x 7     
   242/571      42%                           13    11 x 8     
   264/571      46%                           14    11 x 8     
   286/571      50%                           24    11 x 8     
   308/571      53%                           46    12 x 9     
   330/571      57%                           68    16 x 12    
   352/571      61%                           90    19 x 14    
   374/571      65%                          112    22 x 16    
   396/571      69%                          134    25 x 19    
   418/571      73%                          156    28 x 21    
   440/571      77%                          178    31 x 23    
   462/571      80%                          200    35 x 26    
   484/571      84%                          222    38 x 28    
   506/571      88%                          244    41 x 30    
   528/571      92%                          266    44 x 33    
   550/571      96%                          288    47 x 35    
Incr Slack updates 1 in 1.4787e-05 sec
Full Max Req/Worst Slack updates 1 in 3.275e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.5596e-05 sec
FPGA sized to 50 x 37 (auto)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.01 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        291                               0.494845                     0.505155   
       PLL          0                                      0                            0   
       LAB         19                                23.1053                      9.94737   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 91 out of 427 nets, 336 nets not absorbed.

Netlist conversion complete.

# Packing took 0.41 seconds (max_rss 954.6 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'iwls05_i2c.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.039897 seconds).
Warning 3: Treated 3 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 981.0 MiB, delta_rss +26.4 MiB)
Warning 4: Netlist contains 3 global net to non-global architecture pin connections
Warning 5: Logic block #16 (po010) has only 1 output pin 'po010.data_out[6]'. It may be a constant generator.
Warning 6: Logic block #17 (po012) has only 1 output pin 'po012.data_out[6]'. It may be a constant generator.
Warning 7: Logic block #18 (po014) has only 1 output pin 'po014.data_out[6]'. It may be a constant generator.

Pb types usage...
  io         : 291
   pad       : 291
    inpad    : 147
    outpad   : 144
  LAB        : 19
   alm       : 149
    lut      : 280
     lut6    : 280
      lut    : 280

# Create Device
## Build Device Grid
FPGA sized to 50 x 37: 1850 grid tiles (auto)

Resource usage...
	Netlist
		291	blocks of type: io
	Architecture
		292	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		19	blocks of type: LAB
	Architecture
		1353	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		16	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		66	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		4	blocks of type: M144K

Device Utilization: 0.09 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 981.0 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:229391
OPIN->CHANX/CHANY edge count before creating direct connections: 1196288
OPIN->CHANX/CHANY edge count after creating direct connections: 1259399
CHAN->CHAN type edge count:3418366
## Build routing resource graph took 2.69 seconds (max_rss 1116.2 MiB, delta_rss +135.2 MiB)
  RR Graph Nodes: 500728
  RR Graph Edges: 4907156
# Create Device took 2.75 seconds (max_rss 1116.2 MiB, delta_rss +135.2 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 14.24 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 14.24 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 5.52 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 5.53 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)

There are 580 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 10748

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 42.9939 td_cost: 2.9533e-07
Initial placement estimated Critical Path Delay (CPD): 9.84644 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1044.98 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -9.84644 ns

Initial placement estimated setup slack histogram:
[ -9.8e-09: -9.3e-09)  1 (  0.7%) |*
[ -9.3e-09: -8.8e-09)  5 (  3.5%) |******
[ -8.8e-09: -8.3e-09) 17 ( 12.1%) |********************
[ -8.3e-09: -7.8e-09) 34 ( 24.1%) |*****************************************
[ -7.8e-09: -7.2e-09) 40 ( 28.4%) |************************************************
[ -7.2e-09: -6.7e-09) 11 (  7.8%) |*************
[ -6.7e-09: -6.2e-09) 18 ( 12.8%) |**********************
[ -6.2e-09: -5.7e-09)  3 (  2.1%) |****
[ -5.7e-09: -5.1e-09)  6 (  4.3%) |*******
[ -5.1e-09: -4.6e-09)  6 (  4.3%) |*******
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1048
Warning 8: Starting t: 95 of 310 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.9e-04   0.939      36.58 2.5391e-07   9.846  -1.04e+03   -9.846   0.469  0.0247   49.0     1.00      1048  0.200
   2    0.0 3.7e-04   0.974      34.69 2.8305e-07   8.235  -1.01e+03   -8.235   0.426  0.0129   49.0     1.00      2096  0.950
   3    0.0 3.5e-04   0.983      33.47 2.6489e-07   8.361       -994   -8.361   0.347  0.0087   48.3     1.10      3144  0.950
   4    0.0 3.3e-04   0.996      33.10 2.3374e-07   8.381       -995   -8.381   0.340  0.0024   43.8     1.76      4192  0.950
   5    0.0 3.2e-04   0.992      32.96 2.0547e-07   8.395       -990   -8.395   0.362  0.0036   39.4     2.40      5240  0.950
   6    0.0 3.0e-04   0.990      32.66 1.9553e-07   8.249       -994   -8.249   0.344  0.0060   36.3     2.85      6288  0.950
   7    0.0 2.8e-04   0.989      32.09 1.7339e-07   8.357     -1e+03   -8.357   0.372  0.0076   32.9     3.35      7336  0.950
   8    0.0 2.7e-04   0.993      31.82 1.6869e-07   8.207       -981   -8.207   0.389  0.0056   30.6     3.68      8384  0.950
   9    0.0 2.6e-04   0.990      31.47 1.6344e-07   8.130       -978   -8.130   0.351  0.0054   29.1     3.91      9432  0.950
  10    0.0 2.4e-04   0.989      30.86 1.7045e-07   7.870       -973   -7.870   0.361  0.0062   26.5     4.28     10480  0.950
  11    0.0 2.3e-04   0.995      30.54 1.5029e-07   8.025       -972   -8.025   0.336  0.0030   24.4     4.59     11528  0.950
  12    0.0 2.2e-04   0.995      30.40 1.4551e-07   7.987       -974   -7.987   0.385  0.0020   21.9     4.96     12576  0.950
  13    0.0 2.1e-04   0.988      30.33 1.4151e-07   7.903       -956   -7.903   0.385  0.0047   20.6     5.14     13624  0.950
  14    0.0 2.0e-04   0.994      30.12 1.299e-07    7.984       -962   -7.984   0.314  0.0025   19.5     5.30     14672  0.950
  15    0.0 1.9e-04   0.992      29.69 1.2746e-07   7.984       -968   -7.984   0.339  0.0061   17.1     5.66     15720  0.950
  16    0.0 1.8e-04   0.992      29.31 1.2809e-07   7.895       -964   -7.895   0.275  0.0038   15.3     5.91     16768  0.950
  17    0.0 1.7e-04   0.995      29.36 1.2298e-07   7.869       -965   -7.869   0.298  0.0031   12.8     6.28     17816  0.950
  18    0.0 1.6e-04   0.995      29.26 1.0899e-07   8.000       -965   -8.000   0.284  0.0026   11.0     6.55     18864  0.950
  19    0.0 1.5e-04   0.992      29.06 1.0394e-07   7.983       -965   -7.983   0.294  0.0030    9.3     6.79     19912  0.950
  20    0.0 1.5e-04   0.993      28.99 1.097e-07    7.865       -959   -7.865   0.293  0.0036    7.9     6.99     20960  0.950
  21    0.0 1.4e-04   0.994      28.78 1.0096e-07   7.931       -958   -7.931   0.320  0.0057    6.7     7.16     22008  0.950
  22    0.0 1.3e-04   0.993      28.48 1.0516e-07   7.832       -956   -7.832   0.316  0.0032    5.9     7.28     23056  0.950
  23    0.0 1.3e-04   0.995      28.45 1.0837e-07   7.766       -952   -7.766   0.314  0.0041    5.2     7.39     24104  0.950
  24    0.0 1.2e-04   0.995      28.30 9.8084e-08   7.842       -944   -7.842   0.283  0.0023    4.5     7.48     25152  0.950
  25    0.0 1.1e-04   0.992      28.07 9.6951e-08   7.814       -942   -7.814   0.317  0.0041    3.8     7.59     26200  0.950
  26    0.0 1.1e-04   0.996      27.90 1.0604e-07   7.710       -940   -7.710   0.297  0.0021    3.4     7.66     27248  0.950
  27    0.0 1.0e-04   0.998      27.85 1.0465e-07   7.693       -938   -7.693   0.287  0.0010    2.9     7.73     28296  0.950
  28    0.0 9.7e-05   0.999      27.83 1.083e-07    7.648       -940   -7.648   0.330  0.0005    2.4     7.79     29344  0.950
  29    0.0 9.2e-05   0.998      27.83 9.7683e-08   7.763       -945   -7.763   0.281  0.0008    2.2     7.83     30392  0.950
  30    0.0 8.8e-05   0.998      27.81 1.0174e-07   7.693       -940   -7.693   0.291  0.0011    1.8     7.88     31440  0.950
  31    0.0 8.3e-05   0.999      27.74 1.0328e-07   7.674       -940   -7.674   0.280  0.0011    1.6     7.92     32488  0.950
  32    0.0 7.9e-05   0.999      27.74 1.0025e-07   7.695       -939   -7.695   0.287  0.0004    1.3     7.96     33536  0.950
  33    0.0 7.5e-05   0.999      27.75 1.0552e-07   7.646       -941   -7.646   0.268  0.0004    1.1     7.98     34584  0.950
  34    0.0 7.1e-05   0.999      27.71 9.6586e-08   7.727       -942   -7.727   0.302  0.0006    1.0     8.00     35632  0.950
  35    0.0 6.8e-05   0.999      27.65 1.028e-07    7.677       -943   -7.677   0.271  0.0008    1.0     8.00     36680  0.950
  36    0.0 6.4e-05   0.999      27.63 1.007e-07    7.695       -942   -7.695   0.274  0.0003    1.0     8.00     37728  0.950
  37    0.0 6.1e-05   0.999      27.63 1.0114e-07   7.695       -943   -7.695   0.264  0.0007    1.0     8.00     38776  0.950
  38    0.0 5.8e-05   0.998      27.62 1.0722e-07   7.634       -942   -7.634   0.260  0.0008    1.0     8.00     39824  0.950
  39    0.0 5.5e-05   1.000      27.61 1.0334e-07   7.653       -940   -7.653   0.235  0.0002    1.0     8.00     40872  0.950
  40    0.0 5.2e-05   1.000      27.60 1.0379e-07   7.655       -943   -7.655   0.239  0.0003    1.0     8.00     41920  0.950
  41    0.0 5.0e-05   0.999      27.57 9.7457e-08   7.713       -941   -7.713   0.234  0.0004    1.0     8.00     42968  0.950
  42    0.0 4.7e-05   0.999      27.57 9.6986e-08   7.713       -941   -7.713   0.216  0.0004    1.0     8.00     44016  0.950
  43    0.0 4.5e-05   1.000      27.58 9.6122e-08   7.713       -940   -7.713   0.201  0.0002    1.0     8.00     45064  0.950
  44    0.0 4.3e-05   0.999      27.55 9.8414e-08   7.688       -939   -7.688   0.202  0.0002    1.0     8.00     46112  0.950
  45    0.0 4.1e-05   1.000      27.57 9.8771e-08   7.688       -942   -7.688   0.199  0.0002    1.0     8.00     47160  0.950
  46    0.0 3.9e-05   0.999      27.59 9.8683e-08   7.688       -941   -7.688   0.214  0.0005    1.0     8.00     48208  0.950
  47    0.0 3.7e-05   1.000      27.57 9.755e-08    7.695       -940   -7.695   0.178  0.0003    1.0     8.00     49256  0.950
  48    0.0 3.5e-05   1.000      27.55 9.8623e-08   7.688       -941   -7.688   0.196  0.0002    1.0     8.00     50304  0.950
  49    0.0 3.3e-05   1.000      27.55 9.7845e-08   7.695       -941   -7.695   0.181  0.0001    1.0     8.00     51352  0.950
  50    0.0 3.1e-05   0.999      27.54 9.7564e-08   7.695       -941   -7.695   0.159  0.0003    1.0     8.00     52400  0.950
  51    0.0 3.0e-05   1.000      27.53 9.7228e-08   7.695       -941   -7.695   0.163  0.0002    1.0     8.00     53448  0.950
  52    0.0 2.8e-05   1.000      27.53 9.804e-08    7.688       -941   -7.688   0.159  0.0001    1.0     8.00     54496  0.950
  53    0.0 2.7e-05   1.000      27.53 9.7998e-08   7.688       -940   -7.688   0.152  0.0002    1.0     8.00     55544  0.950
  54    0.0 2.6e-05   1.000      27.55 9.8816e-08   7.674       -939   -7.674   0.135  0.0002    1.0     8.00     56592  0.950
  55    0.0 2.0e-05   1.000      27.56 9.8139e-08   7.688       -943   -7.688   0.142  0.0002    1.0     8.00     57640  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=27.5583, TD costs=9.81427e-08, CPD=  7.688 (ns) 
  56    0.0 1.6e-05   1.000      27.56 9.8075e-08   7.688       -942   -7.688   0.103  0.0002    1.0     8.00     58688  0.800
  57    0.0 0.0e+00   1.000      27.56 9.8036e-08   7.688       -943   -7.688   0.048  0.0001    1.0     8.00     59736  0.800
## Placement Quench took 0.00 seconds (max_rss 1116.2 MiB)
post-quench CPD = 7.67373 (ns) 

BB estimate of min-dist (placement) wire length: 6888

Completed placement consistency check successfully.

Swaps called: 60046

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.67373 ns, Fmax: 130.315 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.67373 ns
Placement estimated setup Total Negative Slack (sTNS): -941.982 ns

Placement estimated setup slack histogram:
[ -7.7e-09: -7.4e-09) 21 ( 14.9%) |***********************
[ -7.4e-09:   -7e-09) 31 ( 22.0%) |**********************************
[   -7e-09: -6.7e-09) 44 ( 31.2%) |************************************************
[ -6.7e-09: -6.4e-09)  9 (  6.4%) |**********
[ -6.4e-09: -6.1e-09) 13 (  9.2%) |**************
[ -6.1e-09: -5.8e-09)  5 (  3.5%) |*****
[ -5.8e-09: -5.5e-09)  4 (  2.8%) |****
[ -5.5e-09: -5.1e-09)  0 (  0.0%) |
[ -5.1e-09: -4.8e-09)  0 (  0.0%) |
[ -4.8e-09: -4.5e-09) 14 (  9.9%) |***************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999445, bb_cost: 27.5532, td_cost: 9.91491e-08, 

Placement resource usage:
  io  implemented as io : 291
  LAB implemented as LAB: 19

Placement number of temperatures: 57
Placement total # of swap attempts: 60046
	Swaps accepted: 16403 (27.3 %)
	Swaps rejected: 39339 (65.5 %)
	Swaps aborted:  4304 ( 7.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.34            25.48           74.52          0.00         
                   Median                 22.81            28.91           60.19          10.90        
                   Centroid               22.82            29.60           61.16          9.24         
                   W. Centroid            23.30            30.48           60.11          9.41         
                   W. Median              0.42             7.06            75.69          17.25        
                   Crit. Uniform          0.28             6.02            93.98          0.00         
                   Feasible Region        0.22             5.19            90.37          4.44         

LAB                Uniform                1.53             13.96           86.04          0.00         
                   Median                 1.57             5.29            76.51          18.20        
                   Centroid               1.64             18.58           81.42          0.00         
                   W. Centroid            1.47             17.71           82.29          0.00         
                   W. Median              0.03             0.00            63.16          36.84        
                   Crit. Uniform          0.27             0.00            100.00         0.00         
                   Feasible Region        0.29             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000452084 seconds (0.000412588 STA, 3.9496e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0299651 seconds (0.027789 STA, 0.00217617 slack) (59 full updates: 59 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.10 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   3 (  0.5%) |*
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)  14 (  2.4%) |***
[      0.7:      0.8)  58 (  9.9%) |***********
[      0.8:      0.9) 259 ( 44.4%) |***********************************************
[      0.9:        1) 249 ( 42.7%) |*********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  499813     333     580     295 ( 0.059%)    9209 ( 1.1%)    8.074     -979.9     -8.074      0.000      0.000      N/A
Incr Slack updates 59 in 0.000723284 sec
Full Max Req/Worst Slack updates 33 in 7.6578e-05 sec
Incr Max Req/Worst Slack updates 26 in 7.0536e-05 sec
Incr Criticality updates 11 in 0.000239245 sec
Full Criticality updates 48 in 0.000869677 sec
   2    0.0     0.5   10  263546     187     401     118 ( 0.024%)    9146 ( 1.1%)    8.074     -981.1     -8.074      0.000      0.000      N/A
   3    0.0     0.6    0  117915     110     279      87 ( 0.017%)    9262 ( 1.1%)    8.079     -981.4     -8.079      0.000      0.000      N/A
   4    0.0     0.8    0   73411      81     230      31 ( 0.006%)    9175 ( 1.1%)    8.081     -984.1     -8.081      0.000      0.000      N/A
   5    0.0     1.1    0   37741      38     107      20 ( 0.004%)    9254 ( 1.1%)    8.081     -984.3     -8.081      0.000      0.000      N/A
   6    0.0     1.4    0   22677      31      88      11 ( 0.002%)    9222 ( 1.1%)    8.081     -984.0     -8.081      0.000      0.000      N/A
   7    0.0     1.9    0   23066      18      59       6 ( 0.001%)    9222 ( 1.1%)    8.081     -984.3     -8.081      0.000      0.000      N/A
   8    0.0     2.4    0    7225       9      30       5 ( 0.001%)    9233 ( 1.1%)    8.081     -984.2     -8.081      0.000      0.000      N/A
   9    0.0     3.1    0    9598       7      34       1 ( 0.000%)    9249 ( 1.1%)    8.081     -984.3     -8.081      0.000      0.000      N/A
  10    0.0     4.1    0    1553       2      14       1 ( 0.000%)    9249 ( 1.1%)    8.081     -984.2     -8.081      0.000      0.000       10
  11    0.0     5.3    0    8541       3      21       1 ( 0.000%)    9249 ( 1.1%)    8.081     -984.3     -8.081      0.000      0.000       10
  12    0.0     6.9    0    6476       1       8       1 ( 0.000%)    9249 ( 1.1%)    8.081     -984.3     -8.081      0.000      0.000       10
  13    0.0     9.0    0    1476       1      12       0 ( 0.000%)    9249 ( 1.1%)    8.081     -985.7     -8.081      0.000      0.000       11
Restoring best routing
Critical path: 8.08066 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   3 (  0.5%) |*
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   6 (  1.0%) |*
[      0.6:      0.7)  23 (  3.9%) |*****
[      0.7:      0.8) 111 ( 19.0%) |**********************
[      0.8:      0.9) 202 ( 34.6%) |****************************************
[      0.9:        1) 238 ( 40.8%) |***********************************************
Router Stats: total_nets_routed: 821 total_connections_routed: 1863 total_heap_pushes: 1073038 total_heap_pops: 188837 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 1073038 total_external_heap_pops: 188837 total_external_SOURCE_pushes: 1863 total_external_SOURCE_pops: 1345 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1863 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1863 total_external_SINK_pushes: 16889 total_external_SINK_pops: 16347 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 17342 total_external_IPIN_pops: 16895 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 21456 total_external_OPIN_pops: 19669 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1058 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1058 total_external_CHANX_pushes: 497601 total_external_CHANX_pops: 67903 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 2729 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 2729 total_external_CHANY_pushes: 517887 total_external_CHANY_pops: 66678 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 3944 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 3944 total_number_of_adding_all_rt: 14422 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.12 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 148735523
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
Found 1005 mismatches between routing and packing results.
Fixed 436 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1116.2 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        291                               0.494845                     0.505155   
       PLL          0                                      0                            0   
       LAB         19                                23.1053                      9.94737   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 91 out of 427 nets, 336 nets not absorbed.


Average number of bends per net: 1.88889  Maximum # of bends: 15

Number of global nets: 3
Number of routed nets (nonglobal): 333
Wire length results (in units of 1 clb segments)...
	Total wirelength: 9249, average net length: 27.7748
	Maximum net length: 198

Wire length results in terms of physical segments...
	Total wiring segments used: 1613, average wire segments per net: 4.84384
	Maximum segments used by a net: 29
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 12

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    2 (  0.1%) |
[        0:      0.1) 3526 ( 99.9%) |**********************************************
Maximum routing channel utilization:       0.1 at (36,19)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      12   4.160      250
                         1       9   3.520      250
                         2       3   0.540      250
                         3       3   1.020      250
                         4       3   0.260      250
                         5       3   0.340      250
                         6       3   0.520      250
                         7       1   0.100      250
                         8       1   0.140      250
                         9       2   0.140      250
                        10       2   0.220      250
                        11       2   0.360      250
                        12       2   0.320      250
                        13       5   1.420      250
                        14       5   2.100      250
                        15       7   4.300      250
                        16       5   2.020      250
                        17      23   5.240      250
                        18      19   6.560      250
                        19      26   6.760      250
                        20       3   1.480      250
                        21       4   1.620      250
                        22       3   1.160      250
                        23      11   1.300      250
                        24       2   0.440      250
                        25       7   3.200      250
                        26       4   1.700      250
                        27       3   0.980      250
                        28       5   2.480      250
                        29      17   5.900      250
                        30       2   0.600      250
                        31       7   2.140      250
                        32      18   5.700      250
                        33       4   1.240      250
                        34      20   4.200      250
                        35      16  10.040      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      14   6.865      250
                         1       3   0.811      250
                         2       4   1.243      250
                         3       2   0.838      250
                         4       3   0.324      250
                         5       2   0.108      250
                         6       2   0.135      250
                         7       2   0.162      250
                         8       2   0.486      250
                         9       3   0.135      250
                        10       7   1.865      250
                        11       9   2.351      250
                        12       4   1.676      250
                        13       4   0.568      250
                        14      22   8.108      250
                        15      44  12.568      250
                        16      35  11.919      250
                        17      21   8.649      250
                        18       4   2.000      250
                        19       5   1.622      250
                        20       2   0.243      250
                        21       4   1.459      250
                        22       2   0.892      250
                        23       0   0.000      250
                        24       0   0.000      250
                        25       0   0.000      250
                        26       0   0.000      250
                        27       3   0.595      250
                        28       2   0.324      250
                        29       4   0.838      250
                        30       5   2.486      250
                        31       2   1.405      250
                        32       5   2.838      250
                        33      11   6.162      250
                        34      19   7.324      250
                        35      26   9.000      250
                        36      25   9.919      250
                        37      23   7.270      250
                        38       4   2.189      250
                        39       3   2.216      250
                        40       2   1.000      250
                        41       2   0.703      250
                        42       3   0.378      250
                        43       3   0.595      250
                        44       1   0.135      250
                        45       3   1.135      250
                        46      12   2.486      250
                        47      30   9.000      250
                        48       7   3.135      250

Total tracks in x-direction: 9000, in y-direction: 12250

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.88893e+07, per logic tile: 15615.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  99144
                                                      Y      4 100548
                                                      X     16   4820
                                                      Y     16   5206

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00562
                                            16      0.0311

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00738
                                            16      0.0315

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00651
                             L16          0.0313

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00651
                            L16    1      0.0313

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.3e-09:  4.5e-09)  6 (  4.3%) |********
[  4.5e-09:  4.7e-09)  4 (  2.8%) |*****
[  4.7e-09:  4.8e-09)  4 (  2.8%) |*****
[  4.8e-09:    5e-09)  5 (  3.5%) |******
[    5e-09:  5.2e-09) 19 ( 13.5%) |*************************
[  5.2e-09:  5.4e-09) 11 (  7.8%) |**************
[  5.4e-09:  5.6e-09) 13 (  9.2%) |*****************
[  5.6e-09:  5.8e-09) 33 ( 23.4%) |*******************************************
[  5.8e-09:    6e-09) 37 ( 26.2%) |************************************************
[    6e-09:  6.2e-09)  9 (  6.4%) |************

Final critical path delay (least slack): 8.08066 ns, Fmax: 123.752 MHz
Final setup Worst Negative Slack (sWNS): -8.08066 ns
Final setup Total Negative Slack (sTNS): -985.699 ns

Final setup slack histogram:
[ -8.1e-09: -7.7e-09) 19 ( 13.5%) |**********************
[ -7.7e-09: -7.4e-09) 29 ( 20.6%) |*********************************
[ -7.4e-09:   -7e-09) 42 ( 29.8%) |************************************************
[   -7e-09: -6.7e-09) 24 ( 17.0%) |***************************
[ -6.7e-09: -6.3e-09)  6 (  4.3%) |*******
[ -6.3e-09:   -6e-09)  2 (  1.4%) |**
[   -6e-09: -5.6e-09)  4 (  2.8%) |*****
[ -5.6e-09: -5.3e-09)  1 (  0.7%) |*
[ -5.3e-09: -4.9e-09)  6 (  4.3%) |*******
[ -4.9e-09: -4.6e-09)  8 (  5.7%) |*********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.084e-05 sec
Full Max Req/Worst Slack updates 1 in 3.486e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.1381e-05 sec
Flow timing analysis took 0.0542895 seconds (0.0509816 STA, 0.00330792 slack) (75 full updates: 60 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 28.07 seconds (max_rss 1116.2 MiB)
Incr Slack updates 14 in 0.000150806 sec
Full Max Req/Worst Slack updates 1 in 3.617e-06 sec
Incr Max Req/Worst Slack updates 13 in 4.9698e-05 sec
Incr Criticality updates 10 in 0.00020947 sec
Full Criticality updates 4 in 0.000101695 sec
