#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f7f62d04e90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f7f62d05000 .scope module, "line_gen_tb" "line_gen_tb" 3 4;
 .timescale -9 -12;
v0x7f7f62d16760_0 .var "clk_in", 0 0;
v0x7f7f62d167f0_0 .var "color_in", 3 0;
v0x7f7f62d16880_0 .var "data_valid_in", 0 0;
v0x7f7f62d16910_0 .var "rst_in", 0 0;
v0x7f7f62d169a0_0 .net "x", 31 0, v0x7f7f62d160f0_0;  1 drivers
v0x7f7f62d16a70_0 .var "x_in", 31 0;
v0x7f7f62d16b00_0 .net "y", 31 0, v0x7f7f62d16390_0;  1 drivers
v0x7f7f62d16bb0_0 .var "y_in", 31 0;
S_0x7f7f62d05170 .scope module, "uut" "line_gen" 3 17, 4 4 0, S_0x7f7f62d05000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "data_valid_in";
    .port_info 3 /INPUT 32 "x_in";
    .port_info 4 /INPUT 32 "y_in";
    .port_info 5 /INPUT 4 "color_in";
    .port_info 6 /OUTPUT 32 "test_display";
    .port_info 7 /OUTPUT 32 "x";
    .port_info 8 /OUTPUT 32 "y";
    .port_info 9 /OUTPUT 4 "color";
    .port_info 10 /OUTPUT 1 "next_point";
enum0x7f7f6410f6b0 .enum2/s (32)
   "IDLE" 0,
   "DRAWING" 1
 ;
L_0x7f7f62e63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f62d05430_0 .net/2u *"_ivl_0", 0 0, L_0x7f7f62e63008;  1 drivers
v0x7f7f62d154f0_0 .net *"_ivl_2", 64 0, L_0x7f7f62d16c80;  1 drivers
v0x7f7f62d15590_0 .net "clk_in", 0 0, v0x7f7f62d16760_0;  1 drivers
v0x7f7f62d15640_0 .var "color", 3 0;
v0x7f7f62d156e0_0 .var/s "color_end", 3 0;
v0x7f7f62d157d0_0 .net "color_in", 3 0, v0x7f7f62d167f0_0;  1 drivers
v0x7f7f62d15880_0 .net "data_valid_in", 0 0, v0x7f7f62d16880_0;  1 drivers
v0x7f7f62d15920_0 .var/s "dx", 31 0;
v0x7f7f62d159d0_0 .var/s "dy", 31 0;
v0x7f7f62d15ae0_0 .var/s "err", 31 0;
v0x7f7f62d15b90_0 .var "has_first_point", 0 0;
v0x7f7f62d15c30_0 .var "next_point", 0 0;
v0x7f7f62d15cd0_0 .net "rst_in", 0 0, v0x7f7f62d16910_0;  1 drivers
v0x7f7f62d15d70_0 .var/2s "state", 31 0;
v0x7f7f62d15e20_0 .var "sx", 0 0;
v0x7f7f62d15ec0_0 .var "sy", 0 0;
v0x7f7f62d15f60_0 .net "test_display", 31 0, L_0x7f7f62d16dc0;  1 drivers
v0x7f7f62d160f0_0 .var/s "x", 31 0;
v0x7f7f62d16180_0 .var/s "x_end", 31 0;
v0x7f7f62d16230_0 .net/s "x_in", 31 0, v0x7f7f62d16a70_0;  1 drivers
v0x7f7f62d162e0_0 .var/s "x_start", 31 0;
v0x7f7f62d16390_0 .var/s "y", 31 0;
v0x7f7f62d16440_0 .var/s "y_end", 31 0;
v0x7f7f62d164f0_0 .net/s "y_in", 31 0, v0x7f7f62d16bb0_0;  1 drivers
v0x7f7f62d165a0_0 .var/s "y_start", 31 0;
E_0x7f7f62d053f0 .event posedge, v0x7f7f62d15590_0;
L_0x7f7f62d16c80 .concat [ 32 1 32 0], v0x7f7f62d16440_0, L_0x7f7f62e63008, v0x7f7f62d16180_0;
L_0x7f7f62d16dc0 .part L_0x7f7f62d16c80, 0, 32;
    .scope S_0x7f7f62d05170;
T_0 ;
    %wait E_0x7f7f62d053f0;
    %load/vec4 v0x7f7f62d15cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f62d15920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f62d159d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7f62d15e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7f62d15ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f62d15ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f62d160f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f62d16390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f62d15d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f62d15b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f62d15c30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f7f62d15d70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x7f7f62d15880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x7f7f62d15b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7f62d15b90_0, 0;
    %load/vec4 v0x7f7f62d16230_0;
    %assign/vec4 v0x7f7f62d16180_0, 0;
    %load/vec4 v0x7f7f62d164f0_0;
    %assign/vec4 v0x7f7f62d16440_0, 0;
    %load/vec4 v0x7f7f62d157d0_0;
    %assign/vec4 v0x7f7f62d15640_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7f62d15c30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f7f62d15d70_0, 0;
    %load/vec4 v0x7f7f62d16180_0;
    %load/vec4 v0x7f7f62d16230_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16230_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16180_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16180_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16230_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %pad/s 32;
    %store/vec4 v0x7f7f62d15920_0, 0, 32;
    %load/vec4 v0x7f7f62d16180_0;
    %load/vec4 v0x7f7f62d16230_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %pad/s 1;
    %store/vec4 v0x7f7f62d15e20_0, 0, 1;
    %load/vec4 v0x7f7f62d16440_0;
    %load/vec4 v0x7f7f62d164f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16440_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d164f0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d164f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16440_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %pad/s 32;
    %store/vec4 v0x7f7f62d159d0_0, 0, 32;
    %load/vec4 v0x7f7f62d16440_0;
    %load/vec4 v0x7f7f62d164f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %pad/s 1;
    %store/vec4 v0x7f7f62d15ec0_0, 0, 1;
    %load/vec4 v0x7f7f62d16180_0;
    %load/vec4 v0x7f7f62d16230_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16230_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16180_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16180_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16230_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %load/vec4 v0x7f7f62d16440_0;
    %load/vec4 v0x7f7f62d164f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16440_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d164f0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d164f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7f62d16440_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %add;
    %pad/s 32;
    %assign/vec4 v0x7f7f62d15ae0_0, 0;
    %load/vec4 v0x7f7f62d16180_0;
    %assign/vec4 v0x7f7f62d160f0_0, 0;
    %load/vec4 v0x7f7f62d16440_0;
    %assign/vec4 v0x7f7f62d16390_0, 0;
    %load/vec4 v0x7f7f62d16230_0;
    %assign/vec4 v0x7f7f62d16180_0, 0;
    %load/vec4 v0x7f7f62d164f0_0;
    %assign/vec4 v0x7f7f62d16440_0, 0;
    %load/vec4 v0x7f7f62d157d0_0;
    %assign/vec4 v0x7f7f62d156e0_0, 0;
    %load/vec4 v0x7f7f62d16180_0;
    %assign/vec4 v0x7f7f62d162e0_0, 0;
    %load/vec4 v0x7f7f62d16440_0;
    %assign/vec4 v0x7f7f62d165a0_0, 0;
    %load/vec4 v0x7f7f62d156e0_0;
    %assign/vec4 v0x7f7f62d15640_0, 0;
T_0.8 ;
T_0.5 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f62d15c30_0, 0;
    %load/vec4 v0x7f7f62d16180_0;
    %load/vec4 v0x7f7f62d160f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f7f62d16440_0;
    %load/vec4 v0x7f7f62d16390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7f62d15d70_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x7f7f62d159d0_0;
    %load/vec4 v0x7f7f62d15ae0_0;
    %muli 2, 0, 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f7f62d15ae0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x7f7f62d15920_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %load/vec4 v0x7f7f62d15e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.25, 8;
    %load/vec4 v0x7f7f62d160f0_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %load/vec4 v0x7f7f62d160f0_0;
    %subi 1, 0, 32;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %assign/vec4 v0x7f7f62d160f0_0, 0;
    %load/vec4 v0x7f7f62d15ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.27, 8;
    %load/vec4 v0x7f7f62d16390_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.28, 8;
T_0.27 ; End of true expr.
    %load/vec4 v0x7f7f62d16390_0;
    %subi 1, 0, 32;
    %jmp/0 T_0.28, 8;
 ; End of false expr.
    %blend;
T_0.28;
    %assign/vec4 v0x7f7f62d16390_0, 0;
    %load/vec4 v0x7f7f62d15ae0_0;
    %load/vec4 v0x7f7f62d15920_0;
    %add;
    %load/vec4 v0x7f7f62d159d0_0;
    %add;
    %assign/vec4 v0x7f7f62d15ae0_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %load/vec4 v0x7f7f62d159d0_0;
    %load/vec4 v0x7f7f62d15ae0_0;
    %muli 2, 0, 32;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_0.29, 5;
    %load/vec4 v0x7f7f62d15e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %load/vec4 v0x7f7f62d160f0_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %load/vec4 v0x7f7f62d160f0_0;
    %subi 1, 0, 32;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %assign/vec4 v0x7f7f62d160f0_0, 0;
    %load/vec4 v0x7f7f62d15ae0_0;
    %load/vec4 v0x7f7f62d159d0_0;
    %add;
    %assign/vec4 v0x7f7f62d15ae0_0, 0;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v0x7f7f62d15ae0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x7f7f62d15920_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_0.33, 5;
    %load/vec4 v0x7f7f62d15ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.35, 8;
    %load/vec4 v0x7f7f62d16390_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.36, 8;
T_0.35 ; End of true expr.
    %load/vec4 v0x7f7f62d16390_0;
    %subi 1, 0, 32;
    %jmp/0 T_0.36, 8;
 ; End of false expr.
    %blend;
T_0.36;
    %assign/vec4 v0x7f7f62d16390_0, 0;
    %load/vec4 v0x7f7f62d15ae0_0;
    %load/vec4 v0x7f7f62d15920_0;
    %add;
    %assign/vec4 v0x7f7f62d15ae0_0, 0;
T_0.33 ;
T_0.30 ;
T_0.24 ;
T_0.22 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7f62d05000;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x7f7f62d16760_0;
    %nor/r;
    %store/vec4 v0x7f7f62d16760_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7f62d05000;
T_2 ;
    %vpi_call/w 3 32 "$dumpfile", "line_gen.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7f62d05000 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f62d16760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f62d16910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f62d16910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f62d16910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f7f62d167f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f62d16880_0, 0, 1;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x7f7f62d16a70_0, 0, 32;
    %pushi/vec4 4294967264, 0, 32;
    %store/vec4 v0x7f7f62d16bb0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x7f7f62d16a70_0, 0, 32;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0x7f7f62d16bb0_0, 0, 32;
    %delay 3000000, 0;
    %delay 10000000, 0;
    %vpi_call/w 3 62 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/line_gen_tb.sv";
    "src/line_gen.sv";
