/* SPDX-License-Identifier: GPL-2.0 */
/*
 *  Copyright (C) 2018 Xilinx, Inc.
 */

#ifndef _DT_BINDINGS_ZYNQMP_POWER_H
#define _DT_BINDINGS_ZYNQMP_POWER_H

#define		PD_USB_0	0
#define		PD_USB_1	1
#define		PD_SATA		2
#define		PD_SPI_0	3
#define		PD_SPI_1	4
#define		PD_UART_0	5
#define		PD_UART_1	6
#define		PD_ETH_0	7
#define		PD_ETH_1	8
#define		PD_ETH_2	9
#define		PD_ETH_3	10
#define		PD_I2C_0	11
#define		PD_I2C_1	12
#define		PD_DP		13
#define		PD_GDMA		14
#define		PD_ADMA		15
#define		PD_TTC_0	16
#define		PD_TTC_1	17
#define		PD_TTC_2	18
#define		PD_TTC_3	19
#define		PD_SD_0		20
#define		PD_SD_1		21
#define		PD_NAND		22
#define		PD_QSPI		23
#define		PD_GPIO		24
#define		PD_CAN_0	25
#define		PD_CAN_1	26
#define		PD_PCIE		27
#define		PD_GPU		28

#endif
