// Seed: 4046444563
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output reg id_2,
    input id_3,
    output id_4
);
  always @* begin
    id_2 <= {id_1, 1};
    id_2 <= 1;
  end
  logic id_5 (
      1,
      id_3,
      1'b0
  );
  logic id_6, id_7, id_8, id_9, id_10;
  assign id_6 = id_0;
  logic id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18 = 1;
  assign id_6 = 1;
endmodule
