//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_70
.address_size 64

	// .globl	_Z21deepcopy_body_215_gpuRN9benchmark5StateE

.visible .entry _Z21deepcopy_body_215_gpuRN9benchmark5StateE(
	.param .u32 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_0,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_1,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_2,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_3,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_4,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_5,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_6,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_7,
	.param .u64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_8,
	.param .f64 _Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_9
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<14>;
	.reg .f64 	%fd<18>;
	.reg .b64 	%rd<26>;


	ld.param.u32 	%r7, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_0];
	ld.param.u64 	%rd1, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_1];
	ld.param.u64 	%rd2, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_2];
	ld.param.u64 	%rd3, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_3];
	ld.param.u64 	%rd4, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_4];
	ld.param.u64 	%rd5, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_5];
	ld.param.u64 	%rd6, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_6];
	ld.param.u64 	%rd7, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_7];
	ld.param.u64 	%rd8, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_8];
	ld.param.f64 	%fd1, [_Z21deepcopy_body_215_gpuRN9benchmark5StateE_param_9];
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r1, %r9, 7;
	add.s32 	%r2, %r7, -1;
	mov.u32 	%r10, %nctaid.x;
	shl.b32 	%r3, %r10, 7;
	mov.u32 	%r13, 0;
	cvta.to.global.u64 	%rd9, %rd1;
	cvta.to.global.u64 	%rd12, %rd2;
	cvta.to.global.u64 	%rd14, %rd3;
	cvta.to.global.u64 	%rd16, %rd4;
	cvta.to.global.u64 	%rd18, %rd5;
	cvta.to.global.u64 	%rd20, %rd6;
	cvta.to.global.u64 	%rd22, %rd7;
	cvta.to.global.u64 	%rd24, %rd8;

BB0_1:
	mov.u32 	%r11, %tid.x;
	add.s32 	%r12, %r11, %r13;
	add.s32 	%r5, %r12, %r1;
	setp.gt.s32	%p1, %r5, %r2;
	@%p1 bra 	BB0_3;

	mul.wide.s32 	%rd10, %r5, 8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.f64 	%fd2, [%rd11];
	mul.f64 	%fd3, %fd2, %fd1;
	st.global.f64 	[%rd11], %fd3;
	add.s64 	%rd13, %rd12, %rd10;
	ld.global.f64 	%fd4, [%rd13];
	mul.f64 	%fd5, %fd4, %fd1;
	st.global.f64 	[%rd13], %fd5;
	add.s64 	%rd15, %rd14, %rd10;
	ld.global.f64 	%fd6, [%rd15];
	mul.f64 	%fd7, %fd6, %fd1;
	st.global.f64 	[%rd15], %fd7;
	add.s64 	%rd17, %rd16, %rd10;
	ld.global.f64 	%fd8, [%rd17];
	mul.f64 	%fd9, %fd8, %fd1;
	st.global.f64 	[%rd17], %fd9;
	add.s64 	%rd19, %rd18, %rd10;
	ld.global.f64 	%fd10, [%rd19];
	mul.f64 	%fd11, %fd10, %fd1;
	st.global.f64 	[%rd19], %fd11;
	add.s64 	%rd21, %rd20, %rd10;
	ld.global.f64 	%fd12, [%rd21];
	mul.f64 	%fd13, %fd12, %fd1;
	st.global.f64 	[%rd21], %fd13;
	add.s64 	%rd23, %rd22, %rd10;
	ld.global.f64 	%fd14, [%rd23];
	mul.f64 	%fd15, %fd14, %fd1;
	st.global.f64 	[%rd23], %fd15;
	add.s64 	%rd25, %rd24, %rd10;
	ld.global.f64 	%fd16, [%rd25];
	mul.f64 	%fd17, %fd16, %fd1;
	st.global.f64 	[%rd25], %fd17;

BB0_3:
	add.s32 	%r13, %r3, %r13;
	setp.lt.s32	%p2, %r13, %r7;
	@%p2 bra 	BB0_1;

	ret;
}


