/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 392 208)
	(text "ec_digit_correct" (rect 5 0 82 12)(font "Arial" ))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "sign_in_A[1..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "sign_in_A[1..0]" (rect 21 43 94 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "sign_in_B[1..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "sign_in_B[1..0]" (rect 21 59 94 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "Y_in[DATA_WIDTH-1..0]" (rect 0 0 122 12)(font "Arial" ))
		(text "Y_in[DATA_WIDTH-1..0]" (rect 21 75 143 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "cor_in[DATA_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "cor_in[DATA_WIDTH-1..0]" (rect 21 91 150 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 328 48)
		(output)
		(text "sign_out_A[1..0]" (rect -8 0 72 12)(font "Arial" ))
		(text "sign_out_A[1..0]" (rect 240 43 307 55)(font "Arial" ))
		(line (pt 328 48)(pt 312 48)(line_width 3))
	)
	(port
		(pt 328 64)
		(output)
		(text "sign_out_B[1..0]" (rect -8 0 72 12)(font "Arial" ))
		(text "sign_out_B[1..0]" (rect 240 59 307 71)(font "Arial" ))
		(line (pt 328 64)(pt 312 64)(line_width 3))
	)
	(port
		(pt 328 80)
		(output)
		(text "Y_out[DATA_WIDTH-1..0]" (rect -8 0 121 12)(font "Arial" ))
		(text "Y_out[DATA_WIDTH-1..0]" (rect 198 75 307 87)(font "Arial" ))
		(line (pt 328 80)(pt 312 80)(line_width 3))
	)
	(port
		(pt 328 96)
		(output)
		(text "cor_out[DATA_WIDTH-1..0]" (rect -8 0 128 12)(font "Arial" ))
		(text "cor_out[DATA_WIDTH-1..0]" (rect 192 91 307 103)(font "Arial" ))
		(line (pt 328 96)(pt 312 96)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"18"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"MODULUS"
		"78125"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CORRECT"
		"7348"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 312 128))
	)
	(annotation_block (parameter)(rect 352 -64 552 16))
)
