	component qsys_top_prbs_generator_0 is
		generic (
			DATA_WIDTH : integer := 32
		);
		port (
			clk            : in  std_logic                                           := 'X';             -- clk
			reset          : in  std_logic                                           := 'X';             -- reset
			csr_address    : in  std_logic_vector(2 downto 0)                        := (others => 'X'); -- address
			csr_writedata  : in  std_logic_vector(31 downto 0)                       := (others => 'X'); -- writedata
			csr_write      : in  std_logic                                           := 'X';             -- write
			csr_readdata   : out std_logic_vector(31 downto 0);                                          -- readdata
			csr_read       : in  std_logic                                           := 'X';             -- read
			csr_byteenable : in  std_logic_vector(3 downto 0)                        := (others => 'X'); -- byteenable
			src_data       : out std_logic_vector((((DATA_WIDTH-1)-0)+1)-1 downto 0);                    -- tdata
			src_valid      : out std_logic;                                                              -- tvalid
			src_ready      : in  std_logic                                           := 'X'              -- tready
		);
	end component qsys_top_prbs_generator_0;

