dist_mem_gen_0.v,verilog,xil_defaultlib,../../../../../1.0/1.0.srcs/sources_1/dist_mem_gen_0_1/sim/dist_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
