// Seed: 2124377802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_6, id_7;
  assign id_3 = id_2 & id_7;
  wire id_8;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    output wor id_6,
    output uwire id_7,
    input supply1 id_8,
    output wire id_9,
    id_15,
    input tri1 id_10,
    output uwire id_11,
    input tri0 id_12,
    output tri1 id_13
);
  wire id_16, id_17, id_18, id_19;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_17,
      id_19
  );
endmodule
