{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:16:12 2011 " "Info: Processing started: Wed Jun 15 16:16:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register racine:inst10\|i\[1\]~_Duplicate_2 register guess:inst4\|data\[23\] 100.45 MHz 9.955 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 100.45 MHz between source register \"racine:inst10\|i\[1\]~_Duplicate_2\" and destination register \"guess:inst4\|data\[23\]\" (period= 9.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.766 ns + Longest register register " "Info: + Longest register to register delay is 9.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns racine:inst10\|i\[1\]~_Duplicate_2 1 REG LCFF_X74_Y22_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X74_Y22_N11; Fanout = 4; REG Node = 'racine:inst10\|i\[1\]~_Duplicate_2'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.414 ns) 0.743 ns racine:inst10\|Add1~1 2 COMB LCCOMB_X74_Y22_N10 2 " "Info: 2: + IC(0.329 ns) + CELL(0.414 ns) = 0.743 ns; Loc. = LCCOMB_X74_Y22_N10; Fanout = 2; COMB Node = 'racine:inst10\|Add1~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.743 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.814 ns racine:inst10\|Add1~3 3 COMB LCCOMB_X74_Y22_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.814 ns; Loc. = LCCOMB_X74_Y22_N12; Fanout = 2; COMB Node = 'racine:inst10\|Add1~3'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~1 racine:inst10|Add1~3 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.973 ns racine:inst10\|Add1~5 4 COMB LCCOMB_X74_Y22_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.973 ns; Loc. = LCCOMB_X74_Y22_N14; Fanout = 2; COMB Node = 'racine:inst10\|Add1~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { racine:inst10|Add1~3 racine:inst10|Add1~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.044 ns racine:inst10\|Add1~7 5 COMB LCCOMB_X74_Y22_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.044 ns; Loc. = LCCOMB_X74_Y22_N16; Fanout = 2; COMB Node = 'racine:inst10\|Add1~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~5 racine:inst10|Add1~7 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.115 ns racine:inst10\|Add1~9 6 COMB LCCOMB_X74_Y22_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.115 ns; Loc. = LCCOMB_X74_Y22_N18; Fanout = 2; COMB Node = 'racine:inst10\|Add1~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~7 racine:inst10|Add1~9 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.186 ns racine:inst10\|Add1~11 7 COMB LCCOMB_X74_Y22_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.186 ns; Loc. = LCCOMB_X74_Y22_N20; Fanout = 2; COMB Node = 'racine:inst10\|Add1~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~9 racine:inst10|Add1~11 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.257 ns racine:inst10\|Add1~13 8 COMB LCCOMB_X74_Y22_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.257 ns; Loc. = LCCOMB_X74_Y22_N22; Fanout = 2; COMB Node = 'racine:inst10\|Add1~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~11 racine:inst10|Add1~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.328 ns racine:inst10\|Add1~15 9 COMB LCCOMB_X74_Y22_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.328 ns; Loc. = LCCOMB_X74_Y22_N24; Fanout = 2; COMB Node = 'racine:inst10\|Add1~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~13 racine:inst10|Add1~15 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.399 ns racine:inst10\|Add1~17 10 COMB LCCOMB_X74_Y22_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.399 ns; Loc. = LCCOMB_X74_Y22_N26; Fanout = 2; COMB Node = 'racine:inst10\|Add1~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst10|Add1~15 racine:inst10|Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.809 ns racine:inst10\|Add1~18 11 COMB LCCOMB_X74_Y22_N28 31 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.809 ns; Loc. = LCCOMB_X74_Y22_N28; Fanout = 31; COMB Node = 'racine:inst10\|Add1~18'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst10|Add1~17 racine:inst10|Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/usr/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(2.679 ns) 5.172 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT13 12 COMB DSPMULT_X73_Y22_N0 1 " "Info: 12: + IC(0.684 ns) + CELL(2.679 ns) = 5.172 ns; Loc. = DSPMULT_X73_Y22_N0; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult1~DATAOUT13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "3.363 ns" { racine:inst10|Add1~18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT13 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 5.396 ns racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT13 13 COMB DSPOUT_X73_Y22_N2 1 " "Info: 13: + IC(0.000 ns) + CELL(0.224 ns) = 5.396 ns; Loc. = DSPOUT_X73_Y22_N2; Fanout = 1; COMB Node = 'racine:inst10\|lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out2~DATAOUT13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.224 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT13 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT13 } "NODE_NAME" } } { "db/mult_d8t.tdf" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/db/mult_d8t.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.275 ns) 6.344 ns racine:inst10\|Equal0~7 14 COMB LCCOMB_X71_Y22_N2 1 " "Info: 14: + IC(0.673 ns) + CELL(0.275 ns) = 6.344 ns; Loc. = LCCOMB_X71_Y22_N2; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.948 ns" { racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT13 racine:inst10|Equal0~7 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.393 ns) 6.982 ns racine:inst10\|Equal0~9 15 COMB LCCOMB_X71_Y22_N14 1 " "Info: 15: + IC(0.245 ns) + CELL(0.393 ns) = 6.982 ns; Loc. = LCCOMB_X71_Y22_N14; Fanout = 1; COMB Node = 'racine:inst10\|Equal0~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.638 ns" { racine:inst10|Equal0~7 racine:inst10|Equal0~9 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 7.625 ns racine:inst10\|Equal0~15 16 COMB LCCOMB_X71_Y22_N18 2 " "Info: 16: + IC(0.250 ns) + CELL(0.393 ns) = 7.625 ns; Loc. = LCCOMB_X71_Y22_N18; Fanout = 2; COMB Node = 'racine:inst10\|Equal0~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.643 ns" { racine:inst10|Equal0~9 racine:inst10|Equal0~15 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.393 ns) 8.474 ns guess:inst4\|data\[12\]~13 17 COMB LCCOMB_X70_Y22_N0 2 " "Info: 17: + IC(0.456 ns) + CELL(0.393 ns) = 8.474 ns; Loc. = LCCOMB_X70_Y22_N0; Fanout = 2; COMB Node = 'guess:inst4\|data\[12\]~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.849 ns" { racine:inst10|Equal0~15 guess:inst4|data[12]~13 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.545 ns guess:inst4\|data\[13\]~15 18 COMB LCCOMB_X70_Y22_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.545 ns; Loc. = LCCOMB_X70_Y22_N2; Fanout = 2; COMB Node = 'guess:inst4\|data\[13\]~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[12]~13 guess:inst4|data[13]~15 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.616 ns guess:inst4\|data\[14\]~17 19 COMB LCCOMB_X70_Y22_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.616 ns; Loc. = LCCOMB_X70_Y22_N4; Fanout = 2; COMB Node = 'guess:inst4\|data\[14\]~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[13]~15 guess:inst4|data[14]~17 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.687 ns guess:inst4\|data\[15\]~19 20 COMB LCCOMB_X70_Y22_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.687 ns; Loc. = LCCOMB_X70_Y22_N6; Fanout = 2; COMB Node = 'guess:inst4\|data\[15\]~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[14]~17 guess:inst4|data[15]~19 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.758 ns guess:inst4\|data\[16\]~21 21 COMB LCCOMB_X70_Y22_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.758 ns; Loc. = LCCOMB_X70_Y22_N8; Fanout = 2; COMB Node = 'guess:inst4\|data\[16\]~21'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[15]~19 guess:inst4|data[16]~21 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.829 ns guess:inst4\|data\[17\]~23 22 COMB LCCOMB_X70_Y22_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.829 ns; Loc. = LCCOMB_X70_Y22_N10; Fanout = 2; COMB Node = 'guess:inst4\|data\[17\]~23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[16]~21 guess:inst4|data[17]~23 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.900 ns guess:inst4\|data\[18\]~25 23 COMB LCCOMB_X70_Y22_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.900 ns; Loc. = LCCOMB_X70_Y22_N12; Fanout = 2; COMB Node = 'guess:inst4\|data\[18\]~25'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[17]~23 guess:inst4|data[18]~25 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.059 ns guess:inst4\|data\[19\]~27 24 COMB LCCOMB_X70_Y22_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 9.059 ns; Loc. = LCCOMB_X70_Y22_N14; Fanout = 2; COMB Node = 'guess:inst4\|data\[19\]~27'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { guess:inst4|data[18]~25 guess:inst4|data[19]~27 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.130 ns guess:inst4\|data\[20\]~29 25 COMB LCCOMB_X70_Y22_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.130 ns; Loc. = LCCOMB_X70_Y22_N16; Fanout = 2; COMB Node = 'guess:inst4\|data\[20\]~29'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[19]~27 guess:inst4|data[20]~29 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.201 ns guess:inst4\|data\[21\]~31 26 COMB LCCOMB_X70_Y22_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.201 ns; Loc. = LCCOMB_X70_Y22_N18; Fanout = 2; COMB Node = 'guess:inst4\|data\[21\]~31'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[20]~29 guess:inst4|data[21]~31 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.272 ns guess:inst4\|data\[22\]~33 27 COMB LCCOMB_X70_Y22_N20 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.272 ns; Loc. = LCCOMB_X70_Y22_N20; Fanout = 1; COMB Node = 'guess:inst4\|data\[22\]~33'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|data[21]~31 guess:inst4|data[22]~33 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.682 ns guess:inst4\|data\[23\]~34 28 COMB LCCOMB_X70_Y22_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 9.682 ns; Loc. = LCCOMB_X70_Y22_N22; Fanout = 1; COMB Node = 'guess:inst4\|data\[23\]~34'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { guess:inst4|data[22]~33 guess:inst4|data[23]~34 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.766 ns guess:inst4\|data\[23\] 29 REG LCFF_X70_Y22_N23 1 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 9.766 ns; Loc. = LCFF_X70_Y22_N23; Fanout = 1; REG Node = 'guess:inst4\|data\[23\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { guess:inst4|data[23]~34 guess:inst4|data[23] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.129 ns ( 73.00 % ) " "Info: Total cell delay = 7.129 ns ( 73.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 27.00 % ) " "Info: Total interconnect delay = 2.637 ns ( 27.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.766 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 racine:inst10|Add1~3 racine:inst10|Add1~5 racine:inst10|Add1~7 racine:inst10|Add1~9 racine:inst10|Add1~11 racine:inst10|Add1~13 racine:inst10|Add1~15 racine:inst10|Add1~17 racine:inst10|Add1~18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT13 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT13 racine:inst10|Equal0~7 racine:inst10|Equal0~9 racine:inst10|Equal0~15 guess:inst4|data[12]~13 guess:inst4|data[13]~15 guess:inst4|data[14]~17 guess:inst4|data[15]~19 guess:inst4|data[16]~21 guess:inst4|data[17]~23 guess:inst4|data[18]~25 guess:inst4|data[19]~27 guess:inst4|data[20]~29 guess:inst4|data[21]~31 guess:inst4|data[22]~33 guess:inst4|data[23]~34 guess:inst4|data[23] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "9.766 ns" { racine:inst10|i[1]~_Duplicate_2 {} racine:inst10|Add1~1 {} racine:inst10|Add1~3 {} racine:inst10|Add1~5 {} racine:inst10|Add1~7 {} racine:inst10|Add1~9 {} racine:inst10|Add1~11 {} racine:inst10|Add1~13 {} racine:inst10|Add1~15 {} racine:inst10|Add1~17 {} racine:inst10|Add1~18 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT13 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT13 {} racine:inst10|Equal0~7 {} racine:inst10|Equal0~9 {} racine:inst10|Equal0~15 {} guess:inst4|data[12]~13 {} guess:inst4|data[13]~15 {} guess:inst4|data[14]~17 {} guess:inst4|data[15]~19 {} guess:inst4|data[16]~21 {} guess:inst4|data[17]~23 {} guess:inst4|data[18]~25 {} guess:inst4|data[19]~27 {} guess:inst4|data[20]~29 {} guess:inst4|data[21]~31 {} guess:inst4|data[22]~33 {} guess:inst4|data[23]~34 {} guess:inst4|data[23] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns 0.673ns 0.245ns 0.250ns 0.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.679ns 0.224ns 0.275ns 0.393ns 0.393ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.025 ns - Smallest " "Info: - Smallest clock skew is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 426 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 2.843 ns guess:inst4\|data\[23\] 3 REG LCFF_X70_Y22_N23 1 " "Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.843 ns; Loc. = LCFF_X70_Y22_N23; Fanout = 1; REG Node = 'guess:inst4\|data\[23\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.772 ns" { CLK~clkctrl guess:inst4|data[23] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.62 % ) " "Info: Total cell delay = 1.496 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.347 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.843 ns" { CLK CLK~clkctrl guess:inst4|data[23] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.843 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|data[23] {} } { 0.000ns 0.000ns 0.112ns 1.235ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.818 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 426 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.537 ns) 2.818 ns racine:inst10\|i\[1\]~_Duplicate_2 3 REG LCFF_X74_Y22_N11 4 " "Info: 3: + IC(1.210 ns) + CELL(0.537 ns) = 2.818 ns; Loc. = LCFF_X74_Y22_N11; Fanout = 4; REG Node = 'racine:inst10\|i\[1\]~_Duplicate_2'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.747 ns" { CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.09 % ) " "Info: Total cell delay = 1.496 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.91 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.818 ns" { CLK CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.818 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst10|i[1]~_Duplicate_2 {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.843 ns" { CLK CLK~clkctrl guess:inst4|data[23] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.843 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|data[23] {} } { 0.000ns 0.000ns 0.112ns 1.235ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.818 ns" { CLK CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.818 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst10|i[1]~_Duplicate_2 {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/racine.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.766 ns" { racine:inst10|i[1]~_Duplicate_2 racine:inst10|Add1~1 racine:inst10|Add1~3 racine:inst10|Add1~5 racine:inst10|Add1~7 racine:inst10|Add1~9 racine:inst10|Add1~11 racine:inst10|Add1~13 racine:inst10|Add1~15 racine:inst10|Add1~17 racine:inst10|Add1~18 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT13 racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT13 racine:inst10|Equal0~7 racine:inst10|Equal0~9 racine:inst10|Equal0~15 guess:inst4|data[12]~13 guess:inst4|data[13]~15 guess:inst4|data[14]~17 guess:inst4|data[15]~19 guess:inst4|data[16]~21 guess:inst4|data[17]~23 guess:inst4|data[18]~25 guess:inst4|data[19]~27 guess:inst4|data[20]~29 guess:inst4|data[21]~31 guess:inst4|data[22]~33 guess:inst4|data[23]~34 guess:inst4|data[23] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "9.766 ns" { racine:inst10|i[1]~_Duplicate_2 {} racine:inst10|Add1~1 {} racine:inst10|Add1~3 {} racine:inst10|Add1~5 {} racine:inst10|Add1~7 {} racine:inst10|Add1~9 {} racine:inst10|Add1~11 {} racine:inst10|Add1~13 {} racine:inst10|Add1~15 {} racine:inst10|Add1~17 {} racine:inst10|Add1~18 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT13 {} racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT13 {} racine:inst10|Equal0~7 {} racine:inst10|Equal0~9 {} racine:inst10|Equal0~15 {} guess:inst4|data[12]~13 {} guess:inst4|data[13]~15 {} guess:inst4|data[14]~17 {} guess:inst4|data[15]~19 {} guess:inst4|data[16]~21 {} guess:inst4|data[17]~23 {} guess:inst4|data[18]~25 {} guess:inst4|data[19]~27 {} guess:inst4|data[20]~29 {} guess:inst4|data[21]~31 {} guess:inst4|data[22]~33 {} guess:inst4|data[23]~34 {} guess:inst4|data[23] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns 0.673ns 0.245ns 0.250ns 0.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.679ns 0.224ns 0.275ns 0.393ns 0.393ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.843 ns" { CLK CLK~clkctrl guess:inst4|data[23] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.843 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|data[23] {} } { 0.000ns 0.000ns 0.112ns 1.235ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.818 ns" { CLK CLK~clkctrl racine:inst10|i[1]~_Duplicate_2 } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.818 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst10|i[1]~_Duplicate_2 {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "guess:inst4\|state.ST_WIN switches\[1\] CLK 8.543 ns register " "Info: tsu for register \"guess:inst4\|state.ST_WIN\" (data pin = \"switches\[1\]\", clock pin = \"CLK\") is 8.543 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.400 ns + Longest pin register " "Info: + Longest pin to register delay is 11.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns switches\[1\] 1 PIN PIN_AB26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 8; PIN Node = 'switches\[1\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switches[1] } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -664 64 232 -648 "switches" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.860 ns) + CELL(0.414 ns) 8.106 ns guess:inst4\|LessThan1~42 2 COMB LCCOMB_X69_Y22_N16 1 " "Info: 2: + IC(6.860 ns) + CELL(0.414 ns) = 8.106 ns; Loc. = LCCOMB_X69_Y22_N16; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~42'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.274 ns" { switches[1] guess:inst4|LessThan1~42 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.177 ns guess:inst4\|LessThan1~44 3 COMB LCCOMB_X69_Y22_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 8.177 ns; Loc. = LCCOMB_X69_Y22_N18; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~44'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~42 guess:inst4|LessThan1~44 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.248 ns guess:inst4\|LessThan1~46 4 COMB LCCOMB_X69_Y22_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.248 ns; Loc. = LCCOMB_X69_Y22_N20; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~46'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~44 guess:inst4|LessThan1~46 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.319 ns guess:inst4\|LessThan1~48 5 COMB LCCOMB_X69_Y22_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.319 ns; Loc. = LCCOMB_X69_Y22_N22; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~48'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~46 guess:inst4|LessThan1~48 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.390 ns guess:inst4\|LessThan1~50 6 COMB LCCOMB_X69_Y22_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.390 ns; Loc. = LCCOMB_X69_Y22_N24; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~50'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~48 guess:inst4|LessThan1~50 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.461 ns guess:inst4\|LessThan1~52 7 COMB LCCOMB_X69_Y22_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.461 ns; Loc. = LCCOMB_X69_Y22_N26; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~52'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~50 guess:inst4|LessThan1~52 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.532 ns guess:inst4\|LessThan1~54 8 COMB LCCOMB_X69_Y22_N28 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.532 ns; Loc. = LCCOMB_X69_Y22_N28; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~54'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~52 guess:inst4|LessThan1~54 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.678 ns guess:inst4\|LessThan1~56 9 COMB LCCOMB_X69_Y22_N30 1 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 8.678 ns; Loc. = LCCOMB_X69_Y22_N30; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~56'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.146 ns" { guess:inst4|LessThan1~54 guess:inst4|LessThan1~56 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.749 ns guess:inst4\|LessThan1~58 10 COMB LCCOMB_X69_Y21_N0 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.749 ns; Loc. = LCCOMB_X69_Y21_N0; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~58'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~56 guess:inst4|LessThan1~58 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.820 ns guess:inst4\|LessThan1~60 11 COMB LCCOMB_X69_Y21_N2 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.820 ns; Loc. = LCCOMB_X69_Y21_N2; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~60'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~58 guess:inst4|LessThan1~60 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.891 ns guess:inst4\|LessThan1~62 12 COMB LCCOMB_X69_Y21_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.891 ns; Loc. = LCCOMB_X69_Y21_N4; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~62'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~60 guess:inst4|LessThan1~62 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.962 ns guess:inst4\|LessThan1~64 13 COMB LCCOMB_X69_Y21_N6 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.962 ns; Loc. = LCCOMB_X69_Y21_N6; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~64'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~62 guess:inst4|LessThan1~64 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.033 ns guess:inst4\|LessThan1~66 14 COMB LCCOMB_X69_Y21_N8 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.033 ns; Loc. = LCCOMB_X69_Y21_N8; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~66'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~64 guess:inst4|LessThan1~66 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.104 ns guess:inst4\|LessThan1~68 15 COMB LCCOMB_X69_Y21_N10 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.104 ns; Loc. = LCCOMB_X69_Y21_N10; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~68'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~66 guess:inst4|LessThan1~68 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.175 ns guess:inst4\|LessThan1~70 16 COMB LCCOMB_X69_Y21_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.175 ns; Loc. = LCCOMB_X69_Y21_N12; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~70'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { guess:inst4|LessThan1~68 guess:inst4|LessThan1~70 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.334 ns guess:inst4\|LessThan1~72 17 COMB LCCOMB_X69_Y21_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 9.334 ns; Loc. = LCCOMB_X69_Y21_N14; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~72'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { guess:inst4|LessThan1~70 guess:inst4|LessThan1~72 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.744 ns guess:inst4\|LessThan1~73 18 COMB LCCOMB_X69_Y21_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 9.744 ns; Loc. = LCCOMB_X69_Y21_N16; Fanout = 1; COMB Node = 'guess:inst4\|LessThan1~73'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { guess:inst4|LessThan1~72 guess:inst4|LessThan1~73 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.378 ns) 11.316 ns guess:inst4\|Selector7~0 19 COMB LCCOMB_X74_Y23_N30 1 " "Info: 19: + IC(1.194 ns) + CELL(0.378 ns) = 11.316 ns; Loc. = LCCOMB_X74_Y23_N30; Fanout = 1; COMB Node = 'guess:inst4\|Selector7~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.572 ns" { guess:inst4|LessThan1~73 guess:inst4|Selector7~0 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.400 ns guess:inst4\|state.ST_WIN 20 REG LCFF_X74_Y23_N31 1 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 11.400 ns; Loc. = LCFF_X74_Y23_N31; Fanout = 1; REG Node = 'guess:inst4\|state.ST_WIN'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { guess:inst4|Selector7~0 guess:inst4|state.ST_WIN } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.346 ns ( 29.35 % ) " "Info: Total cell delay = 3.346 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.054 ns ( 70.65 % ) " "Info: Total interconnect delay = 8.054 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "11.400 ns" { switches[1] guess:inst4|LessThan1~42 guess:inst4|LessThan1~44 guess:inst4|LessThan1~46 guess:inst4|LessThan1~48 guess:inst4|LessThan1~50 guess:inst4|LessThan1~52 guess:inst4|LessThan1~54 guess:inst4|LessThan1~56 guess:inst4|LessThan1~58 guess:inst4|LessThan1~60 guess:inst4|LessThan1~62 guess:inst4|LessThan1~64 guess:inst4|LessThan1~66 guess:inst4|LessThan1~68 guess:inst4|LessThan1~70 guess:inst4|LessThan1~72 guess:inst4|LessThan1~73 guess:inst4|Selector7~0 guess:inst4|state.ST_WIN } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "11.400 ns" { switches[1] {} switches[1]~combout {} guess:inst4|LessThan1~42 {} guess:inst4|LessThan1~44 {} guess:inst4|LessThan1~46 {} guess:inst4|LessThan1~48 {} guess:inst4|LessThan1~50 {} guess:inst4|LessThan1~52 {} guess:inst4|LessThan1~54 {} guess:inst4|LessThan1~56 {} guess:inst4|LessThan1~58 {} guess:inst4|LessThan1~60 {} guess:inst4|LessThan1~62 {} guess:inst4|LessThan1~64 {} guess:inst4|LessThan1~66 {} guess:inst4|LessThan1~68 {} guess:inst4|LessThan1~70 {} guess:inst4|LessThan1~72 {} guess:inst4|LessThan1~73 {} guess:inst4|Selector7~0 {} guess:inst4|state.ST_WIN {} } { 0.000ns 0.000ns 6.860ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.194ns 0.000ns } { 0.000ns 0.832ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.378ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.821 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 426 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.821 ns guess:inst4\|state.ST_WIN 3 REG LCFF_X74_Y23_N31 1 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X74_Y23_N31; Fanout = 1; REG Node = 'guess:inst4\|state.ST_WIN'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.750 ns" { CLK~clkctrl guess:inst4|state.ST_WIN } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.03 % ) " "Info: Total cell delay = 1.496 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.325 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.821 ns" { CLK CLK~clkctrl guess:inst4|state.ST_WIN } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.821 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|state.ST_WIN {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "11.400 ns" { switches[1] guess:inst4|LessThan1~42 guess:inst4|LessThan1~44 guess:inst4|LessThan1~46 guess:inst4|LessThan1~48 guess:inst4|LessThan1~50 guess:inst4|LessThan1~52 guess:inst4|LessThan1~54 guess:inst4|LessThan1~56 guess:inst4|LessThan1~58 guess:inst4|LessThan1~60 guess:inst4|LessThan1~62 guess:inst4|LessThan1~64 guess:inst4|LessThan1~66 guess:inst4|LessThan1~68 guess:inst4|LessThan1~70 guess:inst4|LessThan1~72 guess:inst4|LessThan1~73 guess:inst4|Selector7~0 guess:inst4|state.ST_WIN } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "11.400 ns" { switches[1] {} switches[1]~combout {} guess:inst4|LessThan1~42 {} guess:inst4|LessThan1~44 {} guess:inst4|LessThan1~46 {} guess:inst4|LessThan1~48 {} guess:inst4|LessThan1~50 {} guess:inst4|LessThan1~52 {} guess:inst4|LessThan1~54 {} guess:inst4|LessThan1~56 {} guess:inst4|LessThan1~58 {} guess:inst4|LessThan1~60 {} guess:inst4|LessThan1~62 {} guess:inst4|LessThan1~64 {} guess:inst4|LessThan1~66 {} guess:inst4|LessThan1~68 {} guess:inst4|LessThan1~70 {} guess:inst4|LessThan1~72 {} guess:inst4|LessThan1~73 {} guess:inst4|Selector7~0 {} guess:inst4|state.ST_WIN {} } { 0.000ns 0.000ns 6.860ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.194ns 0.000ns } { 0.000ns 0.832ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.378ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.821 ns" { CLK CLK~clkctrl guess:inst4|state.ST_WIN } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.821 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|state.ST_WIN {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK solution\[8\] guess:inst4\|solution\[8\] 12.926 ns register " "Info: tco from clock \"CLK\" to destination pin \"solution\[8\]\" through register \"guess:inst4\|solution\[8\]\" is 12.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.842 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 426 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.537 ns) 2.842 ns guess:inst4\|solution\[8\] 3 REG LCFF_X67_Y22_N3 1 " "Info: 3: + IC(1.234 ns) + CELL(0.537 ns) = 2.842 ns; Loc. = LCFF_X67_Y22_N3; Fanout = 1; REG Node = 'guess:inst4\|solution\[8\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.771 ns" { CLK~clkctrl guess:inst4|solution[8] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.64 % ) " "Info: Total cell delay = 1.496 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.346 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.346 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.842 ns" { CLK CLK~clkctrl guess:inst4|solution[8] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.842 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|solution[8] {} } { 0.000ns 0.000ns 0.112ns 1.234ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.834 ns + Longest register pin " "Info: + Longest register to pin delay is 9.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns guess:inst4\|solution\[8\] 1 REG LCFF_X67_Y22_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y22_N3; Fanout = 1; REG Node = 'guess:inst4\|solution\[8\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { guess:inst4|solution[8] } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.016 ns) + CELL(2.818 ns) 9.834 ns solution\[8\] 2 PIN PIN_AH3 0 " "Info: 2: + IC(7.016 ns) + CELL(2.818 ns) = 9.834 ns; Loc. = PIN_AH3; Fanout = 0; PIN Node = 'solution\[8\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.834 ns" { guess:inst4|solution[8] solution[8] } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -560 1032 1208 -544 "solution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 28.66 % ) " "Info: Total cell delay = 2.818 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.016 ns ( 71.34 % ) " "Info: Total interconnect delay = 7.016 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.834 ns" { guess:inst4|solution[8] solution[8] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "9.834 ns" { guess:inst4|solution[8] {} solution[8] {} } { 0.000ns 7.016ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.842 ns" { CLK CLK~clkctrl guess:inst4|solution[8] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.842 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|solution[8] {} } { 0.000ns 0.000ns 0.112ns 1.234ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "9.834 ns" { guess:inst4|solution[8] solution[8] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "9.834 ns" { guess:inst4|solution[8] {} solution[8] {} } { 0.000ns 7.016ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "guess:inst4\|state.BUTTON_PRESSED button CLK -3.200 ns register " "Info: th for register \"guess:inst4\|state.BUTTON_PRESSED\" (data pin = \"button\", clock pin = \"CLK\") is -3.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.821 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 426 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.821 ns guess:inst4\|state.BUTTON_PRESSED 3 REG LCFF_X74_Y23_N3 4 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X74_Y23_N3; Fanout = 4; REG Node = 'guess:inst4\|state.BUTTON_PRESSED'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.750 ns" { CLK~clkctrl guess:inst4|state.BUTTON_PRESSED } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.03 % ) " "Info: Total cell delay = 1.496 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.325 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.821 ns" { CLK CLK~clkctrl guess:inst4|state.BUTTON_PRESSED } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.821 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|state.BUTTON_PRESSED {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.287 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns button 1 PIN PIN_U29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U29; Fanout = 4; PIN Node = 'button'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { -680 56 224 -664 "button" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.201 ns) + CELL(0.150 ns) 6.203 ns guess:inst4\|Selector4~0 2 COMB LCCOMB_X74_Y23_N2 1 " "Info: 2: + IC(5.201 ns) + CELL(0.150 ns) = 6.203 ns; Loc. = LCCOMB_X74_Y23_N2; Fanout = 1; COMB Node = 'guess:inst4\|Selector4~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "5.351 ns" { button guess:inst4|Selector4~0 } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.287 ns guess:inst4\|state.BUTTON_PRESSED 3 REG LCFF_X74_Y23_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.287 ns; Loc. = LCFF_X74_Y23_N3; Fanout = 4; REG Node = 'guess:inst4\|state.BUTTON_PRESSED'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { guess:inst4|Selector4~0 guess:inst4|state.BUTTON_PRESSED } "NODE_NAME" } } { "guess.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/guess.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 17.27 % ) " "Info: Total cell delay = 1.086 ns ( 17.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.201 ns ( 82.73 % ) " "Info: Total interconnect delay = 5.201 ns ( 82.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.287 ns" { button guess:inst4|Selector4~0 guess:inst4|state.BUTTON_PRESSED } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "6.287 ns" { button {} button~combout {} guess:inst4|Selector4~0 {} guess:inst4|state.BUTTON_PRESSED {} } { 0.000ns 0.000ns 5.201ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.821 ns" { CLK CLK~clkctrl guess:inst4|state.BUTTON_PRESSED } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.821 ns" { CLK {} CLK~combout {} CLK~clkctrl {} guess:inst4|state.BUTTON_PRESSED {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.287 ns" { button guess:inst4|Selector4~0 guess:inst4|state.BUTTON_PRESSED } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "6.287 ns" { button {} button~combout {} guess:inst4|Selector4~0 {} guess:inst4|state.BUTTON_PRESSED {} } { 0.000ns 0.000ns 5.201ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Info: Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:16:13 2011 " "Info: Processing ended: Wed Jun 15 16:16:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
