Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Feb 22 11:28:57 2016
| Host         : nsarras-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file voting_machine_fpga_timing_summary_routed.rpt -rpx voting_machine_fpga_timing_summary_routed.rpx
| Design       : voting_machine_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u3/clk_5KHz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.959        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.959        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.552ns (41.880%)  route 3.542ns (58.120%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  u3/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.728    u3/count1_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  u3/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    u3/count1_reg[28]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.168 r  u3/count1_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.168    u3/count1_reg[31]_i_1_n_6
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    u3/CLK
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[30]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.127    u3/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.468ns (41.067%)  route 3.542ns (58.933%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  u3/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.728    u3/count1_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  u3/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    u3/count1_reg[28]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  u3/count1_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.084    u3/count1_reg[31]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    u3/CLK
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[31]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.127    u3/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 2.448ns (40.871%)  route 3.542ns (59.129%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  u3/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.728    u3/count1_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  u3/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    u3/count1_reg[28]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.064 r  u3/count1_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.064    u3/count1_reg[31]_i_1_n_7
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    u3/CLK
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[29]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.127    u3/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 2.435ns (40.742%)  route 3.542ns (59.258%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  u3/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.728    u3/count1_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.051 r  u3/count1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.051    u3/count1_reg[28]_i_1_n_6
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    u3/CLK
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[26]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.126    u3/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.427ns (40.663%)  route 3.542ns (59.337%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  u3/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.728    u3/count1_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.043 r  u3/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.043    u3/count1_reg[28]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    u3/CLK
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[28]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.126    u3/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 2.351ns (39.897%)  route 3.542ns (60.103%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  u3/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.728    u3/count1_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.967 r  u3/count1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.967    u3/count1_reg[28]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    u3/CLK
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[27]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.126    u3/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.331ns (39.693%)  route 3.542ns (60.307%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  u3/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.728    u3/count1_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.947 r  u3/count1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.947    u3/count1_reg[28]_i_1_n_7
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    u3/CLK
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[25]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.126    u3/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.318ns (39.559%)  route 3.542ns (60.441%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.934 r  u3/count1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.934    u3/count1_reg[24]_i_1_n_6
    SLICE_X2Y83          FDRE                                         r  u3/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    14.784    u3/CLK
    SLICE_X2Y83          FDRE                                         r  u3/count1_reg[22]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.109    15.125    u3/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 2.310ns (39.476%)  route 3.542ns (60.524%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.926 r  u3/count1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.926    u3/count1_reg[24]_i_1_n_4
    SLICE_X2Y83          FDRE                                         r  u3/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    14.784    u3/CLK
    SLICE_X2Y83          FDRE                                         r  u3/count1_reg[24]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.109    15.125    u3/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 2.234ns (38.680%)  route 3.542ns (61.320%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.075    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.962     6.555    u3/count1_reg_n_0_[19]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u3/count1[0]_i_11/O
                         net (fo=1, routed)           0.264     6.943    u3/count1[0]_i_11_n_0
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.067 r  u3/count1[0]_i_6/O
                         net (fo=32, routed)          1.795     8.862    u3/count1[0]_i_6_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     8.986 r  u3/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.506    u3/count1[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.143 r  u3/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    u3/count1_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  u3/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    u3/count1_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.377 r  u3/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    u3/count1_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  u3/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    u3/count1_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  u3/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    u3/count1_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  u3/count1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.850    u3/count1_reg[24]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  u3/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    14.784    u3/CLK
    SLICE_X2Y83          FDRE                                         r  u3/count1_reg[23]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.109    15.125    u3/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  4.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.428    u3/CLK
    SLICE_X3Y79          FDRE                                         r  u3/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.569 f  u3/count1_reg[0]/Q
                         net (fo=3, routed)           0.168     1.738    u3/count1_reg_n_0_[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  u3/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    u3/count1[0]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  u3/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.935    u3/CLK
    SLICE_X3Y79          FDRE                                         r  u3/count1_reg[0]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.091     1.519    u3/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.433    u3/CLK
    SLICE_X3Y85          FDRE                                         r  u3/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  u3/clk_5KHz_reg/Q
                         net (fo=4, routed)           0.168     1.743    u3/clk_5KHz
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  u3/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.788    u3/clk_5KHz_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  u3/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     1.941    u3/CLK
    SLICE_X3Y85          FDRE                                         r  u3/clk_5KHz_reg/C
                         clock pessimism             -0.507     1.433    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091     1.524    u3/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u3/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.433    u3/CLK
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.597 r  u3/count1_reg[31]/Q
                         net (fo=3, routed)           0.137     1.734    u3/count1_reg_n_0_[31]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  u3/count1_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    u3/count1_reg[31]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     1.941    u3/CLK
    SLICE_X2Y85          FDRE                                         r  u3/count1_reg[31]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.567    u3/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u3/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.431    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.595 r  u3/count1_reg[19]/Q
                         net (fo=3, routed)           0.138     1.733    u3/count1_reg_n_0_[19]
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  u3/count1[20]_i_3/O
                         net (fo=1, routed)           0.000     1.778    u3/count1[19]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.843 r  u3/count1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    u3/count1_reg[20]_i_1_n_5
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     1.938    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[19]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.565    u3/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u3/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.430    u3/CLK
    SLICE_X2Y81          FDRE                                         r  u3/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.594 r  u3/count1_reg[16]/Q
                         net (fo=2, routed)           0.148     1.743    u3/count1_reg_n_0_[16]
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  u3/count1[16]_i_2/O
                         net (fo=1, routed)           0.000     1.788    u3/count1[16]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.852 r  u3/count1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    u3/count1_reg[16]_i_1_n_4
    SLICE_X2Y81          FDRE                                         r  u3/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     1.937    u3/CLK
    SLICE_X2Y81          FDRE                                         r  u3/count1_reg[16]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.564    u3/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u3/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.427    u3/CLK
    SLICE_X2Y78          FDRE                                         r  u3/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.591 r  u3/count1_reg[4]/Q
                         net (fo=2, routed)           0.149     1.741    u3/count1_reg_n_0_[4]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  u3/count1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.786    u3/count1[4]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.850 r  u3/count1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    u3/count1_reg[4]_i_1_n_4
    SLICE_X2Y78          FDRE                                         r  u3/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.934    u3/CLK
    SLICE_X2Y78          FDRE                                         r  u3/count1_reg[4]/C
                         clock pessimism             -0.506     1.427    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.561    u3/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u3/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.433    u3/CLK
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.597 r  u3/count1_reg[28]/Q
                         net (fo=5, routed)           0.161     1.759    u3/count1_reg_n_0_[28]
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  u3/count1[28]_i_2/O
                         net (fo=1, routed)           0.000     1.804    u3/count1[28]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  u3/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    u3/count1_reg[28]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     1.940    u3/CLK
    SLICE_X2Y84          FDRE                                         r  u3/count1_reg[28]/C
                         clock pessimism             -0.506     1.433    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.567    u3/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u3/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.431    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.595 r  u3/count1_reg[20]/Q
                         net (fo=3, routed)           0.161     1.757    u3/count1_reg_n_0_[20]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  u3/count1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.802    u3/count1[20]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  u3/count1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    u3/count1_reg[20]_i_1_n_4
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     1.938    u3/CLK
    SLICE_X2Y82          FDRE                                         r  u3/count1_reg[20]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.565    u3/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u3/count1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.275ns (62.836%)  route 0.163ns (37.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.428    u3/CLK
    SLICE_X2Y79          FDRE                                         r  u3/count1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.592 r  u3/count1_reg[6]/Q
                         net (fo=2, routed)           0.163     1.755    u3/count1_reg_n_0_[6]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  u3/count1[8]_i_4/O
                         net (fo=1, routed)           0.000     1.800    u3/count1[6]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.866 r  u3/count1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.866    u3/count1_reg[8]_i_1_n_6
    SLICE_X2Y79          FDRE                                         r  u3/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.935    u3/CLK
    SLICE_X2Y79          FDRE                                         r  u3/count1_reg[6]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.562    u3/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u3/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.275ns (62.805%)  route 0.163ns (37.195%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.429    u3/CLK
    SLICE_X2Y80          FDRE                                         r  u3/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.593 r  u3/count1_reg[10]/Q
                         net (fo=2, routed)           0.163     1.756    u3/count1_reg_n_0_[10]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  u3/count1[12]_i_4/O
                         net (fo=1, routed)           0.000     1.801    u3/count1[10]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.867 r  u3/count1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.867    u3/count1_reg[12]_i_1_n_6
    SLICE_X2Y80          FDRE                                         r  u3/count1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.936    u3/CLK
    SLICE_X2Y80          FDRE                                         r  u3/count1_reg[10]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.563    u3/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     u3/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     u3/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     u3/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     u3/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     u3/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     u3/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     u3/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     u3/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     u3/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     u3/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     u3/count1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     u3/count1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     u3/count1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     u3/count1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     u3/count1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     u3/count1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     u3/count1_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     u3/count1_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     u3/count1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u3/count1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u3/count1_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u3/count1_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u3/count1_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     u3/count1_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     u3/count1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     u3/count1_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     u3/count1_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     u3/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     u3/count1_reg[0]/C



