
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: ASUS

Implementation : impl_1

# Written on Sat Jun 21 21:06:43 2025

##### DESIGN INFO #######################################################

Top View:                "my_soc"
Constraint File(s):      "C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl"
                         "C:\fpga\my_soc\impl_1\my_soc_impl_1_cpe.ldc"




##### SUMMARY ############################################################

Found 2 issues in 2 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                                                          Ending                                                                                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                            System                                                                                            |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                            pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                            cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     |     5.000            |     No paths         |     5.000            |     No paths                         
pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock                                             pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock                                             |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock                                             pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             System                                                                                            |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock                                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               |     Diff grp         |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               System                                                                                            |     No paths         |     No paths         |     No paths         |     5.000                            
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               |     5.000            |     No paths         |     2.500            |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     System                                                                                            |     5.000            |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               |     No paths         |     No paths         |     No paths         |     Diff grp                         
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     |     5.000            |     5.000            |     2.500            |     2.500                            
===============================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:led_o[0] (bidir end point)
p:led_o[0] (bidir start point)
p:led_o[1] (bidir end point)
p:led_o[1] (bidir start point)
p:led_o[2] (bidir end point)
p:led_o[2] (bidir start point)
p:led_o[3] (bidir end point)
p:led_o[3] (bidir start point)
p:led_o[4] (bidir end point)
p:led_o[4] (bidir start point)
p:led_o[5] (bidir end point)
p:led_o[5] (bidir start point)
p:led_o[6] (bidir end point)
p:led_o[6] (bidir start point)
p:led_o[7] (bidir end point)
p:led_o[7] (bidir start point)
p:pwm_done
p:pwm_out
p:rstn_i
p:rxd_i
p:txd_o


Inapplicable constraints
************************

create_clock -name osc0_inst_lf_clk_out_o -period 31250 [get_pins osc0_inst/lf_clk_out_o]
	@E:MT548:"c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc":5:0:5:0|Source for clock osc0_inst_lf_clk_out_o not found in netlist.

Applicable constraints with issues
**********************************

create_clock -name osc0_inst_hf_clk_out_o -period 55.556 [get_pins osc0_inst/hf_clk_out_o]
	@W:Z241:"c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc":3:0:3:0|Source for clock osc0_inst_hf_clk_out_o should be moved to net osc0_inst.lscc_osc_inst.hf_clk_out_o connected to driving cell pin osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
