// Seed: 2549726325
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    output supply1 id_5
);
  assign id_5 = (-1);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd14
) (
    input  tri1  id_0,
    input  wire  id_1,
    input  tri0  _id_2,
    input  uwire id_3,
    output tri   id_4
);
  supply1 id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_3,
      id_0,
      id_0,
      id_4
  );
  logic id_7[id_2 : -1];
  logic id_8 = id_6;
  assign id_8 = -1;
endmodule
