{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580751994687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580751994687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 03 18:46:34 2020 " "Processing started: Mon Feb 03 18:46:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580751994687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580751994687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Slave_FPGA -c Slave_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Slave_FPGA -c Slave_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580751994687 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580751995084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file risingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "RisingEdge.bdf" "" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/RisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "REGX.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/REGX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995489 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "REGX.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/REGX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp2x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP2X-rtl " "Found design unit 1: MP2X-rtl" {  } { { "MP2X.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/MP2X.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995492 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP2X " "Found entity 1: MP2X" {  } { { "MP2X.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/MP2X.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD7 " "Found entity 1: ADD7" {  } { { "ADD7.bdf" "" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/ADD7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD5-add5 " "Found design unit 1: ADD5-add5" {  } { { "ADD5.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/ADD5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995498 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD5 " "Found entity 1: ADD5" {  } { { "ADD5.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/ADD5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-add1 " "Found design unit 1: ADD1-add1" {  } { { "ADD1.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/ADD1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995501 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "ADD1.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/ADD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary2BCD-rtl " "Found design unit 1: Binary2BCD-rtl" {  } { { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995504 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_segment_digit_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7_segment_digit_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_digit_interface-rtl " "Found design unit 1: seven_segment_digit_interface-rtl" {  } { { "7_segment_digit_interface.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/7_segment_digit_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995507 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_digit_interface " "Found entity 1: seven_segment_digit_interface" {  } { { "7_segment_digit_interface.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/7_segment_digit_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file slave_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Slave_FPGA " "Found entity 1: Slave_FPGA" {  } { { "Slave_FPGA.bdf" "" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/Slave_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file score2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 score2 " "Found entity 1: score2" {  } { { "score2.bdf" "" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/score2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751995511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751995511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Slave_FPGA " "Elaborating entity \"Slave_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580751995579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_digit_interface seven_segment_digit_interface:inst52 " "Elaborating entity \"seven_segment_digit_interface\" for hierarchy \"seven_segment_digit_interface:inst52\"" {  } { { "Slave_FPGA.bdf" "inst52" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/Slave_FPGA.bdf" { { 1048 1048 1168 1224 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:inst50 " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:inst50\"" {  } { { "Slave_FPGA.bdf" "inst50" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/Slave_FPGA.bdf" { { 848 504 728 928 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score2 score2:inst4 " "Elaborating entity \"score2\" for hierarchy \"score2:inst4\"" {  } { { "Slave_FPGA.bdf" "inst4" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/Slave_FPGA.bdf" { { 848 88 280 976 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X score2:inst4\|MP2X:inst10 " "Elaborating entity \"MP2X\" for hierarchy \"score2:inst4\|MP2X:inst10\"" {  } { { "score2.bdf" "inst10" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/score2.bdf" { { 480 2112 2216 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX score2:inst4\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"score2:inst4\|REGX:inst1\"" {  } { { "score2.bdf" "inst1" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/score2.bdf" { { 440 1008 1240 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge score2:inst4\|RisingEdge:inst12 " "Elaborating entity \"RisingEdge\" for hierarchy \"score2:inst4\|RisingEdge:inst12\"" {  } { { "score2.bdf" "inst12" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/score2.bdf" { { 480 592 688 576 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD7 score2:inst4\|ADD7:inst6 " "Elaborating entity \"ADD7\" for hierarchy \"score2:inst4\|ADD7:inst6\"" {  } { { "score2.bdf" "inst6" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/score2.bdf" { { 528 1712 1856 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD5 score2:inst4\|ADD7:inst6\|ADD5:inst1 " "Elaborating entity \"ADD5\" for hierarchy \"score2:inst4\|ADD7:inst6\|ADD5:inst1\"" {  } { { "ADD7.bdf" "inst1" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/ADD7.bdf" { { 344 1096 1248 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 score2:inst4\|ADD7:inst6\|ADD5:inst1\|ADD1:add10 " "Elaborating entity \"ADD1\" for hierarchy \"score2:inst4\|ADD7:inst6\|ADD5:inst1\|ADD1:add10\"" {  } { { "ADD5.vhd" "add10" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/ADD5.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995598 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:inst50\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:inst50\|Mult0\"" {  } { { "Binary2BCD.vhd" "Mult0" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580751995917 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1580751995917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:inst50\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\"" {  } { { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580751995960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:inst50\|lpm_mult:Mult0 " "Instantiated megafunction \"Binary2BCD:inst50\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995961 ""}  } { { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580751995961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst50\|lpm_mult:Mult0\|multcore:mult_core Binary2BCD:inst50\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751995996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst50\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Binary2BCD:inst50\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751996015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst50\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Binary2BCD:inst50\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751996045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580751996109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580751996109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst50\|lpm_mult:Mult0\|altshift:external_latency_ffs Binary2BCD:inst50\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Binary2BCD:inst50\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Binary2BCD.vhd" "" { Text "C:/Users/sv180061/Desktop/Slave_FPGA/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580751996126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580751996520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580751996894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580751996894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580751996972 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580751996972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580751996972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580751996972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580751997013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 03 18:46:37 2020 " "Processing ended: Mon Feb 03 18:46:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580751997013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580751997013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580751997013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580751997013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580751998817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580751998818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 03 18:46:38 2020 " "Processing started: Mon Feb 03 18:46:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580751998818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580751998818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Slave_FPGA -c Slave_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Slave_FPGA -c Slave_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580751998818 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580751998922 ""}
{ "Info" "0" "" "Project  = Slave_FPGA" {  } {  } 0 0 "Project  = Slave_FPGA" 0 0 "Fitter" 0 0 1580751998922 ""}
{ "Info" "0" "" "Revision = Slave_FPGA" {  } {  } 0 0 "Revision = Slave_FPGA" 0 0 "Fitter" 0 0 1580751998922 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1580751998995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Slave_FPGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Slave_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580751999000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580751999048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580751999048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580751999048 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580751999133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1580751999144 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580751999394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580751999394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580751999394 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580751999394 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/Slave_FPGA/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580751999396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/Slave_FPGA/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580751999396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/Slave_FPGA/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580751999396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/Slave_FPGA/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580751999396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/Slave_FPGA/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580751999396 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580751999396 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_E11 IOPAD_X21_Y29_N21 " "Can't place multiple pins assigned to pin location Pin_E11 (IOPAD_X21_Y29_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "HEX0_D0 Pin_E11 IOPAD_X21_Y29_N21 " "Pin HEX0_D0 is assigned to pin location Pin_E11 (IOPAD_X21_Y29_N21)" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D0 } } } { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D0" } } } } { "Slave_FPGA.bdf" "" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/Slave_FPGA.bdf" { { 896 1168 1344 912 "HEX0_D0" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/Slave_FPGA/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580751999410 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "pointplayer2 Pin_E11 IOPAD_X21_Y29_N21 " "Pin pointplayer2 is assigned to pin location Pin_E11 (IOPAD_X21_Y29_N21)" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { pointplayer2 } } } { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pointplayer2" } } } } { "Slave_FPGA.bdf" "" { Schematic "C:/Users/sv180061/Desktop/Slave_FPGA/Slave_FPGA.bdf" { { 872 -80 88 888 "pointplayer2" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pointplayer2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sv180061/Desktop/Slave_FPGA/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580751999410 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1580751999410 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580751999411 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1580751999457 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580751999618 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 03 18:46:39 2020 " "Processing ended: Mon Feb 03 18:46:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580751999618 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580751999618 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580751999618 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580751999618 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580752000292 ""}
