set_min_delay 30 -from [get_ports {clk0}] -rise_from [get_ports clk*] -through [get_ports clk*] -rise_through adder1 -fall_through [get_ports clk*] -to [get_clocks {core_clk}] -rise_to clk* -fall_to {clk1 clk2} -ignore_clock_latency
