# ECE128-Lab2
* The purpose of this lab is to design, implement, and test a one-bit full adder circuit using Verilog. The steps include designing the circuit, writing Verilog code, programming an FPGA board, testing with proper pin assignments, creating a testbench for simulation, presenting the results to a TA
* This file only includes the Verilog file and its test bench.
* Link to Lab and Assignment: <https://docs.google.com/document/d/1MX1G2xYmjGv_-yBsCWF8nOlqxDtGQvgp/edit>

