============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 07 2020  12:33:08 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5426__3680/Y  -       A1->Y F     AOI22X2        1  5.6   165   139     988    (-,-) 
  g5397__2802/Y  -       A->Y  R     NAND2X2        1  4.6    68    89    1077    (-,-) 
  LED_reg[13]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5422__4319/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5387__8428/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[9]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5428__8246/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5399__6783/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[1]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5424__5107/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5395__3680/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[11]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5423__8428/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5386__5107/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[10]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5427__1617/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5398__1705/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[14]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5421__6260/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5388__6260/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[8]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5420__5526/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5391__4319/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[7]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5419__2802/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5390__2398/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[6]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5425__6783/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5396__1617/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[12]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1063                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q F     DFFRHQX8       3 16.8    57   298     298    (-,-) 
  g5501__7482/Y  -       A->Y  R     NOR2X4         1  8.6    91    74     371    (-,-) 
  g5657__6260/Y  -       A->Y  F     NAND2X6        1  8.5    80    81     452    (-,-) 
  g5474__9315/Y  -       B->Y  R     NOR2X6         1 10.0    79    66     518    (-,-) 
  g5471__5115/Y  -       B->Y  F     NAND2X8        3 15.9    99    80     598    (-,-) 
  g5463__5122/Y  -       B->Y  R     NOR2X6         1 10.0    82    72     671    (-,-) 
  g5462__1617/Y  -       B->Y  F     NAND2X8        4 18.6   113    87     757    (-,-) 
  g5449__6260/Y  -       B->Y  R     NOR2X8         2 12.6    84    76     833    (-,-) 
  g5445__5115/Y  -       B->Y  F     NOR2X8         1 18.1    62    60     893    (-,-) 
  fopt5577/Y     -       A->Y  R     CLKINVX20     12 69.5    65    55     948    (-,-) 
  fopt5575/Y     -       A->Y  F     CLKINVX16      5 20.9    38    42     990    (-,-) 
  g5402__5115/Y  -       A1->Y R     OAI21X2        1  4.6   109    73    1063    (-,-) 
  LED_reg[3]/D   -       -     R     DFFRHQX8       1    -     -     0    1063    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1063                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q F     DFFRHQX8       3 16.8    57   298     298    (-,-) 
  g5501__7482/Y  -       A->Y  R     NOR2X4         1  8.6    91    74     371    (-,-) 
  g5657__6260/Y  -       A->Y  F     NAND2X6        1  8.5    80    81     452    (-,-) 
  g5474__9315/Y  -       B->Y  R     NOR2X6         1 10.0    79    66     518    (-,-) 
  g5471__5115/Y  -       B->Y  F     NAND2X8        3 15.9    99    80     598    (-,-) 
  g5463__5122/Y  -       B->Y  R     NOR2X6         1 10.0    82    72     671    (-,-) 
  g5462__1617/Y  -       B->Y  F     NAND2X8        4 18.6   113    87     757    (-,-) 
  g5449__6260/Y  -       B->Y  R     NOR2X8         2 12.6    84    76     833    (-,-) 
  g5445__5115/Y  -       B->Y  F     NOR2X8         1 18.1    62    60     893    (-,-) 
  fopt5577/Y     -       A->Y  R     CLKINVX20     12 69.5    65    55     948    (-,-) 
  fopt5575/Y     -       A->Y  F     CLKINVX16      5 20.9    38    42     990    (-,-) 
  g5401__1881/Y  -       A1->Y R     OAI21X2        1  4.6   109    73    1063    (-,-) 
  LED_reg[2]/D   -       -     R     DFFRHQX8       1    -     -     0    1063    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1063                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q F     DFFRHQX8       3 16.8    57   298     298    (-,-) 
  g5501__7482/Y  -       A->Y  R     NOR2X4         1  8.6    91    74     371    (-,-) 
  g5657__6260/Y  -       A->Y  F     NAND2X6        1  8.5    80    81     452    (-,-) 
  g5474__9315/Y  -       B->Y  R     NOR2X6         1 10.0    79    66     518    (-,-) 
  g5471__5115/Y  -       B->Y  F     NAND2X8        3 15.9    99    80     598    (-,-) 
  g5463__5122/Y  -       B->Y  R     NOR2X6         1 10.0    82    72     671    (-,-) 
  g5462__1617/Y  -       B->Y  F     NAND2X8        4 18.6   113    87     757    (-,-) 
  g5449__6260/Y  -       B->Y  R     NOR2X8         2 12.6    84    76     833    (-,-) 
  g5445__5115/Y  -       B->Y  F     NOR2X8         1 18.1    62    60     893    (-,-) 
  fopt5577/Y     -       A->Y  R     CLKINVX20     12 69.5    65    55     948    (-,-) 
  fopt5575/Y     -       A->Y  F     CLKINVX16      5 20.9    38    42     990    (-,-) 
  g5389__9315/Y  -       A1->Y R     OAI21X2        1  4.6   109    73    1063    (-,-) 
  LED_reg[5]/D   -       -     R     DFFRHQX8       1    -     -     0    1063    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1063                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q F     DFFRHQX8       3 16.8    57   298     298    (-,-) 
  g5501__7482/Y  -       A->Y  R     NOR2X4         1  8.6    91    74     371    (-,-) 
  g5657__6260/Y  -       A->Y  F     NAND2X6        1  8.5    80    81     452    (-,-) 
  g5474__9315/Y  -       B->Y  R     NOR2X6         1 10.0    79    66     518    (-,-) 
  g5471__5115/Y  -       B->Y  F     NAND2X8        3 15.9    99    80     598    (-,-) 
  g5463__5122/Y  -       B->Y  R     NOR2X6         1 10.0    82    72     671    (-,-) 
  g5462__1617/Y  -       B->Y  F     NAND2X8        4 18.6   113    87     757    (-,-) 
  g5449__6260/Y  -       B->Y  R     NOR2X8         2 12.6    84    76     833    (-,-) 
  g5445__5115/Y  -       B->Y  F     NOR2X8         1 18.1    62    60     893    (-,-) 
  fopt5577/Y     -       A->Y  R     CLKINVX20     12 69.5    65    55     948    (-,-) 
  fopt5575/Y     -       A->Y  F     CLKINVX16      5 20.9    38    42     990    (-,-) 
  g5400__6131/Y  -       A1->Y R     OAI21X2        1  4.6   109    73    1063    (-,-) 
  LED_reg[4]/D   -       -     R     DFFRHQX8       1    -     -     0    1063    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (2 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     162                  
     Required Time:=    1038                  
      Launch Clock:-       0                  
         Data Path:-    1037                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[0]/CK -       -      R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[0]/Q  -       CK->Q  R     DFFSRHQX8      7 25.0    70   305     305    (-,-) 
  g5516/Y               -       A->Y   F     INVX2          1  7.1    70    62     367    (-,-) 
  g5511__8246/Y         -       A->Y   R     NOR2X4         2 11.8   114    90     457    (-,-) 
  g5649__5107/Y         -       B->Y   F     NAND2X4        1  6.8    90    86     543    (-,-) 
  g5482__4733/Y         -       B0->Y  R     OAI21X4        1  9.7   114    60     603    (-,-) 
  g5467__7098/Y         -       A->Y   F     NOR2X8         2 12.6    57    69     672    (-,-) 
  g5458__5526/Y         -       B->Y   F     CLKAND2X6      2 12.5    55    93     765    (-,-) 
  g5643/Y               -       A->Y   R     INVX3          1  8.4    53    47     812    (-,-) 
  g5450__2346/Y         -       B->Y   F     NOR2X6         2  7.8    50    40     852    (-,-) 
  g5722/Y               -       A->Y   R     INVX2          1  4.7    44    41     893    (-,-) 
  g5563__7410/Y         -       A1N->Y R     OAI2BB1X4      1  4.6    60   143    1036    (-,-) 
  state_reg[0]/D        -       -      R     DFFSRHQX4      1    -     -     0    1037    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 16: MET (13 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     134                  
     Required Time:=    1066                  
      Launch Clock:-       0                  
         Data Path:-    1054                  
             Slack:=      13                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5458__5526/Y  -       A->Y  R     CLKAND2X6      2 12.4    50   111     787    (-,-) 
  g5643/Y        -       A->Y  F     INVX3          1  8.5    58    50     837    (-,-) 
  g5450__2346/Y  -       B->Y  R     NOR2X6         2  7.8    69    53     890    (-,-) 
  g5702/Y        -       B1->Y R     AO22X1         1  4.6   102   163    1053    (-,-) 
  state_reg[1]/D -       -     R     DFFRHQX4       1    -     -     0    1054    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (14 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      48                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1138                  
             Slack:=      14                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5458__5526/Y  -       A->Y  R     CLKAND2X6      2 12.4    50   111     787    (-,-) 
  g5448__2398/Y  -       B->Y  F     NOR2X6         1  9.8    62    42     829    (-,-) 
  g5445__5115/Y  -       A->Y  R     NOR2X8         1 18.1    96    77     907    (-,-) 
  fopt5577/Y     -       A->Y  F     CLKINVX20     12 69.5    75    73     980    (-,-) 
  g5561__1666/Y  -       B0->Y R     AOI21X4        1  5.6    82    64    1044    (-,-) 
  g5403__5526/Y  -       B0->Y F     OAI2BB1X2      1  4.6   110    94    1138    (-,-) 
  LED_reg[0]/D   -       -     F     DFFRHQX8       1    -     -     0    1138    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (20 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     138                  
     Required Time:=    1062                  
      Launch Clock:-       0                  
         Data Path:-    1041                  
             Slack:=      20                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q F     DFFRHQX8       3 16.8    57   298     298    (-,-) 
  g5501__7482/Y  -       A->Y  R     NOR2X4         1  8.6    91    74     371    (-,-) 
  g5657__6260/Y  -       A->Y  F     NAND2X6        1  8.5    80    81     452    (-,-) 
  g5474__9315/Y  -       B->Y  R     NOR2X6         1 10.0    79    66     518    (-,-) 
  g5471__5115/Y  -       B->Y  F     NAND2X8        3 15.9    99    80     598    (-,-) 
  g5463__5122/Y  -       B->Y  R     NOR2X6         1 10.0    82    72     671    (-,-) 
  g5462__1617/Y  -       B->Y  F     NAND2X8        4 18.6   113    87     757    (-,-) 
  g5449__6260/Y  -       B->Y  R     NOR2X8         2 12.6    84    76     833    (-,-) 
  g5445__5115/Y  -       B->Y  F     NOR2X8         1 18.1    62    60     893    (-,-) 
  fopt5577/Y     -       A->Y  R     CLKINVX20     12 69.5    65    55     948    (-,-) 
  fopt5575/Y     -       A->Y  F     CLKINVX16      5 20.9    38    42     990    (-,-) 
  g2/Y           -       B1->Y R     OAI2BB2X4      1  4.6   118    51    1041    (-,-) 
  LED_reg[15]/D  -       -     R     DFFRHQX8       1    -     -     0    1041    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (50 ps) Setup Check with Pin min_max_key_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     175                  
     Required Time:=    1025                  
      Launch Clock:-       0                  
         Data Path:-     976                  
             Slack:=      50                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  LED_reg[7]/CK        -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q         -       CK->Q F     DFFRHQX8       3 16.8    57   298     298    (-,-) 
  g5501__7482/Y        -       A->Y  R     NOR2X4         1  8.6    91    74     371    (-,-) 
  g5657__6260/Y        -       A->Y  F     NAND2X6        1  8.5    80    81     452    (-,-) 
  g5474__9315/Y        -       B->Y  R     NOR2X6         1 10.0    79    66     518    (-,-) 
  g5471__5115/Y        -       B->Y  F     NAND2X8        3 15.9    99    80     598    (-,-) 
  g5463__5122/Y        -       B->Y  R     NOR2X6         1 10.0    82    72     671    (-,-) 
  g5462__1617/Y        -       B->Y  F     NAND2X8        4 18.6   113    87     757    (-,-) 
  g5443__6417/Y        -       S0->Y R     MX2X1          1  4.6    94   218     976    (-,-) 
  min_max_key_reg[1]/D -       -     R     DFFSRHQX8      1    -     -     0     976    (-,-) 
#---------------------------------------------------------------------------------------------



Path 20: MET (50 ps) Setup Check with Pin min_max_key_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     175                  
     Required Time:=    1025                  
      Launch Clock:-       0                  
         Data Path:-     976                  
             Slack:=      50                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  LED_reg[7]/CK        -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q         -       CK->Q F     DFFRHQX8       3 16.8    57   298     298    (-,-) 
  g5501__7482/Y        -       A->Y  R     NOR2X4         1  8.6    91    74     371    (-,-) 
  g5657__6260/Y        -       A->Y  F     NAND2X6        1  8.5    80    81     452    (-,-) 
  g5474__9315/Y        -       B->Y  R     NOR2X6         1 10.0    79    66     518    (-,-) 
  g5471__5115/Y        -       B->Y  F     NAND2X8        3 15.9    99    80     598    (-,-) 
  g5463__5122/Y        -       B->Y  R     NOR2X6         1 10.0    82    72     671    (-,-) 
  g5462__1617/Y        -       B->Y  F     NAND2X8        4 18.6   113    87     757    (-,-) 
  g5444__5477/Y        -       S0->Y R     MX2X1          1  4.6    94   218     976    (-,-) 
  min_max_key_reg[0]/D -       -     R     DFFSRHQX8      1    -     -     0     976    (-,-) 
#---------------------------------------------------------------------------------------------



Path 21: MET (124 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     476                  
             Slack:=     124                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     DFFRHQX8       3 19.2    66   308     308    (-,-) 
  fopt5572/Y     -       A->Y  F     CLKINVX8       4 19.5    56    52     360    (-,-) 
  fopt5720/Y     -       A->Y  R     INVX1          3 12.4   192   116     476    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     476    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (142 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     458                  
             Slack:=     142                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     DFFRHQX8       2 15.7    60   304     304    (-,-) 
  fopt5588/Y     -       A->Y  F     CLKINVX8       4 19.4    55    50     354    (-,-) 
  fopt5712/Y     -       A->Y  R     INVX1          3 10.8   168   104     458    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     458    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (148 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=     148                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     DFFRHQX8       2 13.1    56   301     301    (-,-) 
  fopt5631/Y     -       A->Y  F     CLKINVX4       3 15.4    76    60     361    (-,-) 
  fopt5716/Y     -       A->Y  R     INVX2          4 15.9   127    91     452    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     452    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (153 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     DFFRHQX8       5 27.6    81   316     316    (-,-) 
  fopt5704/Y     -       A->Y  R     BUFX2          3 11.3    99   130     447    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     447    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (156 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     444                  
             Slack:=     156                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     DFFRHQX8       3 19.3    67   308     308    (-,-) 
  fopt5628/Y     -       A->Y  F     CLKINVX4       2 10.2    56    53     361    (-,-) 
  fopt5714/Y     -       A->Y  R     INVX2          4 15.9   126    83     444    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     444    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (160 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     440                  
             Slack:=     160                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     DFFRHQX8       3 16.7    62   305     305    (-,-) 
  fopt5584/Y     -       A->Y  F     CLKINVX4       2 10.4    56    52     357    (-,-) 
  fopt5718/Y     -       A->Y  R     INVX2          4 15.9   126    83     440    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     440    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (213 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=     213                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     DFFRHQX8       2 14.1    58   302     302    (-,-) 
  fopt5606/Y     -       A->Y  F     CLKINVX8       2 14.1    44    44     346    (-,-) 
  fopt5605/Y     -       A->Y  R     CLKINVX8       5 21.0    51    41     387    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     387    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (277 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=     277                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     DFFRHQX8       8 34.2    92   323     323    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     323    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (278 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     278                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     DFFRHQX8       7 32.7    89   322     322    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (278 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     278                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     DFFRHQX8       7 32.6    89   322     322    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (280 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     DFFRHQX8       7 31.5    87   320     320    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (280 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     DFFRHQX8       7 31.5    87   320     320    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (282 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     282                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     DFFRHQX8       6 29.5    84   318     318    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (282 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     282                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     DFFRHQX8       7 29.0    83   318     318    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (284 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     284                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     DFFRHQX8       6 27.0    80   316     316    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (286 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     286                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     DFFRHQX8       6 25.2    77   314     314    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

