Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Apr 24 00:59:29 2015
| Host              : nfxz-pc running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file CPU_PPU_CHIP_TEST_timing_summary_routed.rpt -rpx CPU_PPU_CHIP_TEST_timing_summary_routed.rpx
| Design            : CPU_PPU_CHIP_TEST
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/FSM_sequential_state_reg[0]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/FSM_sequential_state_reg[1]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/FSM_sequential_state_reg[2]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/FSM_sequential_state_reg[3]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/FSM_sequential_state_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_test/m_fsm/INS_reg[7]/C (HIGH)

 There are 429 register/latch pins with no clock driven by root clock pin: div16/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mask_nmi_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mask_nmi_reg[1]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ppu_test/dma/state_reg[0]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ppu_test/dma/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/flag_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/attr_time/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/attr_time/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/attr_time/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/attr_time/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/attr_time/Q_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/attr_time/Q_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/attr_time/Q_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/name_time/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/name_time/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pbf/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/FSM_onehot_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/FSM_onehot_state_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/FSM_onehot_state_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/FSM_onehot_state_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/palette_time/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/palette_time/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/palette_time/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/palette_time/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/palette_time/Q_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/palette_time/Q_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/plb/palette_time/Q_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/FSM_sequential_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/FSM_sequential_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/FSM_sequential_state_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[16]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[17]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[18]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[19]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[20]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[21]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[22]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[26]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[27]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[28]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[29]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[30]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[31]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_cpu/Q_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/pmf/wait_frame/Q_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/psf/sp_time/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/psf/sp_time/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/psf/sp_time/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/psf/sp_time/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/psf/sp_time/Q_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/psf/sp_time/Q_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ppu_test/psf/sp_time/Q_reg[6]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ppu_test/psf/state_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ppu_test/psf/state_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ppu_test/psf/state_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sn/tmp_reg[10]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vs/chv/ch/h_s/sig_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vs/chv/ch/rset_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vs/chv/cv/counter_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vs/chv/cv/rset_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vs/chv/cv/v_s/sig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 939 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.821     -218.665                    204                 3296        0.110        0.000                      0                 3296        4.020        0.000                       0                  3251  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.821     -218.665                    204                 3296        0.110        0.000                      0                 3296        4.020        0.000                       0                  3251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          204  Failing Endpoints,  Worst Slack       -3.821ns,  Total Violation     -218.665ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.218ns  (logic 4.134ns (31.275%)  route 9.084ns (68.725%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 14.711 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.782    12.229    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X51Y109        LUT5 (Prop_lut5_I4_O)        0.118    12.347 r  vs/chv/ch/color_t_i_1473/O
                         net (fo=129, routed)         0.755    13.102    vs/chv/ch/h_c[1]
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.326    13.428 r  vs/chv/ch/color_t_i_1474/O
                         net (fo=128, routed)         0.872    14.300    mslb/save_d/I2
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.124    14.424 r  mslb/save_d/color_t_i_1377/O
                         net (fo=1, routed)           0.000    14.424    mslb/save_d/n_0_color_t_i_1377
    SLICE_X51Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    14.662 r  mslb/save_d/color_t_i_637/O
                         net (fo=1, routed)           0.000    14.662    mslb/save_d/n_0_color_t_i_637
    SLICE_X51Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    14.766 r  mslb/save_d/color_t_i_266/O
                         net (fo=1, routed)           0.930    15.697    mslb/save_d/n_0_color_t_i_266
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.316    16.013 r  mslb/save_d/color_t_i_79/O
                         net (fo=1, routed)           0.000    16.013    mslb/save_d/n_0_color_t_i_79
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I1_O)      0.214    16.227 r  mslb/save_d/color_t_i_30/O
                         net (fo=1, routed)           0.978    17.205    mslb/save_d/n_0_color_t_i_30
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.297    17.502 r  mslb/save_d/color_t_i_6/O
                         net (fo=2, routed)           0.682    18.184    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.526    14.711    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    14.964    
                         clock uncertainty           -0.035    14.928    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.362    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -18.184    
  -------------------------------------------------------------------
                         slack                                 -3.821    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.217ns  (logic 4.134ns (31.279%)  route 9.083ns (68.721%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.782    12.229    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X51Y109        LUT5 (Prop_lut5_I4_O)        0.118    12.347 r  vs/chv/ch/color_t_i_1473/O
                         net (fo=129, routed)         0.755    13.102    vs/chv/ch/h_c[1]
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.326    13.428 r  vs/chv/ch/color_t_i_1474/O
                         net (fo=128, routed)         0.872    14.300    mslb/save_d/I2
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.124    14.424 r  mslb/save_d/color_t_i_1377/O
                         net (fo=1, routed)           0.000    14.424    mslb/save_d/n_0_color_t_i_1377
    SLICE_X51Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    14.662 r  mslb/save_d/color_t_i_637/O
                         net (fo=1, routed)           0.000    14.662    mslb/save_d/n_0_color_t_i_637
    SLICE_X51Y120        MUXF8 (Prop_muxf8_I0_O)      0.104    14.766 r  mslb/save_d/color_t_i_266/O
                         net (fo=1, routed)           0.930    15.697    mslb/save_d/n_0_color_t_i_266
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.316    16.013 r  mslb/save_d/color_t_i_79/O
                         net (fo=1, routed)           0.000    16.013    mslb/save_d/n_0_color_t_i_79
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I1_O)      0.214    16.227 r  mslb/save_d/color_t_i_30/O
                         net (fo=1, routed)           0.978    17.205    mslb/save_d/n_0_color_t_i_30
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.297    17.502 r  mslb/save_d/color_t_i_6/O
                         net (fo=2, routed)           0.680    18.182    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.529    14.714    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    14.967    
                         clock uncertainty           -0.035    14.931    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.365    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -18.182    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.752ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 3.864ns (29.386%)  route 9.285ns (70.614%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 14.711 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.344    11.790    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124    11.914 f  vs/chv/ch/color_t_i_1456/O
                         net (fo=6, routed)           0.980    12.895    vs/chv/ch/n_0_color_t_i_1456
    SLICE_X53Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.019 r  vs/chv/ch/color_t_i_813/O
                         net (fo=75, routed)          0.944    13.963    mslb/save_d/I13
    SLICE_X60Y114        MUXF7 (Prop_muxf7_S_O)       0.292    14.255 r  mslb/save_d/color_t_i_372/O
                         net (fo=1, routed)           0.807    15.062    vs/chv/ch/I90
    SLICE_X62Y116        LUT4 (Prop_lut4_I3_O)        0.297    15.359 r  vs/chv/ch/color_t_i_133/O
                         net (fo=1, routed)           0.670    16.029    vs/chv/ch/n_0_color_t_i_133
    SLICE_X62Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  vs/chv/ch/color_t_i_46/O
                         net (fo=1, routed)           0.000    16.153    vs/chv/ch/n_0_color_t_i_46
    SLICE_X62Y116        MUXF7 (Prop_muxf7_I0_O)      0.209    16.362 r  vs/chv/ch/color_t_i_14/O
                         net (fo=1, routed)           0.990    17.352    vs/chv/ch/n_0_color_t_i_14
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.297    17.649 r  vs/chv/ch/color_t_i_2/O
                         net (fo=2, routed)           0.466    18.114    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.526    14.711    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    14.964    
                         clock uncertainty           -0.035    14.928    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.362    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                 -3.752    

Slack (VIOLATED) :        -3.748ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.148ns  (logic 3.864ns (29.389%)  route 9.284ns (70.611%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.344    11.790    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124    11.914 f  vs/chv/ch/color_t_i_1456/O
                         net (fo=6, routed)           0.980    12.895    vs/chv/ch/n_0_color_t_i_1456
    SLICE_X53Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.019 r  vs/chv/ch/color_t_i_813/O
                         net (fo=75, routed)          0.944    13.963    mslb/save_d/I13
    SLICE_X60Y114        MUXF7 (Prop_muxf7_S_O)       0.292    14.255 r  mslb/save_d/color_t_i_372/O
                         net (fo=1, routed)           0.807    15.062    vs/chv/ch/I90
    SLICE_X62Y116        LUT4 (Prop_lut4_I3_O)        0.297    15.359 r  vs/chv/ch/color_t_i_133/O
                         net (fo=1, routed)           0.670    16.029    vs/chv/ch/n_0_color_t_i_133
    SLICE_X62Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  vs/chv/ch/color_t_i_46/O
                         net (fo=1, routed)           0.000    16.153    vs/chv/ch/n_0_color_t_i_46
    SLICE_X62Y116        MUXF7 (Prop_muxf7_I0_O)      0.209    16.362 r  vs/chv/ch/color_t_i_14/O
                         net (fo=1, routed)           0.990    17.352    vs/chv/ch/n_0_color_t_i_14
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.297    17.649 r  vs/chv/ch/color_t_i_2/O
                         net (fo=2, routed)           0.464    18.113    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.529    14.714    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    14.967    
                         clock uncertainty           -0.035    14.931    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.365    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 -3.748    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.956ns  (logic 4.100ns (31.646%)  route 8.856ns (68.354%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 14.711 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.637    12.084    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X51Y113        LUT5 (Prop_lut5_I4_O)        0.119    12.203 r  vs/chv/ch/color_t_i_1471/O
                         net (fo=129, routed)         0.686    12.889    vs/chv/ch/O16
    SLICE_X50Y115        LUT6 (Prop_lut6_I4_O)        0.332    13.221 r  vs/chv/ch/color_t_i_1472/O
                         net (fo=128, routed)         0.929    14.150    mslb/save_d/I5
    SLICE_X53Y117        LUT6 (Prop_lut6_I4_O)        0.124    14.274 r  mslb/save_d/color_t_i_1234/O
                         net (fo=1, routed)           0.000    14.274    mslb/save_d/n_0_color_t_i_1234
    SLICE_X53Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    14.486 r  mslb/save_d/color_t_i_566/O
                         net (fo=1, routed)           0.000    14.486    mslb/save_d/n_0_color_t_i_566
    SLICE_X53Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    14.580 r  mslb/save_d/color_t_i_230/O
                         net (fo=1, routed)           1.017    15.597    mslb/save_d/n_0_color_t_i_230
    SLICE_X56Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.913 r  mslb/save_d/color_t_i_70/O
                         net (fo=1, routed)           0.000    15.913    mslb/save_d/n_0_color_t_i_70
    SLICE_X56Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    16.122 r  mslb/save_d/color_t_i_26/O
                         net (fo=1, routed)           0.963    17.084    mslb/save_d/n_0_color_t_i_26
    SLICE_X60Y112        LUT6 (Prop_lut6_I1_O)        0.297    17.381 r  mslb/save_d/color_t_i_5/O
                         net (fo=2, routed)           0.540    17.921    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.526    14.711    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    14.964    
                         clock uncertainty           -0.035    14.928    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.362    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.556ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.956ns  (logic 4.100ns (31.646%)  route 8.856ns (68.354%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.637    12.084    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X51Y113        LUT5 (Prop_lut5_I4_O)        0.119    12.203 r  vs/chv/ch/color_t_i_1471/O
                         net (fo=129, routed)         0.686    12.889    vs/chv/ch/O16
    SLICE_X50Y115        LUT6 (Prop_lut6_I4_O)        0.332    13.221 r  vs/chv/ch/color_t_i_1472/O
                         net (fo=128, routed)         0.929    14.150    mslb/save_d/I5
    SLICE_X53Y117        LUT6 (Prop_lut6_I4_O)        0.124    14.274 r  mslb/save_d/color_t_i_1234/O
                         net (fo=1, routed)           0.000    14.274    mslb/save_d/n_0_color_t_i_1234
    SLICE_X53Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    14.486 r  mslb/save_d/color_t_i_566/O
                         net (fo=1, routed)           0.000    14.486    mslb/save_d/n_0_color_t_i_566
    SLICE_X53Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    14.580 r  mslb/save_d/color_t_i_230/O
                         net (fo=1, routed)           1.017    15.597    mslb/save_d/n_0_color_t_i_230
    SLICE_X56Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.913 r  mslb/save_d/color_t_i_70/O
                         net (fo=1, routed)           0.000    15.913    mslb/save_d/n_0_color_t_i_70
    SLICE_X56Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    16.122 r  mslb/save_d/color_t_i_26/O
                         net (fo=1, routed)           0.963    17.084    mslb/save_d/n_0_color_t_i_26
    SLICE_X60Y112        LUT6 (Prop_lut6_I1_O)        0.297    17.381 r  mslb/save_d/color_t_i_5/O
                         net (fo=2, routed)           0.540    17.921    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.529    14.714    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    14.967    
                         clock uncertainty           -0.035    14.931    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.365    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                 -3.556    

Slack (VIOLATED) :        -3.507ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.904ns  (logic 3.869ns (29.983%)  route 9.035ns (70.017%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 14.711 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.344    11.790    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124    11.914 f  vs/chv/ch/color_t_i_1456/O
                         net (fo=6, routed)           0.991    12.905    vs/chv/ch/n_0_color_t_i_1456
    SLICE_X51Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.029 r  vs/chv/ch/color_t_i_677/O
                         net (fo=64, routed)          0.767    13.796    mslb/save_d/h_c[0]
    SLICE_X48Y108        MUXF7 (Prop_muxf7_S_O)       0.296    14.092 r  mslb/save_d/color_t_i_308/O
                         net (fo=1, routed)           0.407    14.498    vs/chv/ch/I41
    SLICE_X49Y108        LUT4 (Prop_lut4_I2_O)        0.298    14.797 r  vs/chv/ch/color_t_i_96/O
                         net (fo=1, routed)           0.918    15.714    vs/chv/ch/n_0_color_t_i_96
    SLICE_X56Y106        LUT6 (Prop_lut6_I3_O)        0.124    15.838 r  vs/chv/ch/color_t_i_36/O
                         net (fo=1, routed)           0.000    15.838    vs/chv/ch/n_0_color_t_i_36
    SLICE_X56Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    16.047 r  vs/chv/ch/color_t_i_8/O
                         net (fo=1, routed)           0.789    16.837    vs/chv/ch/n_0_color_t_i_8
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.297    17.134 r  vs/chv/ch/color_t_i_1/O
                         net (fo=2, routed)           0.736    17.869    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.526    14.711    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    14.964    
                         clock uncertainty           -0.035    14.928    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.362    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                 -3.507    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.904ns  (logic 3.869ns (29.983%)  route 9.035ns (70.017%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.344    11.790    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124    11.914 f  vs/chv/ch/color_t_i_1456/O
                         net (fo=6, routed)           0.991    12.905    vs/chv/ch/n_0_color_t_i_1456
    SLICE_X51Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.029 r  vs/chv/ch/color_t_i_677/O
                         net (fo=64, routed)          0.767    13.796    mslb/save_d/h_c[0]
    SLICE_X48Y108        MUXF7 (Prop_muxf7_S_O)       0.296    14.092 r  mslb/save_d/color_t_i_308/O
                         net (fo=1, routed)           0.407    14.498    vs/chv/ch/I41
    SLICE_X49Y108        LUT4 (Prop_lut4_I2_O)        0.298    14.797 r  vs/chv/ch/color_t_i_96/O
                         net (fo=1, routed)           0.918    15.714    vs/chv/ch/n_0_color_t_i_96
    SLICE_X56Y106        LUT6 (Prop_lut6_I3_O)        0.124    15.838 r  vs/chv/ch/color_t_i_36/O
                         net (fo=1, routed)           0.000    15.838    vs/chv/ch/n_0_color_t_i_36
    SLICE_X56Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    16.047 r  vs/chv/ch/color_t_i_8/O
                         net (fo=1, routed)           0.789    16.837    vs/chv/ch/n_0_color_t_i_8
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.297    17.134 r  vs/chv/ch/color_t_i_1/O
                         net (fo=2, routed)           0.736    17.869    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.529    14.714    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    14.967    
                         clock uncertainty           -0.035    14.931    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.365    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.419ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.816ns  (logic 3.950ns (30.821%)  route 8.866ns (69.179%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 14.711 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.637    12.084    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X51Y113        LUT5 (Prop_lut5_I4_O)        0.124    12.208 r  vs/chv/ch/color_t_i_1469/O
                         net (fo=129, routed)         0.538    12.746    vs/chv/ch/O14
    SLICE_X52Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.870 r  vs/chv/ch/color_t_i_1470/O
                         net (fo=128, routed)         0.940    13.810    mslb/save_d/I8
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    13.934 r  mslb/save_d/color_t_i_1124/O
                         net (fo=1, routed)           0.000    13.934    mslb/save_d/n_0_color_t_i_1124
    SLICE_X49Y116        MUXF7 (Prop_muxf7_I1_O)      0.245    14.179 r  mslb/save_d/color_t_i_511/O
                         net (fo=1, routed)           0.000    14.179    mslb/save_d/n_0_color_t_i_511
    SLICE_X49Y116        MUXF8 (Prop_muxf8_I0_O)      0.104    14.283 r  mslb/save_d/color_t_i_203/O
                         net (fo=1, routed)           1.244    15.527    mslb/save_d/n_0_color_t_i_203
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.316    15.843 r  mslb/save_d/color_t_i_63/O
                         net (fo=1, routed)           0.000    15.843    mslb/save_d/n_0_color_t_i_63
    SLICE_X63Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    16.060 r  mslb/save_d/color_t_i_22/O
                         net (fo=1, routed)           0.821    16.881    mslb/save_d/n_0_color_t_i_22
    SLICE_X62Y109        LUT6 (Prop_lut6_I1_O)        0.299    17.180 r  mslb/save_d/color_t_i_4/O
                         net (fo=2, routed)           0.601    17.781    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.526    14.711    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    14.964    
                         clock uncertainty           -0.035    14.928    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.362    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -17.781    
  -------------------------------------------------------------------
                         slack                                 -3.419    

Slack (VIOLATED) :        -3.414ns  (required time - arrival time)
  Source:                 vs/chv/ch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.814ns  (logic 3.950ns (30.825%)  route 8.864ns (69.175%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.607     4.965    vs/chv/ch/clk_IBUF_BUFG
    SLICE_X52Y110                                                     r  vs/chv/ch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  vs/chv/ch/counter_reg[5]/Q
                         net (fo=4, routed)           0.551     5.972    vs/chv/ch/h_counter[5]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.628 r  vs/chv/ch/color_t_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.628    vs/chv/ch/n_0_color_t_i_41
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.867 r  vs/chv/ch/color_t_i_40/O[2]
                         net (fo=8, routed)           0.903     7.770    h_c1[11]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.302     8.072 r  color_t_i_1460/O
                         net (fo=1, routed)           0.573     8.645    n_0_color_t_i_1460
    SLICE_X49Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  color_t_i_690/O
                         net (fo=3, routed)           0.610     9.378    vs/chv/ch/I10
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  vs/chv/ch/color_t_i_676/O
                         net (fo=2, routed)           0.557    10.059    vs/chv/ch/n_0_color_t_i_676
    SLICE_X51Y113        LUT2 (Prop_lut2_I1_O)        0.124    10.183 f  vs/chv/ch/color_t_i_285/O
                         net (fo=63, routed)          0.327    10.510    vs/chv/ch/n_0_color_t_i_285
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  vs/chv/ch/color_t_i_1466/O
                         net (fo=2, routed)           0.160    10.794    vs/chv/ch/n_0_color_t_i_1466
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.124    10.918 f  vs/chv/ch/color_t_i_814/O
                         net (fo=21, routed)          0.404    11.323    vs/chv/ch/n_0_color_t_i_814
    SLICE_X48Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.447 f  vs/chv/ch/color_t_i_1464/O
                         net (fo=7, routed)           0.637    12.084    vs/chv/ch/n_0_color_t_i_1464
    SLICE_X51Y113        LUT5 (Prop_lut5_I4_O)        0.124    12.208 r  vs/chv/ch/color_t_i_1469/O
                         net (fo=129, routed)         0.538    12.746    vs/chv/ch/O14
    SLICE_X52Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.870 r  vs/chv/ch/color_t_i_1470/O
                         net (fo=128, routed)         0.940    13.810    mslb/save_d/I8
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    13.934 r  mslb/save_d/color_t_i_1124/O
                         net (fo=1, routed)           0.000    13.934    mslb/save_d/n_0_color_t_i_1124
    SLICE_X49Y116        MUXF7 (Prop_muxf7_I1_O)      0.245    14.179 r  mslb/save_d/color_t_i_511/O
                         net (fo=1, routed)           0.000    14.179    mslb/save_d/n_0_color_t_i_511
    SLICE_X49Y116        MUXF8 (Prop_muxf8_I0_O)      0.104    14.283 r  mslb/save_d/color_t_i_203/O
                         net (fo=1, routed)           1.244    15.527    mslb/save_d/n_0_color_t_i_203
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.316    15.843 r  mslb/save_d/color_t_i_63/O
                         net (fo=1, routed)           0.000    15.843    mslb/save_d/n_0_color_t_i_63
    SLICE_X63Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    16.060 r  mslb/save_d/color_t_i_22/O
                         net (fo=1, routed)           0.821    16.881    mslb/save_d/n_0_color_t_i_22
    SLICE_X62Y109        LUT6 (Prop_lut6_I1_O)        0.299    17.180 r  mslb/save_d/color_t_i_4/O
                         net (fo=2, routed)           0.600    17.780    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y44         RAMB18E1                                     r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.529    14.714    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44                                                      r  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    14.967    
                         clock uncertainty           -0.035    14.931    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.365    color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -17.780    
  -------------------------------------------------------------------
                         slack                                 -3.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ppu_test/p/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mslb/save_d/data_reg[35][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.204ns (49.750%)  route 0.206ns (50.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.599     1.433    ppu_test/p/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40                                                      r  ppu_test/p/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.637 r  ppu_test/p/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=512, routed)         0.206     1.843    mslb/save_d/D[0]
    SLICE_X62Y99         FDRE                                         r  mslb/save_d/data_reg[35][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.840     1.909    mslb/save_d/clk_IBUF_BUFG
    SLICE_X62Y99                                                      r  mslb/save_d/data_reg[35][0]/C
                         clock pessimism             -0.235     1.673    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.059     1.732    mslb/save_d/data_reg[35][0]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.561     1.394    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y68                                                      r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y68         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.115     1.650    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X68Y68         FDRE                                         r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.831     1.900    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y68                                                      r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.505     1.394    
    SLICE_X68Y68         FDRE (Hold_fdre_C_D)         0.066     1.460    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.561     1.394    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y68                                                      r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y68         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125     1.660    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X68Y68         FDRE                                         r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.831     1.900    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y68                                                      r  prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.505     1.394    
    SLICE_X68Y68         FDRE (Hold_fdre_C_D)         0.070     1.464    prom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bi/slr/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bi/slr/Q_reg[7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.367%)  route 0.217ns (60.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.569     1.402    bi/slr/clk_IBUF_BUFG
    SLICE_X68Y97                                                      r  bi/slr/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  bi/slr/Q_reg[2]/Q
                         net (fo=2, routed)           0.217     1.760    bi/slr/n_0_Q_reg[2]
    SLICE_X66Y98         SRL16E                                       r  bi/slr/Q_reg[7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.841     1.910    bi/slr/clk_IBUF_BUFG
    SLICE_X66Y98                                                      r  bi/slr/Q_reg[7]_srl5/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X66Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.555    bi/slr/Q_reg[7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bi/nolabel_line57/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bi/nolabel_line57/pulse_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.234ns (73.307%)  route 0.085ns (26.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 6.935 - 5.000 ) 
    Source Clock Delay      (SCD):    1.427ns = ( 6.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.594     6.427    bi/nolabel_line57/clk_IBUF_BUFG
    SLICE_X3Y114                                                      r  bi/nolabel_line57/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.133     6.560 r  bi/nolabel_line57/reset_reg/Q
                         net (fo=2, routed)           0.085     6.646    bi/nolabel_line57/reset
    SLICE_X3Y114         LUT4 (Prop_lut4_I2_O)        0.101     6.747 r  bi/nolabel_line57/pulse_i_1/O
                         net (fo=1, routed)           0.000     6.747    bi/nolabel_line57/n_0_pulse_i_1
    SLICE_X3Y114         FDRE                                         r  bi/nolabel_line57/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.866     6.935    bi/nolabel_line57/clk_IBUF_BUFG
    SLICE_X3Y114                                                      r  bi/nolabel_line57/pulse_reg/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.427    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.114     6.541    bi/nolabel_line57/pulse_reg
  -------------------------------------------------------------------
                         required time                         -6.541    
                         arrival time                           6.747    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bi/slr/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bi/slr/Q_reg[23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.054%)  route 0.230ns (61.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.568     1.401    bi/slr/clk_IBUF_BUFG
    SLICE_X71Y96                                                      r  bi/slr/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  bi/slr/Q_reg[9]/Q
                         net (fo=2, routed)           0.230     1.772    bi/slr/p_0_in6_in
    SLICE_X66Y98         SRL16E                                       r  bi/slr/Q_reg[23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.841     1.910    bi/slr/clk_IBUF_BUFG
    SLICE_X66Y98                                                      r  bi/slr/Q_reg[23]_srl14/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X66Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.557    bi/slr/Q_reg[23]_srl14
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bi/testfsm/c5byte/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bi/testfsm/c5byte/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.087%)  route 0.134ns (41.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.589     1.422    bi/testfsm/c5byte/clk_IBUF_BUFG
    SLICE_X5Y119                                                      r  bi/testfsm/c5byte/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  bi/testfsm/c5byte/Q_reg[0]/Q
                         net (fo=7, routed)           0.134     1.698    bi/testfsm/c5byte/n_0_Q_reg[0]
    SLICE_X5Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.743 r  bi/testfsm/c5byte/Q[5]_i_1__6/O
                         net (fo=1, routed)           0.000     1.743    bi/testfsm/c5byte/n_0_Q[5]_i_1__6
    SLICE_X5Y120         FDRE                                         r  bi/testfsm/c5byte/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.856     1.926    bi/testfsm/c5byte/clk_IBUF_BUFG
    SLICE_X5Y120                                                      r  bi/testfsm/c5byte/Q_reg[5]/C
                         clock pessimism             -0.490     1.435    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.092     1.527    bi/testfsm/c5byte/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 bi/nolabel_line57/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bi/nolabel_line57/cnt_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.231ns (73.054%)  route 0.085ns (26.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 6.935 - 5.000 ) 
    Source Clock Delay      (SCD):    1.427ns = ( 6.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.594     6.427    bi/nolabel_line57/clk_IBUF_BUFG
    SLICE_X3Y114                                                      r  bi/nolabel_line57/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.133     6.560 f  bi/nolabel_line57/reset_reg/Q
                         net (fo=2, routed)           0.085     6.646    bi/nolabel_line57/reset
    SLICE_X3Y114         LUT3 (Prop_lut3_I1_O)        0.098     6.744 r  bi/nolabel_line57/cnt_i_1/O
                         net (fo=1, routed)           0.000     6.744    bi/nolabel_line57/n_0_cnt_i_1
    SLICE_X3Y114         FDRE                                         r  bi/nolabel_line57/cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.866     6.935    bi/nolabel_line57/clk_IBUF_BUFG
    SLICE_X3Y114                                                      r  bi/nolabel_line57/cnt_reg/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.427    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.098     6.525    bi/nolabel_line57/cnt_reg
  -------------------------------------------------------------------
                         required time                         -6.525    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bi/gc/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bi/gc/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.588     1.421    bi/gc/clk_IBUF_BUFG
    SLICE_X4Y120                                                      r  bi/gc/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.128     1.549 r  bi/gc/counter_reg[4]/Q
                         net (fo=3, routed)           0.089     1.639    bi/gc/n_0_counter_reg[4]
    SLICE_X4Y120         LUT6 (Prop_lut6_I4_O)        0.099     1.738 r  bi/gc/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.738    bi/gc/p_0_in[5]
    SLICE_X4Y120         FDRE                                         r  bi/gc/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.856     1.926    bi/gc/clk_IBUF_BUFG
    SLICE_X4Y120                                                      r  bi/gc/counter_reg[5]/C
                         clock pessimism             -0.504     1.421    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.092     1.513    bi/gc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bi/tc/c10/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bi/tc/c10/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.285ns (82.173%)  route 0.062ns (17.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.594     1.427    bi/tc/c10/clk_IBUF_BUFG
    SLICE_X4Y112                                                      r  bi/tc/c10/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.568 f  bi/tc/c10/Q_reg[3]/Q
                         net (fo=3, routed)           0.062     1.630    bi/tc/c10/n_0_Q_reg[3]
    SLICE_X5Y112         LUT1 (Prop_lut1_I0_O)        0.045     1.675 r  bi/tc/c10/Q[4]_i_3__0/O
                         net (fo=1, routed)           0.000     1.675    bi/tc/c10/n_0_Q[4]_i_3__0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.774 r  bi/tc/c10/Q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.774    bi/tc/c10/n_4_Q_reg[4]_i_1
    SLICE_X5Y112         FDRE                                         r  bi/tc/c10/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.863     1.933    bi/tc/c10/clk_IBUF_BUFG
    SLICE_X5Y112                                                      r  bi/tc/c10/Q_reg[4]/C
                         clock pessimism             -0.492     1.440    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.105     1.545    bi/tc/c10/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                           
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X1Y44  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK                   
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X1Y44  color_t/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK                   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X1Y36  ppu_test/oam/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK             
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X1Y36  ppu_test/oam/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK             
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X1Y40  ppu_test/p/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X1Y40  ppu_test/p/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y25  ppu_test/plb/vrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y25  ppu_test/plb/vrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y25  ppu_test/plb/vrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y25  ppu_test/plb/vrom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[23]_srl14/CLK                                                                                                                                                    
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[7]_srl5/CLK                                                                                                                                                      
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[23]_srl14/CLK                                                                                                                                                    
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[7]_srl5/CLK                                                                                                                                                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X3Y120  bi/gc/counter_reg[0]/C                                                                                                                                                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X3Y120  bi/gc/counter_reg[1]/C                                                                                                                                                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X3Y120  bi/gc/counter_reg[2]/C                                                                                                                                                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X3Y114  bi/nolabel_line57/cnt_reg/C                                                                                                                                                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X3Y114  bi/nolabel_line57/pulse_reg/C                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X3Y114  bi/nolabel_line57/reset_reg/C                                                                                                                                                 
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[23]_srl14/CLK                                                                                                                                                    
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[23]_srl14/CLK                                                                                                                                                    
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[7]_srl5/CLK                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y98  bi/slr/Q_reg[7]_srl5/CLK                                                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X4Y105  bi/gfc/counter_reg[0]/C                                                                                                                                                       
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X4Y107  bi/gfc/counter_reg[10]/C                                                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X4Y107  bi/gfc/counter_reg[11]/C                                                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X4Y108  bi/gfc/counter_reg[12]/C                                                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X4Y108  bi/gfc/counter_reg[13]/C                                                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X4Y108  bi/gfc/counter_reg[14]/C                                                                                                                                                      



