tst r0, r1 
mvnne r1, r2 
mvneq r1, r2 
orr r3, r1, r0, asr #11 
add r1, r3, #1 
mov r2, r1 
mvn r0, r2 
rsb r3, r0, r2 
