{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736629483296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736629483297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 18:04:43 2025 " "Processing started: Sat Jan 11 18:04:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736629483297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629483297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off banco_de_pruebas_simplificado -c banco_de_pruebas_simplificado " "Command: quartus_map --read_settings_files=on --write_settings_files=off banco_de_pruebas_simplificado -c banco_de_pruebas_simplificado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629483297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736629484096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736629484096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_CIC-rtl " "Found design unit 1: sram_CIC-rtl" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499385 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_CIC " "Found entity 1: sram_CIC" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behav " "Found design unit 1: sram-behav" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499389 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba_1-arch " "Found design unit 1: prueba_1-arch" {  } { { "prueba_1.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/prueba_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499392 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba_1 " "Found entity 1: prueba_1" {  } { { "prueba_1.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/prueba_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_sram_cic_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_sram_cic_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_sram_CIC_UART-rtl " "Found design unit 1: Controlador_sram_CIC_UART-rtl" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/Controlador_sram_CIC_UART.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_sram_CIC_UART " "Found entity 1: Controlador_sram_CIC_UART" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/Controlador_sram_CIC_UART.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file access_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 access_UART-rtl " "Found design unit 1: access_UART-rtl" {  } { { "access_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/access_UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499400 ""} { "Info" "ISGN_ENTITY_NAME" "1 access_UART " "Found entity 1: access_UART" {  } { { "access_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/access_UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499408 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(11) " "Verilog HDL information at ram.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/ram.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736629499412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "Programador_controlador_block.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499419 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499423 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_control-arch " "Found design unit 1: decod_control-arch" {  } { { "decod_control.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/decod_control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499426 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_control " "Found entity 1: decod_control" {  } { { "decod_control.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/decod_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador_mod_tes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador_mod_tes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinador_mod_tes-rtl " "Found design unit 1: coordinador_mod_tes-rtl" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/coordinador_mod_tes.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499431 ""} { "Info" "ISGN_ENTITY_NAME" "1 coordinador_mod_tes " "Found entity 1: coordinador_mod_tes" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/coordinador_mod_tes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499435 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "catura_pixeles_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file catura_pixeles_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles_2-arch " "Found design unit 1: captura_pixeles_2-arch" {  } { { "catura_pixeles_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/catura_pixeles_2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499439 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles_2 " "Found entity 1: captura_pixeles_2" {  } { { "catura_pixeles_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/catura_pixeles_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algo_3_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file algo_3_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 algo_3_final-rtl " "Found design unit 1: algo_3_final-rtl" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/algo_3_final.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499444 ""} { "Info" "ISGN_ENTITY_NAME" "1 algo_3_final " "Found entity 1: algo_3_final" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/algo_3_final.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file access_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 access_ram-rtl " "Found design unit 1: access_ram-rtl" {  } { { "access_ram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/access_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499448 ""} { "Info" "ISGN_ENTITY_NAME" "1 access_ram " "Found entity 1: access_ram" {  } { { "access_ram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/access_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sin_testigo_a_pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_sin_testigo_a_pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_sin_testigo_a_pc " "Found entity 1: test_sin_testigo_a_pc" {  } { { "test_sin_testigo_a_pc.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/test_sin_testigo_a_pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testigo_error.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testigo_error.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testigo_error-arch " "Found design unit 1: testigo_error-arch" {  } { { "testigo_error.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/testigo_error.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499456 ""} { "Info" "ISGN_ENTITY_NAME" "1 testigo_error " "Found entity 1: testigo_error" {  } { { "testigo_error.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/testigo_error.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_pruebas_simplificado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file banco_de_pruebas_simplificado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 banco_de_pruebas_simplificado " "Found entity 1: banco_de_pruebas_simplificado" {  } { { "banco_de_pruebas_simplificado.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "captura_pixeles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file captura_pixeles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles-arch " "Found design unit 1: captura_pixeles-arch" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/captura_pixeles.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499463 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles " "Found entity 1: captura_pixeles" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/captura_pixeles.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629499463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(42) " "Verilog HDL Parameter Declaration warning at uart_tx.v(42): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/uart_tx.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1736629499472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "banco_de_pruebas_simplificado " "Elaborating entity \"banco_de_pruebas_simplificado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736629499621 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "algo_3_final inst " "Block or symbol \"algo_3_final\" of instance \"inst\" overlaps another block or symbol" {  } { { "banco_de_pruebas_simplificado.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 224 24 352 496 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1736629499656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinador_mod_tes coordinador_mod_tes:inst8 " "Elaborating entity \"coordinador_mod_tes\" for hierarchy \"coordinador_mod_tes:inst8\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst8" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 616 -1032 -728 888 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_esp_fin_algo coordinador_mod_tes.vhd(67) " "Verilog HDL or VHDL warning at coordinador_mod_tes.vhd(67): object \"flag_esp_fin_algo\" assigned a value but never read" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/coordinador_mod_tes.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736629499686 "|banco_de_pruebas_simplificado|coordinador_mod_tes:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programador_controlador_block Programador_controlador_block:inst1 " "Elaborating entity \"Programador_controlador_block\" for hierarchy \"Programador_controlador_block:inst1\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst1" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 704 48 168 800 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador Programador_controlador_block:inst1\|controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"Programador_controlador_block:inst1\|controlador:inst\"" {  } { { "Programador_controlador_block.bdf" "inst" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/Programador_controlador_block.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador Programador_controlador_block:inst1\|programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"Programador_controlador_block:inst1\|programador:inst1\"" {  } { { "Programador_controlador_block.bdf" "inst1" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/Programador_controlador_block.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst13 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst13\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst13" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 704 -208 -56 784 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "algo_3_final algo_3_final:inst " "Elaborating entity \"algo_3_final\" for hierarchy \"algo_3_final:inst\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 224 24 352 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles_2 captura_pixeles_2:inst10 " "Elaborating entity \"captura_pixeles_2\" for hierarchy \"captura_pixeles_2:inst10\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst10" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 272 -632 -408 416 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst5 " "Elaborating entity \"ram\" for hierarchy \"ram:inst5\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst5" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 712 952 1232 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst3 " "Elaborating entity \"ram\" for hierarchy \"ram:inst3\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst3" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 456 952 1232 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst2 " "Elaborating entity \"ram\" for hierarchy \"ram:inst2\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst2" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 224 944 1224 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst12 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst12\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst12" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 1016 -528 -216 1128 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(137) " "Verilog HDL assignment warning at uart_tx.v(137): truncated value with size 10 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/uart_tx.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736629499745 "|test_sin_testigo_a_pc|uart_tx:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(139) " "Verilog HDL assignment warning at uart_tx.v(139): truncated value with size 10 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/uart_tx.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736629499745 "|test_sin_testigo_a_pc|uart_tx:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access_UART access_UART:inst20 " "Elaborating entity \"access_UART\" for hierarchy \"access_UART:inst20\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst20" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 1048 -896 -696 1192 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_sram_CIC_UART Controlador_sram_CIC_UART:inst16 " "Elaborating entity \"Controlador_sram_CIC_UART\" for hierarchy \"Controlador_sram_CIC_UART:inst16\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst16" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { -448 -304 -40 -208 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prueba_1 prueba_1:inst15 " "Elaborating entity \"prueba_1\" for hierarchy \"prueba_1:inst15\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst15" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { -240 -1232 -1040 -160 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_CIC sram_CIC:inst17 " "Elaborating entity \"sram_CIC\" for hierarchy \"sram_CIC:inst17\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst17" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { -352 -568 -376 -176 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst18 " "Elaborating entity \"sram\" for hierarchy \"sram:inst18\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst18" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { -432 120 384 -256 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_RAM_STATE sram.vhd(35) " "Verilog HDL or VHDL warning at sram.vhd(35): object \"S_RAM_STATE\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736629499763 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_READ sram.vhd(38) " "Verilog HDL or VHDL warning at sram.vhd(38): object \"S_READ\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736629499763 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_N sram.vhd(45) " "VHDL Process Statement warning at sram.vhd(45): signal \"RESET_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736629499763 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N sram.vhd(43) " "VHDL Process Statement warning at sram.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736629499763 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N sram.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at sram.vhd(43)" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629499763 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_control decod_control:inst4 " "Elaborating entity \"decod_control\" for hierarchy \"decod_control:inst4\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst4" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 640 -1536 -1336 752 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:inst11 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:inst11\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst11" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 672 -1800 -1584 752 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst6 " "Elaborating entity \"ram\" for hierarchy \"ram:inst6\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst6" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 960 968 1248 1072 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access_ram access_ram:inst7 " "Elaborating entity \"access_ram\" for hierarchy \"access_ram:inst7\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst7" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 960 568 872 1104 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testigo_error testigo_error:inst14 " "Elaborating entity \"testigo_error\" for hierarchy \"testigo_error:inst14\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst14" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { 456 -312 -128 568 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles captura_pixeles:inst9 " "Elaborating entity \"captura_pixeles\" for hierarchy \"captura_pixeles:inst9\"" {  } { { "banco_de_pruebas_simplificado.bdf" "inst9" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { -272 -872 -648 -96 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629499779 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[0\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[0\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[15\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[15\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[14\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[14\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[13\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[13\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[12\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[12\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[11\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[11\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[10\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[10\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[9\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[9\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[8\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[8\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[7\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[7\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[6\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[6\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[5\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[5\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[4\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[4\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[3\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[3\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[2\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[2\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[1\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[1\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|data_o\[0\] " "Converted tri-state buffer \"sram_CIC:inst17\|data_o\[0\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|reset_o " "Converted tri-state buffer \"sram_CIC:inst17\|reset_o\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|r_w_O " "Converted tri-state buffer \"sram_CIC:inst17\|r_w_O\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[1\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[1\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[2\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[2\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[3\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[3\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[4\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[4\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[5\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[5\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[6\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[6\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[7\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[7\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[8\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[8\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[9\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[9\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[10\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[10\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[11\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[11\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[12\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[12\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[13\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[13\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[14\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[14\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[15\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[15\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[16\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[16\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[17\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[17\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[18\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[18\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst17\|add\[19\] " "Converted tri-state buffer \"sram_CIC:inst17\|add\[19\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[10\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[10\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[9\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[9\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[8\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[8\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[7\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[7\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[6\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[6\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[5\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[5\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[4\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[4\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[3\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[3\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[2\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[2\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[1\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[1\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[0\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[0\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[11\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[11\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[12\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[12\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[13\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[13\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[14\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[14\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[15\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[15\]\" feeding internal logic into a wire" {  } { { "controlador_sram_cic_uart.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/controlador_sram_cic_uart.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736629500577 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1736629500577 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736629502600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736629502600 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736629502600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629502795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502795 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736629502795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mg81 " "Found entity 1: altsyncram_mg81" {  } { { "db/altsyncram_mg81.tdf" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/db/altsyncram_mg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629502892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629502892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst5\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst5\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629502940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst5\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst5\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629502940 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736629502940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7f81 " "Found entity 1: altsyncram_7f81" {  } { { "db/altsyncram_7f81.tdf" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/db/altsyncram_7f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629503006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629503006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst6\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst6\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629503026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst6\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst6\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503026 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736629503026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629503095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629503095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629503116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736629503116 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736629503116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jg81 " "Found entity 1: altsyncram_jg81" {  } { { "db/altsyncram_jg81.tdf" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/db/altsyncram_jg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736629503185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629503185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 22 -1 0 } } { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/sram.vhd" 23 -1 0 } } { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/coordinador_mod_tes.vhd" 69 -1 0 } } { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/algo_3_final.vhd" 128 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1736629503740 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1736629503741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "banco_de_pruebas_simplificado.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/banco_de_pruebas_simplificado.bdf" { { -360 512 688 -344 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736629504771 "|banco_de_pruebas_simplificado|sram_ce_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736629504771 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736629504967 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "coordinador_mod_tes:inst8\|img\[0\] High " "Register coordinador_mod_tes:inst8\|img\[0\] will power up to High" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/coordinador_mod_tes.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1736629505146 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "algo_3_final:inst\|dir_mem\[0\] Low " "Register algo_3_final:inst\|dir_mem\[0\] will power up to Low" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/algo_3_final.vhd" 128 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1736629505146 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "algo_3_final:inst\|indice\[0\] Low " "Register algo_3_final:inst\|indice\[0\] will power up to Low" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/algo_3_final.vhd" 128 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1736629505146 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "algo_3_final:inst\|dir_energia\[0\] Low " "Register algo_3_final:inst\|dir_energia\[0\] will power up to Low" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/algo_3_final.vhd" 128 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1736629505146 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1736629505146 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736629506578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/output_files/banco_de_pruebas_simplificado.map.smsg " "Generated suppressed messages file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas simplificado/output_files/banco_de_pruebas_simplificado.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629506751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736629507060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736629507060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2239 " "Implemented 2239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736629507368 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736629507368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736629507368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2122 " "Implemented 2122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736629507368 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736629507368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736629507368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736629507456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 18:05:07 2025 " "Processing ended: Sat Jan 11 18:05:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736629507456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736629507456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736629507456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736629507456 ""}
