#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000174991b8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000174991fe070_0 .net "PC", 31 0, v00000174991f7460_0;  1 drivers
v00000174991fea70_0 .var "clk", 0 0;
v00000174991fcef0_0 .net "clkout", 0 0, L_0000017499233220;  1 drivers
v00000174991fd030_0 .net "cycles_consumed", 31 0, v00000174991fde90_0;  1 drivers
v00000174991feb10_0 .var "rst", 0 0;
S_0000017499163560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000174991b8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000174991d2680 .param/l "RType" 0 4 2, C4<000000>;
P_00000174991d26b8 .param/l "add" 0 4 5, C4<100000>;
P_00000174991d26f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000174991d2728 .param/l "addu" 0 4 5, C4<100001>;
P_00000174991d2760 .param/l "and_" 0 4 5, C4<100100>;
P_00000174991d2798 .param/l "andi" 0 4 8, C4<001100>;
P_00000174991d27d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000174991d2808 .param/l "bne" 0 4 10, C4<000101>;
P_00000174991d2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000174991d2878 .param/l "j" 0 4 12, C4<000010>;
P_00000174991d28b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000174991d28e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000174991d2920 .param/l "lw" 0 4 8, C4<100011>;
P_00000174991d2958 .param/l "nor_" 0 4 5, C4<100111>;
P_00000174991d2990 .param/l "or_" 0 4 5, C4<100101>;
P_00000174991d29c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000174991d2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_00000174991d2a38 .param/l "sll" 0 4 6, C4<000000>;
P_00000174991d2a70 .param/l "slt" 0 4 5, C4<101010>;
P_00000174991d2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_00000174991d2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_00000174991d2b18 .param/l "sub" 0 4 5, C4<100010>;
P_00000174991d2b50 .param/l "subu" 0 4 5, C4<100011>;
P_00000174991d2b88 .param/l "sw" 0 4 8, C4<101011>;
P_00000174991d2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000174991d2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_00000174992330d0 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_0000017499233060 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_0000017499232810 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_00000174992331b0 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_0000017499233530 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_0000017499232c70 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_0000017499232e30 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_00000174992334c0 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_0000017499233220 .functor OR 1, v00000174991fea70_0, v00000174991c1960_0, C4<0>, C4<0>;
L_0000017499233140 .functor OR 1, L_0000017499280770, L_0000017499280090, C4<0>, C4<0>;
L_00000174992335a0 .functor AND 1, L_000001749927f9b0, L_0000017499281530, C4<1>, C4<1>;
L_0000017499233290 .functor NOT 1, v00000174991feb10_0, C4<0>, C4<0>, C4<0>;
L_0000017499232a40 .functor OR 1, L_000001749927fe10, L_000001749927feb0, C4<0>, C4<0>;
L_0000017499233680 .functor OR 1, L_0000017499232a40, L_0000017499281170, C4<0>, C4<0>;
L_00000174992328f0 .functor OR 1, L_0000017499280130, L_0000017499292ab0, C4<0>, C4<0>;
L_0000017499232960 .functor AND 1, L_000001749927ff50, L_00000174992328f0, C4<1>, C4<1>;
L_00000174992333e0 .functor OR 1, L_0000017499292510, L_00000174992925b0, C4<0>, C4<0>;
L_0000017499232b20 .functor AND 1, L_0000017499292790, L_00000174992333e0, C4<1>, C4<1>;
L_0000017499232b90 .functor NOT 1, L_0000017499233220, C4<0>, C4<0>, C4<0>;
v00000174991f7f00_0 .net "ALUOp", 3 0, v00000174991c2d60_0;  1 drivers
v00000174991f76e0_0 .net "ALUResult", 31 0, v00000174991f7780_0;  1 drivers
v00000174991f7fa0_0 .net "ALUSrc", 0 0, v00000174991c34e0_0;  1 drivers
v00000174991f91f0_0 .net "ALUin2", 31 0, L_0000017499291a70;  1 drivers
v00000174991fa690_0 .net "MemReadEn", 0 0, v00000174991c1dc0_0;  1 drivers
v00000174991fa410_0 .net "MemWriteEn", 0 0, v00000174991c2f40_0;  1 drivers
v00000174991f9c90_0 .net "MemtoReg", 0 0, v00000174991c1820_0;  1 drivers
v00000174991f9650_0 .net "PC", 31 0, v00000174991f7460_0;  alias, 1 drivers
v00000174991f8ed0_0 .net "PCPlus1", 31 0, L_00000174992812b0;  1 drivers
v00000174991fa550_0 .net "PCsrc", 0 0, v00000174991f85e0_0;  1 drivers
v00000174991f9d30_0 .net "RegDst", 0 0, v00000174991c2ea0_0;  1 drivers
v00000174991fa4b0_0 .net "RegWriteEn", 0 0, v00000174991c2680_0;  1 drivers
v00000174991fa5f0_0 .net "WriteRegister", 4 0, L_00000174992809f0;  1 drivers
v00000174991f9a10_0 .net *"_ivl_0", 0 0, L_00000174992330d0;  1 drivers
L_00000174992337b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000174991f93d0_0 .net/2u *"_ivl_10", 4 0, L_00000174992337b0;  1 drivers
L_0000017499233ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991f9dd0_0 .net *"_ivl_101", 15 0, L_0000017499233ba0;  1 drivers
v00000174991fa370_0 .net *"_ivl_102", 31 0, L_0000017499281490;  1 drivers
L_0000017499233be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fa730_0 .net *"_ivl_105", 25 0, L_0000017499233be8;  1 drivers
L_0000017499233c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991f96f0_0 .net/2u *"_ivl_106", 31 0, L_0000017499233c30;  1 drivers
v00000174991f9010_0 .net *"_ivl_108", 0 0, L_000001749927f9b0;  1 drivers
L_0000017499233c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000174991fa7d0_0 .net/2u *"_ivl_110", 5 0, L_0000017499233c78;  1 drivers
v00000174991f9790_0 .net *"_ivl_112", 0 0, L_0000017499281530;  1 drivers
v00000174991facd0_0 .net *"_ivl_115", 0 0, L_00000174992335a0;  1 drivers
v00000174991fa870_0 .net *"_ivl_116", 47 0, L_0000017499281030;  1 drivers
L_0000017499233cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991f9330_0 .net *"_ivl_119", 15 0, L_0000017499233cc0;  1 drivers
L_00000174992337f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000174991f9bf0_0 .net/2u *"_ivl_12", 5 0, L_00000174992337f8;  1 drivers
v00000174991f95b0_0 .net *"_ivl_120", 47 0, L_00000174992810d0;  1 drivers
L_0000017499233d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991f9830_0 .net *"_ivl_123", 15 0, L_0000017499233d08;  1 drivers
v00000174991f9e70_0 .net *"_ivl_125", 0 0, L_000001749927fcd0;  1 drivers
v00000174991fa910_0 .net *"_ivl_126", 31 0, L_0000017499280f90;  1 drivers
v00000174991f9470_0 .net *"_ivl_128", 47 0, L_00000174992806d0;  1 drivers
v00000174991fa2d0_0 .net *"_ivl_130", 47 0, L_00000174992815d0;  1 drivers
v00000174991f9510_0 .net *"_ivl_132", 47 0, L_0000017499280310;  1 drivers
v00000174991f98d0_0 .net *"_ivl_134", 47 0, L_0000017499280450;  1 drivers
v00000174991fa9b0_0 .net *"_ivl_14", 0 0, L_00000174991fcf90;  1 drivers
v00000174991fa0f0_0 .net *"_ivl_140", 0 0, L_0000017499233290;  1 drivers
L_0000017499233d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991faa50_0 .net/2u *"_ivl_142", 31 0, L_0000017499233d98;  1 drivers
L_0000017499233e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000174991f8f70_0 .net/2u *"_ivl_146", 5 0, L_0000017499233e70;  1 drivers
v00000174991f90b0_0 .net *"_ivl_148", 0 0, L_000001749927fe10;  1 drivers
L_0000017499233eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000174991faaf0_0 .net/2u *"_ivl_150", 5 0, L_0000017499233eb8;  1 drivers
v00000174991fac30_0 .net *"_ivl_152", 0 0, L_000001749927feb0;  1 drivers
v00000174991f9f10_0 .net *"_ivl_155", 0 0, L_0000017499232a40;  1 drivers
L_0000017499233f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000174991f9fb0_0 .net/2u *"_ivl_156", 5 0, L_0000017499233f00;  1 drivers
v00000174991f9150_0 .net *"_ivl_158", 0 0, L_0000017499281170;  1 drivers
L_0000017499233840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000174991fab90_0 .net/2u *"_ivl_16", 4 0, L_0000017499233840;  1 drivers
v00000174991fa230_0 .net *"_ivl_161", 0 0, L_0000017499233680;  1 drivers
L_0000017499233f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fad70_0 .net/2u *"_ivl_162", 15 0, L_0000017499233f48;  1 drivers
v00000174991f9290_0 .net *"_ivl_164", 31 0, L_0000017499281210;  1 drivers
v00000174991f9970_0 .net *"_ivl_167", 0 0, L_0000017499280bd0;  1 drivers
v00000174991f9ab0_0 .net *"_ivl_168", 15 0, L_000001749927f870;  1 drivers
v00000174991f9b50_0 .net *"_ivl_170", 31 0, L_000001749927fff0;  1 drivers
v00000174991fa050_0 .net *"_ivl_174", 31 0, L_000001749927fb90;  1 drivers
L_0000017499233f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fa190_0 .net *"_ivl_177", 25 0, L_0000017499233f90;  1 drivers
L_0000017499233fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fcd80_0 .net/2u *"_ivl_178", 31 0, L_0000017499233fd8;  1 drivers
v00000174991fc100_0 .net *"_ivl_180", 0 0, L_000001749927ff50;  1 drivers
L_0000017499234020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000174991fbca0_0 .net/2u *"_ivl_182", 5 0, L_0000017499234020;  1 drivers
v00000174991fc380_0 .net *"_ivl_184", 0 0, L_0000017499280130;  1 drivers
L_0000017499234068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000174991fc600_0 .net/2u *"_ivl_186", 5 0, L_0000017499234068;  1 drivers
v00000174991faf80_0 .net *"_ivl_188", 0 0, L_0000017499292ab0;  1 drivers
v00000174991fbe80_0 .net *"_ivl_19", 4 0, L_00000174991fd0d0;  1 drivers
v00000174991fc1a0_0 .net *"_ivl_191", 0 0, L_00000174992328f0;  1 drivers
v00000174991fc2e0_0 .net *"_ivl_193", 0 0, L_0000017499232960;  1 drivers
L_00000174992340b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000174991fc420_0 .net/2u *"_ivl_194", 5 0, L_00000174992340b0;  1 drivers
v00000174991fbde0_0 .net *"_ivl_196", 0 0, L_0000017499292290;  1 drivers
L_00000174992340f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000174991fb520_0 .net/2u *"_ivl_198", 31 0, L_00000174992340f8;  1 drivers
L_0000017499233768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000174991fc4c0_0 .net/2u *"_ivl_2", 5 0, L_0000017499233768;  1 drivers
v00000174991fc240_0 .net *"_ivl_20", 4 0, L_00000174991fdfd0;  1 drivers
v00000174991fc560_0 .net *"_ivl_200", 31 0, L_0000017499291930;  1 drivers
v00000174991fc7e0_0 .net *"_ivl_204", 31 0, L_0000017499293190;  1 drivers
L_0000017499234140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fc6a0_0 .net *"_ivl_207", 25 0, L_0000017499234140;  1 drivers
L_0000017499234188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fb700_0 .net/2u *"_ivl_208", 31 0, L_0000017499234188;  1 drivers
v00000174991fb7a0_0 .net *"_ivl_210", 0 0, L_0000017499292790;  1 drivers
L_00000174992341d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000174991fcba0_0 .net/2u *"_ivl_212", 5 0, L_00000174992341d0;  1 drivers
v00000174991fc880_0 .net *"_ivl_214", 0 0, L_0000017499292510;  1 drivers
L_0000017499234218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000174991fbc00_0 .net/2u *"_ivl_216", 5 0, L_0000017499234218;  1 drivers
v00000174991fbd40_0 .net *"_ivl_218", 0 0, L_00000174992925b0;  1 drivers
v00000174991fc740_0 .net *"_ivl_221", 0 0, L_00000174992333e0;  1 drivers
v00000174991fb8e0_0 .net *"_ivl_223", 0 0, L_0000017499232b20;  1 drivers
L_0000017499234260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000174991fb020_0 .net/2u *"_ivl_224", 5 0, L_0000017499234260;  1 drivers
v00000174991fb160_0 .net *"_ivl_226", 0 0, L_0000017499291ed0;  1 drivers
v00000174991fc920_0 .net *"_ivl_228", 31 0, L_0000017499293050;  1 drivers
v00000174991faee0_0 .net *"_ivl_24", 0 0, L_0000017499232810;  1 drivers
L_0000017499233888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000174991fbf20_0 .net/2u *"_ivl_26", 4 0, L_0000017499233888;  1 drivers
v00000174991fc9c0_0 .net *"_ivl_29", 4 0, L_00000174991fd350;  1 drivers
v00000174991fb840_0 .net *"_ivl_32", 0 0, L_00000174992331b0;  1 drivers
L_00000174992338d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000174991fbb60_0 .net/2u *"_ivl_34", 4 0, L_00000174992338d0;  1 drivers
v00000174991fca60_0 .net *"_ivl_37", 4 0, L_00000174991fdad0;  1 drivers
v00000174991fbfc0_0 .net *"_ivl_40", 0 0, L_0000017499233530;  1 drivers
L_0000017499233918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fcb00_0 .net/2u *"_ivl_42", 15 0, L_0000017499233918;  1 drivers
v00000174991fcc40_0 .net *"_ivl_45", 15 0, L_0000017499280a90;  1 drivers
v00000174991fcce0_0 .net *"_ivl_48", 0 0, L_0000017499232c70;  1 drivers
v00000174991fb200_0 .net *"_ivl_5", 5 0, L_00000174991febb0;  1 drivers
L_0000017499233960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fb340_0 .net/2u *"_ivl_50", 36 0, L_0000017499233960;  1 drivers
L_00000174992339a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fb980_0 .net/2u *"_ivl_52", 31 0, L_00000174992339a8;  1 drivers
v00000174991fb480_0 .net *"_ivl_55", 4 0, L_00000174992813f0;  1 drivers
v00000174991fb0c0_0 .net *"_ivl_56", 36 0, L_000001749927fc30;  1 drivers
v00000174991fb2a0_0 .net *"_ivl_58", 36 0, L_0000017499280950;  1 drivers
v00000174991fc060_0 .net *"_ivl_62", 0 0, L_0000017499232e30;  1 drivers
L_00000174992339f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000174991fb3e0_0 .net/2u *"_ivl_64", 5 0, L_00000174992339f0;  1 drivers
v00000174991fb5c0_0 .net *"_ivl_67", 5 0, L_0000017499280270;  1 drivers
v00000174991fb660_0 .net *"_ivl_70", 0 0, L_00000174992334c0;  1 drivers
L_0000017499233a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fba20_0 .net/2u *"_ivl_72", 57 0, L_0000017499233a38;  1 drivers
L_0000017499233a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991fbac0_0 .net/2u *"_ivl_74", 31 0, L_0000017499233a80;  1 drivers
v00000174991fd170_0 .net *"_ivl_77", 25 0, L_0000017499280d10;  1 drivers
v00000174991fd490_0 .net *"_ivl_78", 57 0, L_0000017499280c70;  1 drivers
v00000174991fe7f0_0 .net *"_ivl_8", 0 0, L_0000017499233060;  1 drivers
v00000174991fed90_0 .net *"_ivl_80", 57 0, L_0000017499280590;  1 drivers
L_0000017499233ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000174991fd530_0 .net/2u *"_ivl_84", 31 0, L_0000017499233ac8;  1 drivers
L_0000017499233b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000174991fe110_0 .net/2u *"_ivl_88", 5 0, L_0000017499233b10;  1 drivers
v00000174991fec50_0 .net *"_ivl_90", 0 0, L_0000017499280770;  1 drivers
L_0000017499233b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000174991fd850_0 .net/2u *"_ivl_92", 5 0, L_0000017499233b58;  1 drivers
v00000174991fe1b0_0 .net *"_ivl_94", 0 0, L_0000017499280090;  1 drivers
v00000174991fe6b0_0 .net *"_ivl_97", 0 0, L_0000017499233140;  1 drivers
v00000174991fd210_0 .net *"_ivl_98", 47 0, L_0000017499281350;  1 drivers
v00000174991fe750_0 .net "adderResult", 31 0, L_0000017499280810;  1 drivers
v00000174991fe4d0_0 .net "address", 31 0, L_00000174992803b0;  1 drivers
v00000174991fdc10_0 .net "clk", 0 0, L_0000017499233220;  alias, 1 drivers
v00000174991fde90_0 .var "cycles_consumed", 31 0;
v00000174991fd8f0_0 .net "extImm", 31 0, L_000001749927faf0;  1 drivers
v00000174991fe250_0 .net "funct", 5 0, L_0000017499280ef0;  1 drivers
v00000174991fdcb0_0 .net "hlt", 0 0, v00000174991c1960_0;  1 drivers
v00000174991fdb70_0 .net "imm", 15 0, L_00000174992804f0;  1 drivers
v00000174991fecf0_0 .net "immediate", 31 0, L_0000017499291b10;  1 drivers
v00000174991fe2f0_0 .net "input_clk", 0 0, v00000174991fea70_0;  1 drivers
v00000174991fd670_0 .net "instruction", 31 0, L_0000017499281670;  1 drivers
v00000174991fdf30_0 .net "memoryReadData", 31 0, v00000174991f7aa0_0;  1 drivers
v00000174991fe390_0 .net "nextPC", 31 0, L_0000017499280db0;  1 drivers
v00000174991fd5d0_0 .net "opcode", 5 0, L_00000174991fda30;  1 drivers
v00000174991fe430_0 .net "rd", 4 0, L_00000174991fddf0;  1 drivers
v00000174991fd2b0_0 .net "readData1", 31 0, L_0000017499233300;  1 drivers
v00000174991fe570_0 .net "readData1_w", 31 0, L_0000017499291e30;  1 drivers
v00000174991fe610_0 .net "readData2", 31 0, L_0000017499232ab0;  1 drivers
v00000174991fd3f0_0 .net "rs", 4 0, L_00000174991fd990;  1 drivers
v00000174991fe930_0 .net "rst", 0 0, v00000174991feb10_0;  1 drivers
v00000174991fdd50_0 .net "rt", 4 0, L_0000017499280e50;  1 drivers
v00000174991fe890_0 .net "shamt", 31 0, L_0000017499280630;  1 drivers
v00000174991fd710_0 .net "wire_instruction", 31 0, L_0000017499233610;  1 drivers
v00000174991fe9d0_0 .net "writeData", 31 0, L_00000174992930f0;  1 drivers
v00000174991fd7b0_0 .net "zero", 0 0, L_0000017499291f70;  1 drivers
L_00000174991febb0 .part L_0000017499281670, 26, 6;
L_00000174991fda30 .functor MUXZ 6, L_00000174991febb0, L_0000017499233768, L_00000174992330d0, C4<>;
L_00000174991fcf90 .cmp/eq 6, L_00000174991fda30, L_00000174992337f8;
L_00000174991fd0d0 .part L_0000017499281670, 11, 5;
L_00000174991fdfd0 .functor MUXZ 5, L_00000174991fd0d0, L_0000017499233840, L_00000174991fcf90, C4<>;
L_00000174991fddf0 .functor MUXZ 5, L_00000174991fdfd0, L_00000174992337b0, L_0000017499233060, C4<>;
L_00000174991fd350 .part L_0000017499281670, 21, 5;
L_00000174991fd990 .functor MUXZ 5, L_00000174991fd350, L_0000017499233888, L_0000017499232810, C4<>;
L_00000174991fdad0 .part L_0000017499281670, 16, 5;
L_0000017499280e50 .functor MUXZ 5, L_00000174991fdad0, L_00000174992338d0, L_00000174992331b0, C4<>;
L_0000017499280a90 .part L_0000017499281670, 0, 16;
L_00000174992804f0 .functor MUXZ 16, L_0000017499280a90, L_0000017499233918, L_0000017499233530, C4<>;
L_00000174992813f0 .part L_0000017499281670, 6, 5;
L_000001749927fc30 .concat [ 5 32 0 0], L_00000174992813f0, L_00000174992339a8;
L_0000017499280950 .functor MUXZ 37, L_000001749927fc30, L_0000017499233960, L_0000017499232c70, C4<>;
L_0000017499280630 .part L_0000017499280950, 0, 32;
L_0000017499280270 .part L_0000017499281670, 0, 6;
L_0000017499280ef0 .functor MUXZ 6, L_0000017499280270, L_00000174992339f0, L_0000017499232e30, C4<>;
L_0000017499280d10 .part L_0000017499281670, 0, 26;
L_0000017499280c70 .concat [ 26 32 0 0], L_0000017499280d10, L_0000017499233a80;
L_0000017499280590 .functor MUXZ 58, L_0000017499280c70, L_0000017499233a38, L_00000174992334c0, C4<>;
L_00000174992803b0 .part L_0000017499280590, 0, 32;
L_00000174992812b0 .arith/sum 32, v00000174991f7460_0, L_0000017499233ac8;
L_0000017499280770 .cmp/eq 6, L_00000174991fda30, L_0000017499233b10;
L_0000017499280090 .cmp/eq 6, L_00000174991fda30, L_0000017499233b58;
L_0000017499281350 .concat [ 32 16 0 0], L_00000174992803b0, L_0000017499233ba0;
L_0000017499281490 .concat [ 6 26 0 0], L_00000174991fda30, L_0000017499233be8;
L_000001749927f9b0 .cmp/eq 32, L_0000017499281490, L_0000017499233c30;
L_0000017499281530 .cmp/eq 6, L_0000017499280ef0, L_0000017499233c78;
L_0000017499281030 .concat [ 32 16 0 0], L_0000017499233300, L_0000017499233cc0;
L_00000174992810d0 .concat [ 32 16 0 0], v00000174991f7460_0, L_0000017499233d08;
L_000001749927fcd0 .part L_00000174992804f0, 15, 1;
LS_0000017499280f90_0_0 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_0_4 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_0_8 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_0_12 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_0_16 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_0_20 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_0_24 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_0_28 .concat [ 1 1 1 1], L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0, L_000001749927fcd0;
LS_0000017499280f90_1_0 .concat [ 4 4 4 4], LS_0000017499280f90_0_0, LS_0000017499280f90_0_4, LS_0000017499280f90_0_8, LS_0000017499280f90_0_12;
LS_0000017499280f90_1_4 .concat [ 4 4 4 4], LS_0000017499280f90_0_16, LS_0000017499280f90_0_20, LS_0000017499280f90_0_24, LS_0000017499280f90_0_28;
L_0000017499280f90 .concat [ 16 16 0 0], LS_0000017499280f90_1_0, LS_0000017499280f90_1_4;
L_00000174992806d0 .concat [ 16 32 0 0], L_00000174992804f0, L_0000017499280f90;
L_00000174992815d0 .arith/sum 48, L_00000174992810d0, L_00000174992806d0;
L_0000017499280310 .functor MUXZ 48, L_00000174992815d0, L_0000017499281030, L_00000174992335a0, C4<>;
L_0000017499280450 .functor MUXZ 48, L_0000017499280310, L_0000017499281350, L_0000017499233140, C4<>;
L_0000017499280810 .part L_0000017499280450, 0, 32;
L_0000017499280db0 .functor MUXZ 32, L_00000174992812b0, L_0000017499280810, v00000174991f85e0_0, C4<>;
L_0000017499281670 .functor MUXZ 32, L_0000017499233610, L_0000017499233d98, L_0000017499233290, C4<>;
L_000001749927fe10 .cmp/eq 6, L_00000174991fda30, L_0000017499233e70;
L_000001749927feb0 .cmp/eq 6, L_00000174991fda30, L_0000017499233eb8;
L_0000017499281170 .cmp/eq 6, L_00000174991fda30, L_0000017499233f00;
L_0000017499281210 .concat [ 16 16 0 0], L_00000174992804f0, L_0000017499233f48;
L_0000017499280bd0 .part L_00000174992804f0, 15, 1;
LS_000001749927f870_0_0 .concat [ 1 1 1 1], L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0;
LS_000001749927f870_0_4 .concat [ 1 1 1 1], L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0;
LS_000001749927f870_0_8 .concat [ 1 1 1 1], L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0;
LS_000001749927f870_0_12 .concat [ 1 1 1 1], L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0, L_0000017499280bd0;
L_000001749927f870 .concat [ 4 4 4 4], LS_000001749927f870_0_0, LS_000001749927f870_0_4, LS_000001749927f870_0_8, LS_000001749927f870_0_12;
L_000001749927fff0 .concat [ 16 16 0 0], L_00000174992804f0, L_000001749927f870;
L_000001749927faf0 .functor MUXZ 32, L_000001749927fff0, L_0000017499281210, L_0000017499233680, C4<>;
L_000001749927fb90 .concat [ 6 26 0 0], L_00000174991fda30, L_0000017499233f90;
L_000001749927ff50 .cmp/eq 32, L_000001749927fb90, L_0000017499233fd8;
L_0000017499280130 .cmp/eq 6, L_0000017499280ef0, L_0000017499234020;
L_0000017499292ab0 .cmp/eq 6, L_0000017499280ef0, L_0000017499234068;
L_0000017499292290 .cmp/eq 6, L_00000174991fda30, L_00000174992340b0;
L_0000017499291930 .functor MUXZ 32, L_000001749927faf0, L_00000174992340f8, L_0000017499292290, C4<>;
L_0000017499291b10 .functor MUXZ 32, L_0000017499291930, L_0000017499280630, L_0000017499232960, C4<>;
L_0000017499293190 .concat [ 6 26 0 0], L_00000174991fda30, L_0000017499234140;
L_0000017499292790 .cmp/eq 32, L_0000017499293190, L_0000017499234188;
L_0000017499292510 .cmp/eq 6, L_0000017499280ef0, L_00000174992341d0;
L_00000174992925b0 .cmp/eq 6, L_0000017499280ef0, L_0000017499234218;
L_0000017499291ed0 .cmp/eq 6, L_00000174991fda30, L_0000017499234260;
L_0000017499293050 .functor MUXZ 32, L_0000017499233300, v00000174991f7460_0, L_0000017499291ed0, C4<>;
L_0000017499291e30 .functor MUXZ 32, L_0000017499293050, L_0000017499232ab0, L_0000017499232b20, C4<>;
S_00000174991636f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000174991cb8f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017499233370 .functor NOT 1, v00000174991c34e0_0, C4<0>, C4<0>, C4<0>;
v00000174991c20e0_0 .net *"_ivl_0", 0 0, L_0000017499233370;  1 drivers
v00000174991c29a0_0 .net "in1", 31 0, L_0000017499232ab0;  alias, 1 drivers
v00000174991c2b80_0 .net "in2", 31 0, L_0000017499291b10;  alias, 1 drivers
v00000174991c2c20_0 .net "out", 31 0, L_0000017499291a70;  alias, 1 drivers
v00000174991c2cc0_0 .net "s", 0 0, v00000174991c34e0_0;  alias, 1 drivers
L_0000017499291a70 .functor MUXZ 32, L_0000017499291b10, L_0000017499232ab0, L_0000017499233370, C4<>;
S_00000174990869c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000017499230090 .param/l "RType" 0 4 2, C4<000000>;
P_00000174992300c8 .param/l "add" 0 4 5, C4<100000>;
P_0000017499230100 .param/l "addi" 0 4 8, C4<001000>;
P_0000017499230138 .param/l "addu" 0 4 5, C4<100001>;
P_0000017499230170 .param/l "and_" 0 4 5, C4<100100>;
P_00000174992301a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000174992301e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017499230218 .param/l "bne" 0 4 10, C4<000101>;
P_0000017499230250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017499230288 .param/l "j" 0 4 12, C4<000010>;
P_00000174992302c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000174992302f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017499230330 .param/l "lw" 0 4 8, C4<100011>;
P_0000017499230368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000174992303a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000174992303d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017499230410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017499230448 .param/l "sll" 0 4 6, C4<000000>;
P_0000017499230480 .param/l "slt" 0 4 5, C4<101010>;
P_00000174992304b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000174992304f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017499230528 .param/l "sub" 0 4 5, C4<100010>;
P_0000017499230560 .param/l "subu" 0 4 5, C4<100011>;
P_0000017499230598 .param/l "sw" 0 4 8, C4<101011>;
P_00000174992305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017499230608 .param/l "xori" 0 4 8, C4<001110>;
v00000174991c2d60_0 .var "ALUOp", 3 0;
v00000174991c34e0_0 .var "ALUSrc", 0 0;
v00000174991c1dc0_0 .var "MemReadEn", 0 0;
v00000174991c2f40_0 .var "MemWriteEn", 0 0;
v00000174991c1820_0 .var "MemtoReg", 0 0;
v00000174991c2ea0_0 .var "RegDst", 0 0;
v00000174991c2680_0 .var "RegWriteEn", 0 0;
v00000174991c22c0_0 .net "funct", 5 0, L_0000017499280ef0;  alias, 1 drivers
v00000174991c1960_0 .var "hlt", 0 0;
v00000174991c2540_0 .net "opcode", 5 0, L_00000174991fda30;  alias, 1 drivers
v00000174991c2fe0_0 .net "rst", 0 0, v00000174991feb10_0;  alias, 1 drivers
E_00000174991cb9f0 .event anyedge, v00000174991c2fe0_0, v00000174991c2540_0, v00000174991c22c0_0;
S_00000174991f6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000174991cb6b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000017499233610 .functor BUFZ 32, L_000001749927fa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000174991c24a0_0 .net "Data_Out", 31 0, L_0000017499233610;  alias, 1 drivers
v00000174991c3300 .array "InstMem", 0 1023, 31 0;
v00000174991c27c0_0 .net *"_ivl_0", 31 0, L_000001749927fa50;  1 drivers
v00000174991c3080_0 .net *"_ivl_3", 9 0, L_00000174992808b0;  1 drivers
v00000174991c1fa0_0 .net *"_ivl_4", 11 0, L_000001749927f910;  1 drivers
L_0000017499233d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000174991c33a0_0 .net *"_ivl_7", 1 0, L_0000017499233d50;  1 drivers
v00000174991c1640_0 .net "addr", 31 0, v00000174991f7460_0;  alias, 1 drivers
v00000174991c1780_0 .var/i "i", 31 0;
L_000001749927fa50 .array/port v00000174991c3300, L_000001749927f910;
L_00000174992808b0 .part v00000174991f7460_0, 0, 10;
L_000001749927f910 .concat [ 10 2 0 0], L_00000174992808b0, L_0000017499233d50;
S_0000017499086b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000017499233300 .functor BUFZ 32, L_00000174992801d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017499232ab0 .functor BUFZ 32, L_000001749927f7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000174991c1b40_0 .net *"_ivl_0", 31 0, L_00000174992801d0;  1 drivers
v00000174991c2720_0 .net *"_ivl_10", 6 0, L_0000017499280b30;  1 drivers
L_0000017499233e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000174991a4010_0 .net *"_ivl_13", 1 0, L_0000017499233e28;  1 drivers
v00000174991a4330_0 .net *"_ivl_2", 6 0, L_000001749927fd70;  1 drivers
L_0000017499233de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000174991f80e0_0 .net *"_ivl_5", 1 0, L_0000017499233de0;  1 drivers
v00000174991f7140_0 .net *"_ivl_8", 31 0, L_000001749927f7d0;  1 drivers
v00000174991f75a0_0 .net "clk", 0 0, L_0000017499233220;  alias, 1 drivers
v00000174991f8d60_0 .var/i "i", 31 0;
v00000174991f7be0_0 .net "readData1", 31 0, L_0000017499233300;  alias, 1 drivers
v00000174991f8a40_0 .net "readData2", 31 0, L_0000017499232ab0;  alias, 1 drivers
v00000174991f7b40_0 .net "readRegister1", 4 0, L_00000174991fd990;  alias, 1 drivers
v00000174991f7960_0 .net "readRegister2", 4 0, L_0000017499280e50;  alias, 1 drivers
v00000174991f6ec0 .array "registers", 31 0, 31 0;
v00000174991f7c80_0 .net "rst", 0 0, v00000174991feb10_0;  alias, 1 drivers
v00000174991f7000_0 .net "we", 0 0, v00000174991c2680_0;  alias, 1 drivers
v00000174991f7d20_0 .net "writeData", 31 0, L_00000174992930f0;  alias, 1 drivers
v00000174991f6f60_0 .net "writeRegister", 4 0, L_00000174992809f0;  alias, 1 drivers
E_00000174991cc370/0 .event negedge, v00000174991c2fe0_0;
E_00000174991cc370/1 .event posedge, v00000174991f75a0_0;
E_00000174991cc370 .event/or E_00000174991cc370/0, E_00000174991cc370/1;
L_00000174992801d0 .array/port v00000174991f6ec0, L_000001749927fd70;
L_000001749927fd70 .concat [ 5 2 0 0], L_00000174991fd990, L_0000017499233de0;
L_000001749927f7d0 .array/port v00000174991f6ec0, L_0000017499280b30;
L_0000017499280b30 .concat [ 5 2 0 0], L_0000017499280e50, L_0000017499233e28;
S_0000017499161390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000017499086b50;
 .timescale 0 0;
v00000174991c2360_0 .var/i "i", 31 0;
S_0000017499161520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000174991cba70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000017499233450 .functor NOT 1, v00000174991c2ea0_0, C4<0>, C4<0>, C4<0>;
v00000174991f84a0_0 .net *"_ivl_0", 0 0, L_0000017499233450;  1 drivers
v00000174991f8180_0 .net "in1", 4 0, L_0000017499280e50;  alias, 1 drivers
v00000174991f7820_0 .net "in2", 4 0, L_00000174991fddf0;  alias, 1 drivers
v00000174991f8900_0 .net "out", 4 0, L_00000174992809f0;  alias, 1 drivers
v00000174991f8680_0 .net "s", 0 0, v00000174991c2ea0_0;  alias, 1 drivers
L_00000174992809f0 .functor MUXZ 5, L_00000174991fddf0, L_0000017499280e50, L_0000017499233450, C4<>;
S_000001749914b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000174991cbd30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000174992327a0 .functor NOT 1, v00000174991c1820_0, C4<0>, C4<0>, C4<0>;
v00000174991f7e60_0 .net *"_ivl_0", 0 0, L_00000174992327a0;  1 drivers
v00000174991f8860_0 .net "in1", 31 0, v00000174991f7780_0;  alias, 1 drivers
v00000174991f73c0_0 .net "in2", 31 0, v00000174991f7aa0_0;  alias, 1 drivers
v00000174991f8220_0 .net "out", 31 0, L_00000174992930f0;  alias, 1 drivers
v00000174991f8540_0 .net "s", 0 0, v00000174991c1820_0;  alias, 1 drivers
L_00000174992930f0 .functor MUXZ 32, v00000174991f7aa0_0, v00000174991f7780_0, L_00000174992327a0, C4<>;
S_000001749914b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001749918e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001749918e988 .param/l "AND" 0 9 12, C4<0010>;
P_000001749918e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001749918e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001749918ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001749918ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001749918eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001749918ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001749918eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001749918eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001749918eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001749918ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000174992342a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000174991f70a0_0 .net/2u *"_ivl_0", 31 0, L_00000174992342a8;  1 drivers
v00000174991f8ae0_0 .net "opSel", 3 0, v00000174991c2d60_0;  alias, 1 drivers
v00000174991f8400_0 .net "operand1", 31 0, L_0000017499291e30;  alias, 1 drivers
v00000174991f71e0_0 .net "operand2", 31 0, L_0000017499291a70;  alias, 1 drivers
v00000174991f7780_0 .var "result", 31 0;
v00000174991f8c20_0 .net "zero", 0 0, L_0000017499291f70;  alias, 1 drivers
E_00000174991cbdf0 .event anyedge, v00000174991c2d60_0, v00000174991f8400_0, v00000174991c2c20_0;
L_0000017499291f70 .cmp/eq 32, v00000174991f7780_0, L_00000174992342a8;
S_000001749918ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000017499231660 .param/l "RType" 0 4 2, C4<000000>;
P_0000017499231698 .param/l "add" 0 4 5, C4<100000>;
P_00000174992316d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000017499231708 .param/l "addu" 0 4 5, C4<100001>;
P_0000017499231740 .param/l "and_" 0 4 5, C4<100100>;
P_0000017499231778 .param/l "andi" 0 4 8, C4<001100>;
P_00000174992317b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000174992317e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000017499231820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017499231858 .param/l "j" 0 4 12, C4<000010>;
P_0000017499231890 .param/l "jal" 0 4 12, C4<000011>;
P_00000174992318c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017499231900 .param/l "lw" 0 4 8, C4<100011>;
P_0000017499231938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017499231970 .param/l "or_" 0 4 5, C4<100101>;
P_00000174992319a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000174992319e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017499231a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000017499231a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000017499231a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000017499231ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017499231af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000017499231b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000017499231b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000017499231ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017499231bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000174991f85e0_0 .var "PCsrc", 0 0;
v00000174991f8040_0 .net "funct", 5 0, L_0000017499280ef0;  alias, 1 drivers
v00000174991f8720_0 .net "opcode", 5 0, L_00000174991fda30;  alias, 1 drivers
v00000174991f87c0_0 .net "operand1", 31 0, L_0000017499233300;  alias, 1 drivers
v00000174991f7a00_0 .net "operand2", 31 0, L_0000017499291a70;  alias, 1 drivers
v00000174991f82c0_0 .net "rst", 0 0, v00000174991feb10_0;  alias, 1 drivers
E_00000174991cbbf0/0 .event anyedge, v00000174991c2fe0_0, v00000174991c2540_0, v00000174991f7be0_0, v00000174991c2c20_0;
E_00000174991cbbf0/1 .event anyedge, v00000174991c22c0_0;
E_00000174991cbbf0 .event/or E_00000174991cbbf0/0, E_00000174991cbbf0/1;
S_0000017499231c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000174991f89a0 .array "DataMem", 0 1023, 31 0;
v00000174991f8b80_0 .net "address", 31 0, v00000174991f7780_0;  alias, 1 drivers
v00000174991f8360_0 .net "clock", 0 0, L_0000017499232b90;  1 drivers
v00000174991f8cc0_0 .net "data", 31 0, L_0000017499232ab0;  alias, 1 drivers
v00000174991f78c0_0 .var/i "i", 31 0;
v00000174991f7aa0_0 .var "q", 31 0;
v00000174991f7280_0 .net "rden", 0 0, v00000174991c1dc0_0;  alias, 1 drivers
v00000174991f7dc0_0 .net "wren", 0 0, v00000174991c2f40_0;  alias, 1 drivers
E_00000174991cc130 .event posedge, v00000174991f8360_0;
S_0000017499231db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000017499163560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000174991cc0b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000174991f7320_0 .net "PCin", 31 0, L_0000017499280db0;  alias, 1 drivers
v00000174991f7460_0 .var "PCout", 31 0;
v00000174991f7500_0 .net "clk", 0 0, L_0000017499233220;  alias, 1 drivers
v00000174991f7640_0 .net "rst", 0 0, v00000174991feb10_0;  alias, 1 drivers
    .scope S_000001749918ec00;
T_0 ;
    %wait E_00000174991cbbf0;
    %load/vec4 v00000174991f82c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000174991f85e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000174991f8720_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000174991f87c0_0;
    %load/vec4 v00000174991f7a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000174991f8720_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000174991f87c0_0;
    %load/vec4 v00000174991f7a00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000174991f8720_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000174991f8720_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000174991f8720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000174991f8040_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000174991f85e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017499231db0;
T_1 ;
    %wait E_00000174991cc370;
    %load/vec4 v00000174991f7640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000174991f7460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000174991f7320_0;
    %assign/vec4 v00000174991f7460_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000174991f6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000174991c1780_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000174991c1780_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000174991c1780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %load/vec4 v00000174991c1780_0;
    %addi 1, 0, 32;
    %store/vec4 v00000174991c1780_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991c3300, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000174990869c0;
T_3 ;
    %wait E_00000174991cb9f0;
    %load/vec4 v00000174991c2fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000174991c1960_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000174991c2f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000174991c1820_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000174991c1dc0_0, 0;
    %assign/vec4 v00000174991c2ea0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000174991c1960_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000174991c2d60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000174991c34e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000174991c2680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000174991c2f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000174991c1820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000174991c1dc0_0, 0, 1;
    %store/vec4 v00000174991c2ea0_0, 0, 1;
    %load/vec4 v00000174991c2540_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c1960_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %load/vec4 v00000174991c22c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000174991c2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c1dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c1820_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000174991c34e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000174991c2d60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017499086b50;
T_4 ;
    %wait E_00000174991cc370;
    %fork t_1, S_0000017499161390;
    %jmp t_0;
    .scope S_0000017499161390;
t_1 ;
    %load/vec4 v00000174991f7c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000174991c2360_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000174991c2360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000174991c2360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991f6ec0, 0, 4;
    %load/vec4 v00000174991c2360_0;
    %addi 1, 0, 32;
    %store/vec4 v00000174991c2360_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000174991f7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000174991f7d20_0;
    %load/vec4 v00000174991f6f60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991f6ec0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991f6ec0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017499086b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017499086b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000174991f8d60_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000174991f8d60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000174991f8d60_0;
    %ix/getv/s 4, v00000174991f8d60_0;
    %load/vec4a v00000174991f6ec0, 4;
    %ix/getv/s 4, v00000174991f8d60_0;
    %load/vec4a v00000174991f6ec0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000174991f8d60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000174991f8d60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001749914b2b0;
T_6 ;
    %wait E_00000174991cbdf0;
    %load/vec4 v00000174991f8ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000174991f8400_0;
    %load/vec4 v00000174991f71e0_0;
    %add;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000174991f8400_0;
    %load/vec4 v00000174991f71e0_0;
    %sub;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000174991f8400_0;
    %load/vec4 v00000174991f71e0_0;
    %and;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000174991f8400_0;
    %load/vec4 v00000174991f71e0_0;
    %or;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000174991f8400_0;
    %load/vec4 v00000174991f71e0_0;
    %xor;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000174991f8400_0;
    %load/vec4 v00000174991f71e0_0;
    %or;
    %inv;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000174991f8400_0;
    %load/vec4 v00000174991f71e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000174991f71e0_0;
    %load/vec4 v00000174991f8400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000174991f8400_0;
    %ix/getv 4, v00000174991f71e0_0;
    %shiftl 4;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000174991f8400_0;
    %ix/getv 4, v00000174991f71e0_0;
    %shiftr 4;
    %assign/vec4 v00000174991f7780_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017499231c20;
T_7 ;
    %wait E_00000174991cc130;
    %load/vec4 v00000174991f7280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000174991f8b80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000174991f89a0, 4;
    %assign/vec4 v00000174991f7aa0_0, 0;
T_7.0 ;
    %load/vec4 v00000174991f7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000174991f8cc0_0;
    %ix/getv 3, v00000174991f8b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991f89a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017499231c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000174991f78c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000174991f78c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000174991f78c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991f89a0, 0, 4;
    %load/vec4 v00000174991f78c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000174991f78c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000174991f89a0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000017499231c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000174991f78c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000174991f78c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000174991f78c0_0;
    %load/vec4a v00000174991f89a0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000174991f78c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000174991f78c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000174991f78c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017499163560;
T_10 ;
    %wait E_00000174991cc370;
    %load/vec4 v00000174991fe930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000174991fde90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000174991fde90_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000174991fde90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000174991b8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174991fea70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174991feb10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000174991b8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000174991fea70_0;
    %inv;
    %assign/vec4 v00000174991fea70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000174991b8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174991feb10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174991feb10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000174991fd030_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
