<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 382</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page382-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce382.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">10-20&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER&#160;(APIC)</p>
<p style="position:absolute;top:100px;left:230px;white-space:nowrap" class="ft02"><b>101 (INIT Level&#160;De-assert)</b></p>
<p style="position:absolute;top:117px;left:338px;white-space:nowrap" class="ft04">(Not supported&#160;in the&#160;Pentium&#160;4 and Intel&#160;Xeon&#160;processors.) Sends a&#160;syn-<br/>chronization message to&#160;all the&#160;local APICs in&#160;the system&#160;to&#160;set&#160;their arbi-<br/>tration IDs (stored in&#160;their Arb&#160;ID&#160;registers) to&#160;the values of&#160;their APIC IDs&#160;<br/>(see<a href="o_fe12b1e2a880e0ce-387.html">&#160;Section 10.7, “System&#160;and APIC Bus Arbitration”).&#160;</a>For&#160;this delivery&#160;<br/>mode,&#160;the&#160;level flag must&#160;be set to&#160;0&#160;and trigger mode flag to&#160;1.&#160;This IPI is&#160;<br/>sent to all processors, regardless&#160;of the&#160;value&#160;in the destination field or the&#160;<br/>destination shorthand&#160;field; however,&#160;software&#160;should&#160;specify&#160;the&#160;“all in-<br/>cluding self” shorthand.&#160;</p>
<p style="position:absolute;top:256px;left:230px;white-space:nowrap" class="ft02"><b>110 (Start-Up)</b></p>
<p style="position:absolute;top:273px;left:338px;white-space:nowrap" class="ft04">Sends a&#160;special “start-up” IPI (called&#160;a&#160;SIPI) to&#160;the target processor or&#160;<br/>processors. The&#160;vector typically points&#160;to a start-up&#160;routine&#160;that is part of&#160;<br/>the BIOS&#160;boot-strap code<a href="o_fe12b1e2a880e0ce-274.html">&#160;(see Section 8.4,&#160;“Multiple-Processor&#160;(MP)&#160;Ini-<br/>tialization”). IPIs sent with this deliv</a>ery&#160;mode are&#160;not automatically&#160;retried&#160;<br/>if&#160;the source&#160;APIC&#160;is unable&#160;to&#160;deliver it. It&#160;is up&#160;to the&#160;software to&#160;deter-<br/>mine if&#160;the&#160;SIPI was not successfully delivered&#160;and to&#160;reissue&#160;the&#160;SIPI&#160;if&#160;<br/>necessary.</p>
<p style="position:absolute;top:393px;left:68px;white-space:nowrap" class="ft02"><b>Destination Mode&#160;</b>Selects&#160;either physical (0) or&#160;logical (1) destination mode&#160;(see&#160;<a href="o_fe12b1e2a880e0ce-384.html">Section&#160;10.6.2,&#160;“Determining&#160;</a></p>
<p style="position:absolute;top:409px;left:205px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-384.html">IPI Destination”).</a></p>
<p style="position:absolute;top:430px;left:68px;white-space:nowrap" class="ft02"><b>Delivery Status (Read&#160;Only)</b></p>
<p style="position:absolute;top:447px;left:205px;white-space:nowrap" class="ft03">Indicates the&#160;IPI&#160;delivery status, as&#160;follows:</p>
<p style="position:absolute;top:471px;left:230px;white-space:nowrap" class="ft02"><b>0 (Idle)</b></p>
<p style="position:absolute;top:471px;left:338px;white-space:nowrap" class="ft03">Indicates that this&#160;local APIC has&#160;completed sending any&#160;previous IPIs.</p>
<p style="position:absolute;top:495px;left:230px;white-space:nowrap" class="ft02"><b>1 (Send&#160;Pending)</b></p>
<p style="position:absolute;top:511px;left:338px;white-space:nowrap" class="ft03">Indicates that this&#160;local APIC has&#160;not&#160;completed sending the&#160;last&#160;IPI.</p>
<p style="position:absolute;top:532px;left:68px;white-space:nowrap" class="ft02"><b>Level</b></p>
<p style="position:absolute;top:532px;left:206px;white-space:nowrap" class="ft03">For the&#160;INIT&#160;level de-assert delivery&#160;mode this&#160;flag must be&#160;set to&#160;0; for&#160;all other&#160;delivery&#160;</p>
<p style="position:absolute;top:549px;left:205px;white-space:nowrap" class="ft04">modes&#160;it must be set to&#160;1.&#160;(This flag&#160;has no&#160;meaning&#160;in Pentium 4&#160;and Intel Xeon&#160;processors,&#160;<br/>and will always be issued&#160;as a&#160;1.)</p>
<p style="position:absolute;top:586px;left:68px;white-space:nowrap" class="ft02"><b>Trigger Mode</b></p>
<p style="position:absolute;top:586px;left:206px;white-space:nowrap" class="ft03">Selects the&#160;trigger mode&#160;when&#160;using the INIT&#160;level de-assert delivery&#160;mode: edge&#160;(0) or&#160;level&#160;</p>
<p style="position:absolute;top:603px;left:205px;white-space:nowrap" class="ft04">(1). It&#160;is ignored for all&#160;other delivery modes.&#160;(This flag has no meaning in Pentium 4 and Intel&#160;<br/>Xeon&#160;processors, and&#160;will always be issued as&#160;a 0.)&#160;</p>
<p style="position:absolute;top:640px;left:68px;white-space:nowrap" class="ft02"><b>Destination Shorthand</b></p>
<p style="position:absolute;top:657px;left:205px;white-space:nowrap" class="ft04">Indicates whether a shorthand notation is used&#160;to&#160;specify the destination of the&#160;interrupt and,&#160;<br/>if&#160;so,&#160;which shorthand is&#160;used. Destination shorthands are&#160;used&#160;in place of the 8-bit destina-<br/>tion&#160;field,&#160;and&#160;can be&#160;sent&#160;by software&#160;using&#160;a&#160;single write to&#160;the low&#160;doubleword of the&#160;ICR.&#160;<br/>Shorthands are&#160;defined&#160;for&#160;the following&#160;cases: software self interrupt, IPIs to all&#160;processors&#160;in&#160;<br/>the&#160;system including the&#160;sender, IPIs to&#160;all processors in the&#160;system excluding&#160;the&#160;sender.</p>
<p style="position:absolute;top:747px;left:230px;white-space:nowrap" class="ft02"><b>00: (No Shorthand)</b></p>
<p style="position:absolute;top:763px;left:338px;white-space:nowrap" class="ft03">The destination is&#160;specified in the destination field.</p>
<p style="position:absolute;top:787px;left:230px;white-space:nowrap" class="ft02"><b>01: (Self)</b></p>
<p style="position:absolute;top:787px;left:338px;white-space:nowrap" class="ft04">The issuing APIC&#160;is&#160;the one&#160;and only&#160;destination of&#160;the IPI. This&#160;destination&#160;<br/>shorthand allows software&#160;to&#160;interrupt&#160;the&#160;processor on&#160;which&#160;it&#160;is&#160;execut-<br/>ing. An APIC implementation is&#160;free&#160;to&#160;deliver the&#160;self-interrupt&#160;message&#160;<br/>internally or&#160;to issue the message&#160;to&#160;the bus and “snoop” it as&#160;with&#160;any&#160;<br/>other&#160;IPI message.</p>
<p style="position:absolute;top:877px;left:230px;white-space:nowrap" class="ft02"><b>10: (All Including Self)</b></p>
<p style="position:absolute;top:894px;left:338px;white-space:nowrap" class="ft04">The IPI&#160;is&#160;sent to&#160;all processors&#160;in the system&#160;including the&#160;processor send-<br/>ing the&#160;IPI.&#160;The&#160;APIC&#160;will&#160;broadcast&#160;an&#160;IPI message&#160;with&#160;the destination&#160;<br/>field set to&#160;FH&#160;for Pentium&#160;and P6 family processors&#160;and to&#160;FFH&#160;for Pentium&#160;<br/>4 and Intel Xeon&#160;processors.</p>
<p style="position:absolute;top:967px;left:230px;white-space:nowrap" class="ft02"><b>11: (All Excluding Self)</b></p>
<p style="position:absolute;top:984px;left:338px;white-space:nowrap" class="ft04">The IPI is&#160;sent&#160;to&#160;all processors in&#160;a system&#160;with&#160;the&#160;exception of the&#160;pro-<br/>cessor sending the&#160;IPI. The APIC&#160;broadcasts a&#160;message&#160;with&#160;the physical&#160;<br/>destination mode&#160;and destination&#160;field&#160;set to FH for Pentium&#160;and P6 family&#160;<br/>processors&#160;and&#160;to FFH for Pentium 4&#160;and&#160;Intel Xeon processors.&#160;Support&#160;<br/>for&#160;this destination shorthand in conjunction with the lowest-priority&#160;deliv-</p>
</div>
</body>
</html>
