#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 24 07:14:12 2022
# Process ID: 15868
# Current directory: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17224 G:\Srilatha - Manipal\M.E - Embedded Systems\4. ACA\Lab\Verilog Programs\ACA_Assignment2\ACA_Lab_Assignment2\ACA_Lab_Assignment2.xpr
# Log file: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/vivado.log
# Journal file: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.xprupupdate_compile_order -fileset sources_1
close [ open {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v} w ]
add_files {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v} w ]
add_files -fileset sim_1 {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top three_to_eight_decoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v}}] -no_script -reset -force -quiet
remove_files  {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_decoder_three_to_eight [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v} w ]
add_files {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decoder_3_to_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_decoder_three_to_eight.tcl
close_sim
launch_simulation
source tb_decoder_three_to_eight.tcl
close_sim
