$date
	Sun Aug 13 22:32:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LFSR_Module_tb $end
$var wire 8 ! data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 $ data [7:0] $end
$var wire 1 # reset $end
$var reg 8 % shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10001010 %
b10001010 $
0#
0"
b10001010 !
$end
#5000
1"
#10000
0"
1#
#15000
b10101 !
b10101 $
b10101 %
1"
#20000
b10001010 !
b10001010 $
b10001010 %
0"
0#
#25000
1"
#30000
0"
1#
#35000
b10101 !
b10101 $
b10101 %
1"
#40000
b10001010 !
b10001010 $
b10001010 %
0"
0#
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
