Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Mar 21 09:23:34 2024
| Host         : Laptop1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VendingMachine_timing_summary_routed.rpt -pb VendingMachine_timing_summary_routed.pb -rpx VendingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : VendingMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.178        0.000                      0                  377        0.178        0.000                      0                  377        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.178        0.000                      0                  377        0.178        0.000                      0                  377        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.056ns (22.924%)  route 3.551ns (77.076%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.937     9.696    dataPath/selector1
    SLICE_X5Y12          FDSE                                         r  dataPath/selector4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.513    14.854    dataPath/CLK
    SLICE_X5Y12          FDSE                                         r  dataPath/selector4_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDSE (Setup_fdse_C_CE)      -0.205    14.874    dataPath/selector4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.056ns (22.924%)  route 3.551ns (77.076%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.937     9.696    dataPath/selector1
    SLICE_X5Y12          FDSE                                         r  dataPath/selector4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.513    14.854    dataPath/CLK
    SLICE_X5Y12          FDSE                                         r  dataPath/selector4_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDSE (Setup_fdse_C_CE)      -0.205    14.874    dataPath/selector4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.056ns (22.959%)  route 3.543ns (77.041%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.930     9.689    dataPath/selector1
    SLICE_X0Y11          FDRE                                         r  dataPath/selector1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.516    14.857    dataPath/CLK
    SLICE_X0Y11          FDRE                                         r  dataPath/selector1_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.877    dataPath/selector1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.056ns (22.959%)  route 3.543ns (77.041%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.930     9.689    dataPath/selector1
    SLICE_X0Y11          FDRE                                         r  dataPath/selector1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.516    14.857    dataPath/CLK
    SLICE_X0Y11          FDRE                                         r  dataPath/selector1_reg[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.877    dataPath/selector1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.056ns (22.984%)  route 3.538ns (77.016%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.925     9.684    dataPath/selector1
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.515    14.856    dataPath/CLK
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.876    dataPath/selector1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.056ns (22.984%)  route 3.538ns (77.016%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.925     9.684    dataPath/selector1
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.515    14.856    dataPath/CLK
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.876    dataPath/selector1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.056ns (23.242%)  route 3.488ns (76.758%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.874     9.633    dataPath/selector1
    SLICE_X5Y13          FDRE                                         r  dataPath/selector4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.512    14.853    dataPath/CLK
    SLICE_X5Y13          FDRE                                         r  dataPath/selector4_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.873    dataPath/selector4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector3_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.056ns (23.128%)  route 3.510ns (76.872%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.453     8.429    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.326     8.755 r  dataPath/selector4_1[3]_i_1/O
                         net (fo=16, routed)          0.900     9.655    dataPath/sel
    SLICE_X2Y13          FDRE                                         r  dataPath/selector3_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.514    14.855    dataPath/CLK
    SLICE_X2Y13          FDRE                                         r  dataPath/selector3_1_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y13          FDRE (Setup_fdre_C_CE)      -0.169    14.911    dataPath/selector3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.056ns (23.235%)  route 3.489ns (76.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.456     8.432    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.326     8.758 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          0.876     9.634    dataPath/selector1
    SLICE_X6Y13          FDRE                                         r  dataPath/selector4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.512    14.853    dataPath/CLK
    SLICE_X6Y13          FDRE                                         r  dataPath/selector4_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          FDRE (Setup_fdre_C_CE)      -0.169    14.909    dataPath/selector4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.056ns (23.464%)  route 3.445ns (76.536%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.568     5.089    dataPath/CLK
    SLICE_X11Y8          FDRE                                         r  dataPath/scrollReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  dataPath/scrollReg_reg[7]/Q
                         net (fo=2, routed)           0.873     6.418    dataPath/scrollReg[7]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.542 r  dataPath/scrollReg[31]_i_5/O
                         net (fo=33, routed)          1.284     7.826    dataPath/scrollReg[31]_i_5_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.150     7.976 r  dataPath/selector4[3]_i_3/O
                         net (fo=2, routed)           0.453     8.429    dataPath/selector4[3]_i_3_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.326     8.755 r  dataPath/selector4_1[3]_i_1/O
                         net (fo=16, routed)          0.834     9.590    dataPath/sel
    SLICE_X5Y14          FDRE                                         r  dataPath/selector4_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.512    14.853    dataPath/CLK
    SLICE_X5Y14          FDRE                                         r  dataPath/selector4_1_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.873    dataPath/selector4_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    fsm/CLK
    SLICE_X4Y8           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDSE (Prop_fdse_C_Q)         0.141     1.616 r  fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=6, routed)           0.109     1.725    buyDeb/fsm/Q[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.048     1.773 r  buyDeb/fsm/FSM_onehot_stateReg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.773    fsm/D[2]
    SLICE_X5Y8           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    fsm/CLK
    SLICE_X5Y8           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.107     1.595    fsm/FSM_onehot_stateReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    fsm/CLK
    SLICE_X4Y8           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDSE (Prop_fdse_C_Q)         0.141     1.616 r  fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=6, routed)           0.109     1.725    buyDeb/fsm/Q[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.045     1.770 r  buyDeb/fsm/FSM_onehot_stateReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    fsm/D[1]
    SLICE_X5Y8           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    fsm/CLK
    SLICE_X5Y8           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.091     1.579    fsm/FSM_onehot_stateReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dataPath/selector4_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.446%)  route 0.125ns (35.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.590     1.473    dataPath/CLK
    SLICE_X5Y12          FDSE                                         r  dataPath/selector4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDSE (Prop_fdse_C_Q)         0.128     1.601 r  dataPath/selector4_reg[1]/Q
                         net (fo=9, routed)           0.125     1.726    dataPath/selector4_reg[1]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.099     1.825 r  dataPath/selector4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    dataPath/_selector4_T_1[2]
    SLICE_X6Y13          FDRE                                         r  dataPath/selector4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.859     1.986    dataPath/CLK
    SLICE_X6Y13          FDRE                                         r  dataPath/selector4_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.121     1.608    dataPath/selector4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dataPath/numCanReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/numCanReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.190ns (51.990%)  route 0.175ns (48.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    dataPath/CLK
    SLICE_X1Y7           FDRE                                         r  dataPath/numCanReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dataPath/numCanReg_reg[5]/Q
                         net (fo=7, routed)           0.175     1.794    dataPath/numCanReg_reg[5]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.049     1.843 r  dataPath/numCanReg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.843    dataPath/_numCanReg_T_1[7]
    SLICE_X2Y7           FDRE                                         r  dataPath/numCanReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y7           FDRE                                         r  dataPath/numCanReg_reg[7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.624    dataPath/numCanReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dataPath/numCanReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/numCanReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.459%)  route 0.175ns (48.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    dataPath/CLK
    SLICE_X1Y7           FDRE                                         r  dataPath/numCanReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dataPath/numCanReg_reg[5]/Q
                         net (fo=7, routed)           0.175     1.794    dataPath/numCanReg_reg[5]
    SLICE_X2Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  dataPath/numCanReg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    dataPath/_numCanReg_T_1[6]
    SLICE_X2Y7           FDRE                                         r  dataPath/numCanReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y7           FDRE                                         r  dataPath/numCanReg_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121     1.614    dataPath/numCanReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_stateReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.911%)  route 0.147ns (44.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    fsm/CLK
    SLICE_X5Y8           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fsm/FSM_onehot_stateReg_reg[4]/Q
                         net (fo=63, routed)          0.147     1.763    fsm/Q[2]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  fsm/FSM_onehot_stateReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    fsm/FSM_onehot_stateReg[1]_i_1_n_0
    SLICE_X4Y8           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    fsm/CLK
    SLICE_X4Y8           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X4Y8           FDSE (Hold_fdse_C_D)         0.091     1.579    fsm/FSM_onehot_stateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 coin2Deb/fsm/FSM_onehot_stateReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    coin2Deb/fsm/CLK
    SLICE_X3Y7           FDRE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  coin2Deb/fsm/FSM_onehot_stateReg_reg[2]/Q
                         net (fo=8, routed)           0.099     1.704    coin2Deb/fsm/FSM_onehot_stateReg_reg[2]_1
    SLICE_X3Y7           LUT5 (Prop_lut5_I1_O)        0.099     1.803 r  coin2Deb/fsm/FSM_onehot_stateReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    coin2Deb/fsm/FSM_onehot_stateReg[0]_i_1_n_0
    SLICE_X3Y7           FDSE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     1.992    coin2Deb/fsm/CLK
    SLICE_X3Y7           FDSE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDSE (Hold_fdse_C_D)         0.092     1.569    coin2Deb/fsm/FSM_onehot_stateReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dataPath/selector3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.900%)  route 0.191ns (50.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    dataPath/CLK
    SLICE_X3Y11          FDSE                                         r  dataPath/selector3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDSE (Prop_fdse_C_Q)         0.141     1.617 r  dataPath/selector3_reg[1]/Q
                         net (fo=9, routed)           0.191     1.808    dataPath/selector3_reg[1]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.049     1.857 r  dataPath/selector3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    dataPath/_selector3_T_1[2]
    SLICE_X5Y11          FDRE                                         r  dataPath/selector3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     1.989    dataPath/CLK
    SLICE_X5Y11          FDRE                                         r  dataPath/selector3_reg[2]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.107     1.618    dataPath/selector3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buyDeb/fsm/FSM_onehot_stateReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    buyDeb/fsm/CLK
    SLICE_X3Y8           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=8, routed)           0.168     1.786    buyDeb/fsm/FSM_onehot_stateReg_reg[1]_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I2_O)        0.042     1.828 r  buyDeb/fsm/FSM_onehot_stateReg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.828    buyDeb/fsm/FSM_onehot_stateReg[2]_i_1__2_n_0
    SLICE_X3Y8           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     1.992    buyDeb/fsm/CLK
    SLICE_X3Y8           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.107     1.584    buyDeb/fsm/FSM_onehot_stateReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin5Deb/fsm/FSM_onehot_stateReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    coin5Deb/fsm/CLK
    SLICE_X5Y7           FDSE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDSE (Prop_fdse_C_Q)         0.141     1.616 r  coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/Q
                         net (fo=3, routed)           0.169     1.785    coin5Deb/fsm/FSM_onehot_stateReg_reg_n_0_[0]
    SLICE_X5Y7           LUT5 (Prop_lut5_I4_O)        0.043     1.828 r  coin5Deb/fsm/FSM_onehot_stateReg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.828    coin5Deb/fsm/FSM_onehot_stateReg[2]_i_1__1_n_0
    SLICE_X5Y7           FDRE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    coin5Deb/fsm/CLK
    SLICE_X5Y7           FDRE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.107     1.582    coin5Deb/fsm/FSM_onehot_stateReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y1     buyDeb/countReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3     buyDeb/countReg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3     buyDeb/countReg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     buyDeb/countReg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     buyDeb/countReg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     buyDeb/countReg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     buyDeb/countReg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     buyDeb/countReg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     buyDeb/countReg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     buyDeb/countReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     buyDeb/countReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     buyDeb/countReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     buyDeb/countReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y3     buyDeb/countReg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     buyDeb/countReg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.665ns  (logic 5.811ns (39.628%)  route 8.853ns (60.372%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           1.906     3.357    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.152     3.509 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=11, routed)          0.856     4.365    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.326     4.691 f  dataPath/io_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.648     5.340    dataPath/io_seg_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.791     6.254    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.378 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.966     7.344    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.468 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.687    11.154    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.665 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.665    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.625ns  (logic 5.805ns (39.694%)  route 8.820ns (60.306%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           1.906     3.357    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.152     3.509 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=11, routed)          0.856     4.365    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.326     4.691 r  dataPath/io_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.648     5.340    dataPath/io_seg_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.464 r  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.791     6.254    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.378 f  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.978     7.356    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.480 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.641    11.120    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.625 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.625    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.148ns  (logic 5.827ns (41.184%)  route 8.321ns (58.816%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           1.909     3.359    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.152     3.511 r  dataPath/io_seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.508     4.020    dataPath/io_seg_OBUF[6]_inst_i_50_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.332     4.352 f  dataPath/io_seg_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.608     4.959    dataPath/io_seg_OBUF[6]_inst_i_31_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.795     5.878    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.002 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     6.833    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.957 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.671    10.628    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.148 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.148    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.039ns  (logic 5.830ns (41.527%)  route 8.209ns (58.473%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           1.906     3.357    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.152     3.509 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=11, routed)          0.856     4.365    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.326     4.691 f  dataPath/io_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.648     5.340    dataPath/io_seg_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.791     6.254    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.378 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.785     7.163    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.287 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.222    10.510    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.039 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.039    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.008ns  (logic 5.838ns (41.677%)  route 8.170ns (58.323%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           1.909     3.359    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.152     3.511 f  dataPath/io_seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.508     4.020    dataPath/io_seg_OBUF[6]_inst_i_50_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.332     4.352 r  dataPath/io_seg_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.800     5.152    dataPath/io_seg_OBUF[6]_inst_i_31_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     5.276 f  dataPath/io_seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.817     6.093    dataPath/io_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.217 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.692     6.909    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     7.033 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.444    10.477    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.008 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.008    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.743ns  (logic 5.842ns (42.507%)  route 7.902ns (57.493%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           1.909     3.359    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.152     3.511 f  dataPath/io_seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.508     4.020    dataPath/io_seg_OBUF[6]_inst_i_50_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.332     4.352 r  dataPath/io_seg_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.800     5.152    dataPath/io_seg_OBUF[6]_inst_i_31_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     5.276 f  dataPath/io_seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.817     6.093    dataPath/io_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.217 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.333     6.550    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.674 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.534    10.208    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.743 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.743    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.699ns  (logic 5.842ns (42.648%)  route 7.857ns (57.352%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           1.909     3.359    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.152     3.511 r  dataPath/io_seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.508     4.020    dataPath/io_seg_OBUF[6]_inst_i_50_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.332     4.352 f  dataPath/io_seg_OBUF[6]_inst_i_31/O
                         net (fo=2, routed)           0.608     4.959    dataPath/io_seg_OBUF[6]_inst_i_31_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.795     5.878    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.002 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.995     6.997    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.124     7.121 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.042    10.163    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.699 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.699    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.628ns  (logic 1.584ns (43.658%)  route 2.044ns (56.342%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           0.504     0.723    dataPath/io_price_IBUF[4]
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.768 r  dataPath/io_seg_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           0.276     1.044    dataPath/io_seg_OBUF[6]_inst_i_17_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.089 r  dataPath/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.209     1.298    dataPath/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I2_O)        0.045     1.343 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.398    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.628 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.628    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.692ns  (logic 1.633ns (44.229%)  route 2.059ns (55.771%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           0.419     0.636    dataPath/io_price_IBUF[3]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.681 r  dataPath/io_seg_OBUF[6]_inst_i_28/O
                         net (fo=15, routed)          0.309     0.990    dataPath/io_seg_OBUF[6]_inst_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.035 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.121     1.156    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.201 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.219     1.421    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I3_O)        0.045     1.466 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.990     2.456    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.692 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.692    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.802ns  (logic 1.629ns (42.843%)  route 2.173ns (57.157%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           0.419     0.636    dataPath/io_price_IBUF[3]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.681 r  dataPath/io_seg_OBUF[6]_inst_i_28/O
                         net (fo=15, routed)          0.309     0.990    dataPath/io_seg_OBUF[6]_inst_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.035 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.123     1.158    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.203 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.068     1.271    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.316 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.254     2.570    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.802 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.802    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.927ns  (logic 1.633ns (41.578%)  route 2.294ns (58.422%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           0.419     0.636    dataPath/io_price_IBUF[3]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.681 r  dataPath/io_seg_OBUF[6]_inst_i_28/O
                         net (fo=15, routed)          0.309     0.990    dataPath/io_seg_OBUF[6]_inst_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.035 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.121     1.156    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.201 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.138     1.340    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.385 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.306     2.691    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.927 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.927    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.933ns  (logic 1.618ns (41.130%)  route 2.315ns (58.870%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           0.419     0.636    dataPath/io_price_IBUF[3]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.681 r  dataPath/io_seg_OBUF[6]_inst_i_28/O
                         net (fo=15, routed)          0.309     0.990    dataPath/io_seg_OBUF[6]_inst_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.035 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.123     1.158    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.203 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.123     1.326    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.371 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.341     2.712    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.933 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.933    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.962ns  (logic 1.608ns (40.598%)  route 2.353ns (59.402%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           0.419     0.636    dataPath/io_price_IBUF[3]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.681 r  dataPath/io_seg_OBUF[6]_inst_i_28/O
                         net (fo=15, routed)          0.309     0.990    dataPath/io_seg_OBUF[6]_inst_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.035 f  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.121     1.156    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.201 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.140     1.342    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.387 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.364     2.750    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.962 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.962    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.009ns  (logic 1.602ns (39.966%)  route 2.407ns (60.034%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           0.419     0.636    dataPath/io_price_IBUF[3]
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.681 r  dataPath/io_seg_OBUF[6]_inst_i_28/O
                         net (fo=15, routed)          0.309     0.990    dataPath/io_seg_OBUF[6]_inst_i_28_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  dataPath/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.121     1.156    dataPath/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.201 f  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.219     1.421    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.338     2.803    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.009 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.009    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.898ns  (logic 5.010ns (36.046%)  route 8.888ns (63.954%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.628     5.149    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     5.627 r  dispMux/selectReg_reg[1]/Q
                         net (fo=34, routed)          1.667     7.294    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.617 r  dataPath/io_seg_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           1.124     8.741    dataPath/io_seg_OBUF[6]_inst_i_34_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.326     9.067 f  dataPath/io_seg_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.655     9.722    dataPath/io_seg_OBUF[2]_inst_i_8_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.846 f  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.791    10.637    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.761 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.966    11.726    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    11.850 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.687    15.537    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.047 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.047    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.858ns  (logic 5.003ns (36.105%)  route 8.855ns (63.895%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.628     5.149    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     5.627 r  dispMux/selectReg_reg[1]/Q
                         net (fo=34, routed)          1.667     7.294    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.617 r  dataPath/io_seg_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           1.124     8.741    dataPath/io_seg_OBUF[6]_inst_i_34_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.326     9.067 r  dataPath/io_seg_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.655     9.722    dataPath/io_seg_OBUF[2]_inst_i_8_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.846 r  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.791    10.637    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.761 f  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.978    11.738    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124    11.862 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.641    15.503    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.007 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.007    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/numCanReg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.572ns  (logic 4.658ns (34.319%)  route 8.914ns (65.681%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.637     5.158    dataPath/CLK
    SLICE_X2Y7           FDSE                                         r  dataPath/numCanReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDSE (Prop_fdse_C_Q)         0.518     5.676 f  dataPath/numCanReg_reg[0]/Q
                         net (fo=8, routed)           0.842     6.518    dataPath/numCanReg_reg[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124     6.642 f  dataPath/io_seg_OBUF[6]_inst_i_40/O
                         net (fo=22, routed)          1.858     8.500    dataPath/io_seg_OBUF[6]_inst_i_40_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.124     8.624 f  dataPath/io_seg_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           0.608     9.233    dataPath/io_seg_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.357 f  dataPath/io_seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.737    10.094    dataPath/io_seg_OBUF[6]_inst_i_27_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.198    11.416    dataPath/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.540 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.671    15.211    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.730 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.730    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/numCanReg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.504ns  (logic 4.669ns (34.577%)  route 8.835ns (65.423%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.637     5.158    dataPath/CLK
    SLICE_X2Y7           FDSE                                         r  dataPath/numCanReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDSE (Prop_fdse_C_Q)         0.518     5.676 f  dataPath/numCanReg_reg[0]/Q
                         net (fo=8, routed)           0.842     6.518    dataPath/numCanReg_reg[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124     6.642 f  dataPath/io_seg_OBUF[6]_inst_i_40/O
                         net (fo=22, routed)          1.858     8.500    dataPath/io_seg_OBUF[6]_inst_i_40_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.124     8.624 f  dataPath/io_seg_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           0.608     9.233    dataPath/io_seg_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.357 f  dataPath/io_seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.737    10.094    dataPath/io_seg_OBUF[6]_inst_i_27_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.346    11.564    dataPath/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    11.688 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.444    15.131    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.663 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.663    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/numCanReg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.466ns  (logic 4.673ns (34.704%)  route 8.793ns (65.296%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.637     5.158    dataPath/CLK
    SLICE_X2Y7           FDSE                                         r  dataPath/numCanReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDSE (Prop_fdse_C_Q)         0.518     5.676 f  dataPath/numCanReg_reg[0]/Q
                         net (fo=8, routed)           0.842     6.518    dataPath/numCanReg_reg[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124     6.642 f  dataPath/io_seg_OBUF[6]_inst_i_40/O
                         net (fo=22, routed)          1.858     8.500    dataPath/io_seg_OBUF[6]_inst_i_40_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.124     8.624 f  dataPath/io_seg_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           0.608     9.233    dataPath/io_seg_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.357 f  dataPath/io_seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.737    10.094    dataPath/io_seg_OBUF[6]_inst_i_27_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.213    11.431    dataPath/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.534    15.089    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.624 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.624    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.272ns  (logic 5.028ns (37.886%)  route 8.244ns (62.114%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.628     5.149    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     5.627 r  dispMux/selectReg_reg[1]/Q
                         net (fo=34, routed)          1.667     7.294    dataPath/selectReg[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.323     7.617 r  dataPath/io_seg_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           1.124     8.741    dataPath/io_seg_OBUF[6]_inst_i_34_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.326     9.067 f  dataPath/io_seg_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.655     9.722    dataPath/io_seg_OBUF[2]_inst_i_8_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.846 f  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.791    10.637    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.761 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.785    11.546    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.124    11.670 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.222    14.892    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.421 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.421    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/numCanReg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.587ns  (logic 4.674ns (37.129%)  route 7.914ns (62.871%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.637     5.158    dataPath/CLK
    SLICE_X2Y7           FDSE                                         r  dataPath/numCanReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDSE (Prop_fdse_C_Q)         0.518     5.676 f  dataPath/numCanReg_reg[0]/Q
                         net (fo=8, routed)           0.842     6.518    dataPath/numCanReg_reg[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124     6.642 f  dataPath/io_seg_OBUF[6]_inst_i_40/O
                         net (fo=22, routed)          1.858     8.500    dataPath/io_seg_OBUF[6]_inst_i_40_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.124     8.624 f  dataPath/io_seg_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           0.608     9.233    dataPath/io_seg_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.357 f  dataPath/io_seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.737    10.094    dataPath/io_seg_OBUF[6]_inst_i_27_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.826    11.044    dataPath/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124    11.168 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.042    14.210    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.746 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.746    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_stateReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_releaseCan
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 4.239ns (39.388%)  route 6.524ns (60.612%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    fsm/CLK
    SLICE_X5Y8           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.419     5.574 r  fsm/FSM_onehot_stateReg_reg[6]/Q
                         net (fo=4, routed)           0.693     6.267    fsm/dataPath_io_sub
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.299     6.566 r  fsm/io_releaseCan_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.831    12.397    io_releaseCan_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.919 r  io_releaseCan_OBUF_inst/O
                         net (fo=0)                   0.000    15.919    io_releaseCan
    L1                                                                r  io_releaseCan (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 4.506ns (49.101%)  route 4.671ns (50.899%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.628     5.149    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     5.627 r  dispMux/selectReg_reg[1]/Q
                         net (fo=34, routed)          1.203     6.830    dispMux/selectReg[1]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.321     7.151 r  dispMux/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.468    10.619    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.326 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.326    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.535ns (50.122%)  route 4.513ns (49.878%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.628     5.149    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     5.627 f  dispMux/selectReg_reg[1]/Q
                         net (fo=34, routed)          1.404     7.031    dispMux/selectReg[1]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.323     7.354 r  dispMux/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.109    10.463    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    14.198 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.198    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/FSM_onehot_stateReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.347ns (74.433%)  route 0.463ns (25.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    fsm/CLK
    SLICE_X5Y8           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fsm/FSM_onehot_stateReg_reg[4]/Q
                         net (fo=63, routed)          0.463     2.079    io_alarm_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.285 r  io_alarm_OBUF_inst/O
                         net (fo=0)                   0.000     3.285    io_alarm
    U16                                                               r  io_alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.496ns (50.754%)  route 1.452ns (49.246%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.395     2.031    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.048     2.079 r  dispMux/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.057     3.136    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.420 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.420    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.433ns (47.652%)  route 1.574ns (52.348%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.395     2.031    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.076 r  dispMux/io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.179     3.255    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.479 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.479    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.028ns  (logic 1.409ns (46.536%)  route 1.619ns (53.464%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.391     2.027    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.072 r  dispMux/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     3.300    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.501 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.501    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.081ns  (logic 1.484ns (48.161%)  route 1.597ns (51.839%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.333     1.969    dataPath/selectReg[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.045     2.014 r  dataPath/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.209     2.223    dataPath/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I2_O)        0.045     2.268 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.055     3.324    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.554 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.554    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.490ns (48.286%)  route 1.596ns (51.714%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.387     2.023    dataPath/selectReg[0]
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.045     2.068 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.219     2.287    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.990     3.322    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.559 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.559    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.482ns (47.353%)  route 1.648ns (52.647%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.391     2.027    dispMux/selectReg[0]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.048     2.075 r  dispMux/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.257     3.332    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.602 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.602    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.188ns  (logic 1.486ns (46.627%)  route 1.701ns (53.373%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.284     1.920    dataPath/selectReg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     2.129    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.045     2.174 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.254     3.427    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.660 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.660    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.267ns  (logic 1.490ns (45.609%)  route 1.777ns (54.391%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.284     1.920    dataPath/selectReg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.965 f  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.187     2.152    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.045     2.197 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.306     3.503    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.739 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.739    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.460ns (44.511%)  route 1.819ns (55.489%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    dispMux/CLK
    SLICE_X6Y15          FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispMux/selectReg_reg[0]/Q
                         net (fo=19, routed)          0.284     1.920    dataPath/selectReg[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.198     2.163    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.045     2.208 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.338     3.546    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.751 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.751    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.605ns (27.899%)  route 4.148ns (72.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.253     5.753    coin5Deb/fsm_n_0
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517     4.858    coin5Deb/CLK
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.605ns (27.899%)  route 4.148ns (72.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.253     5.753    coin5Deb/fsm_n_0
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517     4.858    coin5Deb/CLK
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.605ns (27.899%)  route 4.148ns (72.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.253     5.753    coin5Deb/fsm_n_0
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517     4.858    coin5Deb/CLK
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.605ns (27.899%)  route 4.148ns (72.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.253     5.753    coin5Deb/fsm_n_0
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517     4.858    coin5Deb/CLK
    SLICE_X7Y6           FDRE                                         r  coin5Deb/countReg_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.740ns  (logic 1.605ns (27.964%)  route 4.135ns (72.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.240     5.740    coin5Deb/fsm_n_0
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.740ns  (logic 1.605ns (27.964%)  route 4.135ns (72.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.240     5.740    coin5Deb/fsm_n_0
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.740ns  (logic 1.605ns (27.964%)  route 4.135ns (72.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.240     5.740    coin5Deb/fsm_n_0
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.740ns  (logic 1.605ns (27.964%)  route 4.135ns (72.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.240     5.740    coin5Deb/fsm_n_0
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X7Y1           FDRE                                         r  coin5Deb/countReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 1.605ns (28.668%)  route 3.994ns (71.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.099     5.599    coin5Deb/fsm_n_0
    SLICE_X7Y2           FDRE                                         r  coin5Deb/countReg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X7Y2           FDRE                                         r  coin5Deb/countReg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            coin5Deb/countReg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 1.605ns (28.668%)  route 3.994ns (71.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=100, routed)         2.895     4.346    coin5Deb/fsm/reset_IBUF
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.154     4.500 r  coin5Deb/fsm/countReg[0]_i_1__0/O
                         net (fo=27, routed)          1.099     5.599    coin5Deb/fsm_n_0
    SLICE_X7Y2           FDRE                                         r  coin5Deb/countReg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518     4.859    coin5Deb/CLK
    SLICE_X7Y2           FDRE                                         r  coin5Deb/countReg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector2_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.219ns (33.238%)  route 0.440ns (66.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.440     0.660    dataPath/reset_IBUF
    SLICE_X1Y14          FDRE                                         r  dataPath/selector2_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y14          FDRE                                         r  dataPath/selector2_1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector1_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.219ns (33.020%)  route 0.445ns (66.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.445     0.664    dataPath/reset_IBUF
    SLICE_X0Y14          FDRE                                         r  dataPath/selector1_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X0Y14          FDRE                                         r  dataPath/selector1_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector2_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.219ns (33.020%)  route 0.445ns (66.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.445     0.664    dataPath/reset_IBUF
    SLICE_X0Y14          FDSE                                         r  dataPath/selector2_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X0Y14          FDSE                                         r  dataPath/selector2_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector2_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.219ns (33.020%)  route 0.445ns (66.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.445     0.664    dataPath/reset_IBUF
    SLICE_X0Y14          FDRE                                         r  dataPath/selector2_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X0Y14          FDRE                                         r  dataPath/selector2_1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector2_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.219ns (33.020%)  route 0.445ns (66.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.445     0.664    dataPath/reset_IBUF
    SLICE_X0Y14          FDRE                                         r  dataPath/selector2_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X0Y14          FDRE                                         r  dataPath/selector2_1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector1_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.219ns (31.381%)  route 0.479ns (68.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.479     0.699    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/selector1_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/selector1_1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector1_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.219ns (31.381%)  route 0.479ns (68.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.479     0.699    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/selector1_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/selector1_1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector1_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.219ns (31.381%)  route 0.479ns (68.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.479     0.699    dataPath/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  dataPath/selector1_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     1.988    dataPath/CLK
    SLICE_X1Y13          FDRE                                         r  dataPath/selector1_1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.219ns (28.594%)  route 0.548ns (71.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.548     0.767    dataPath/reset_IBUF
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     1.989    dataPath/CLK
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/selector1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.219ns (28.594%)  route 0.548ns (71.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=100, routed)         0.548     0.767    dataPath/reset_IBUF
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     1.989    dataPath/CLK
    SLICE_X0Y12          FDRE                                         r  dataPath/selector1_reg[1]/C





