#[doc = "Register `ST1CH0RST` reader"]
pub type R = crate::R<St1ch0rstSpec>;
#[doc = "Register `ST1CH0RST` writer"]
pub type W = crate::W<St1ch0rstSpec>;
#[doc = "Field `CH0RSSEV` reader - Software event generates channel 0"]
pub type Ch0rssevR = crate::BitReader;
#[doc = "Field `CH0RSSEV` writer - Software event generates channel 0"]
pub type Ch0rssevW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSRST` reader - Slave_TIMER1 reset event generates channel 0"]
pub type Ch0rsrstR = crate::BitReader;
#[doc = "Field `CH0RSRST` writer - Slave_TIMER1 reset event generates channel 0"]
pub type Ch0rsrstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSPER` reader - Slave_TIMER1 period event generates channel 0"]
pub type Ch0rsperR = crate::BitReader;
#[doc = "Field `CH0RSPER` writer - Slave_TIMER1 period event generates channel 0"]
pub type Ch0rsperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSCMP0` reader - Slave_TIMER1 compare 0 event generates channel 0"]
pub type Ch0rscmp0R = crate::BitReader;
#[doc = "Field `CH0RSCMP0` writer - Slave_TIMER1 compare 0 event generates channel 0"]
pub type Ch0rscmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSCMP1` reader - Slave_TIMER1 compare 1 event generates channel 0"]
pub type Ch0rscmp1R = crate::BitReader;
#[doc = "Field `CH0RSCMP1` writer - Slave_TIMER1 compare 1 event generates channel 0"]
pub type Ch0rscmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSCMP2` reader - Slave_TIMER1 compare 2 event generates channel 0"]
pub type Ch0rscmp2R = crate::BitReader;
#[doc = "Field `CH0RSCMP2` writer - Slave_TIMER1 compare 2 event generates channel 0"]
pub type Ch0rscmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSCMP3` reader - Slave_TIMER1 compare 3 event generates channel 0"]
pub type Ch0rscmp3R = crate::BitReader;
#[doc = "Field `CH0RSCMP3` writer - Slave_TIMER1 compare 3 event generates channel 0"]
pub type Ch0rscmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSMTPER` reader - Master_TIMER period event generates channel 0"]
pub type Ch0rsmtperR = crate::BitReader;
#[doc = "Field `CH0RSMTPER` writer - Master_TIMER period event generates channel 0"]
pub type Ch0rsmtperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSMTCMP0` reader - Master_TIMER compare 0 event generates channel 0"]
pub type Ch0rsmtcmp0R = crate::BitReader;
#[doc = "Field `CH0RSMTCMP0` writer - Master_TIMER compare 0 event generates channel 0"]
pub type Ch0rsmtcmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSMTCMP1` reader - Master_TIMER compare 1 event generates channel 0"]
pub type Ch0rsmtcmp1R = crate::BitReader;
#[doc = "Field `CH0RSMTCMP1` writer - Master_TIMER compare 1 event generates channel 0"]
pub type Ch0rsmtcmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSMTCMP2` reader - Master_TIMER compare 2 event generates channel 0"]
pub type Ch0rsmtcmp2R = crate::BitReader;
#[doc = "Field `CH0RSMTCMP2` writer - Master_TIMER compare 2 event generates channel 0"]
pub type Ch0rsmtcmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSMTCMP3` reader - Master_TIMER compare 3 event generates channel 0"]
pub type Ch0rsmtcmp3R = crate::BitReader;
#[doc = "Field `CH0RSMTCMP3` writer - Master_TIMER compare 3 event generates channel 0"]
pub type Ch0rsmtcmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV0` reader - Slave_TIMER1 interconnection event 0 generates channel 0"]
pub type Ch0rsstev0R = crate::BitReader;
#[doc = "Field `CH0RSSTEV0` writer - Slave_TIMER1 interconnection event 0 generates channel 0"]
pub type Ch0rsstev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV1` reader - Slave_TIMER1 interconnection event 1 generates channel 0"]
pub type Ch0rsstev1R = crate::BitReader;
#[doc = "Field `CH0RSSTEV1` writer - Slave_TIMER1 interconnection event 1 generates channel 0"]
pub type Ch0rsstev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV2` reader - Slave_TIMER1 interconnection event 2 generates channel 0"]
pub type Ch0rsstev2R = crate::BitReader;
#[doc = "Field `CH0RSSTEV2` writer - Slave_TIMER1 interconnection event 2 generates channel 0"]
pub type Ch0rsstev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV3` reader - Slave_TIMER1 interconnection event 3 generates channel 0"]
pub type Ch0rsstev3R = crate::BitReader;
#[doc = "Field `CH0RSSTEV3` writer - Slave_TIMER1 interconnection event 3 generates channel 0"]
pub type Ch0rsstev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV4` reader - Slave_TIMER1 interconnection event 4 generates channel 0"]
pub type Ch0rsstev4R = crate::BitReader;
#[doc = "Field `CH0RSSTEV4` writer - Slave_TIMER1 interconnection event 4 generates channel 0"]
pub type Ch0rsstev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV5` reader - Slave_TIMER1 interconnection event 5 generates channel 0"]
pub type Ch0rsstev5R = crate::BitReader;
#[doc = "Field `CH0RSSTEV5` writer - Slave_TIMER1 interconnection event 5 generates channel 0"]
pub type Ch0rsstev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV6` reader - Slave_TIMER1 interconnection event 6 generates channel 0"]
pub type Ch0rsstev6R = crate::BitReader;
#[doc = "Field `CH0RSSTEV6` writer - Slave_TIMER1 interconnection event 6 generates channel 0"]
pub type Ch0rsstev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV7` reader - Slave_TIMER1 interconnection event 7 generates channel 0"]
pub type Ch0rsstev7R = crate::BitReader;
#[doc = "Field `CH0RSSTEV7` writer - Slave_TIMER1 interconnection event 7 generates channel 0"]
pub type Ch0rsstev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSSTEV8` reader - Slave_TIMER1 interconnection event 8 generates channel 0"]
pub type Ch0rsstev8R = crate::BitReader;
#[doc = "Field `CH0RSSTEV8` writer - Slave_TIMER1 interconnection event 8 generates channel 0"]
pub type Ch0rsstev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV0` reader - External event 0 generates channel 0"]
pub type Ch0rsexev0R = crate::BitReader;
#[doc = "Field `CH0RSEXEV0` writer - External event 0 generates channel 0"]
pub type Ch0rsexev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV1` reader - External event 1 generates channel 0"]
pub type Ch0rsexev1R = crate::BitReader;
#[doc = "Field `CH0RSEXEV1` writer - External event 1 generates channel 0"]
pub type Ch0rsexev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV2` reader - External event 2 generates channel 0"]
pub type Ch0rsexev2R = crate::BitReader;
#[doc = "Field `CH0RSEXEV2` writer - External event 2 generates channel 0"]
pub type Ch0rsexev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV3` reader - External event 3 generates channel 0"]
pub type Ch0rsexev3R = crate::BitReader;
#[doc = "Field `CH0RSEXEV3` writer - External event 3 generates channel 0"]
pub type Ch0rsexev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV4` reader - External event 4 generates channel 0"]
pub type Ch0rsexev4R = crate::BitReader;
#[doc = "Field `CH0RSEXEV4` writer - External event 4 generates channel 0"]
pub type Ch0rsexev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV5` reader - External event 5 generates channel 0"]
pub type Ch0rsexev5R = crate::BitReader;
#[doc = "Field `CH0RSEXEV5` writer - External event 5 generates channel 0"]
pub type Ch0rsexev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV6` reader - External event 6 generates channel 0"]
pub type Ch0rsexev6R = crate::BitReader;
#[doc = "Field `CH0RSEXEV6` writer - External event 6 generates channel 0"]
pub type Ch0rsexev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV7` reader - External event 7 generates channel 0"]
pub type Ch0rsexev7R = crate::BitReader;
#[doc = "Field `CH0RSEXEV7` writer - External event 7 generates channel 0"]
pub type Ch0rsexev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV8` reader - External event 8 generates channel 0"]
pub type Ch0rsexev8R = crate::BitReader;
#[doc = "Field `CH0RSEXEV8` writer - External event 8 generates channel 0"]
pub type Ch0rsexev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSEXEV9` reader - External event 9 generates channel 0"]
pub type Ch0rsexev9R = crate::BitReader;
#[doc = "Field `CH0RSEXEV9` writer - External event 9 generates channel 0"]
pub type Ch0rsexev9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0RSUP` reader - Update event generates channel 0"]
pub type Ch0rsupR = crate::BitReader;
#[doc = "Field `CH0RSUP` writer - Update event generates channel 0"]
pub type Ch0rsupW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Software event generates channel 0"]
    #[inline(always)]
    pub fn ch0rssev(&self) -> Ch0rssevR {
        Ch0rssevR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Slave_TIMER1 reset event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsrst(&self) -> Ch0rsrstR {
        Ch0rsrstR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Slave_TIMER1 period event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsper(&self) -> Ch0rsperR {
        Ch0rsperR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Slave_TIMER1 compare 0 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rscmp0(&self) -> Ch0rscmp0R {
        Ch0rscmp0R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Slave_TIMER1 compare 1 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rscmp1(&self) -> Ch0rscmp1R {
        Ch0rscmp1R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Slave_TIMER1 compare 2 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rscmp2(&self) -> Ch0rscmp2R {
        Ch0rscmp2R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Slave_TIMER1 compare 3 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rscmp3(&self) -> Ch0rscmp3R {
        Ch0rscmp3R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsmtper(&self) -> Ch0rsmtperR {
        Ch0rsmtperR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsmtcmp0(&self) -> Ch0rsmtcmp0R {
        Ch0rsmtcmp0R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsmtcmp1(&self) -> Ch0rsmtcmp1R {
        Ch0rsmtcmp1R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsmtcmp2(&self) -> Ch0rsmtcmp2R {
        Ch0rsmtcmp2R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsmtcmp3(&self) -> Ch0rsmtcmp3R {
        Ch0rsmtcmp3R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Slave_TIMER1 interconnection event 0 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev0(&self) -> Ch0rsstev0R {
        Ch0rsstev0R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Slave_TIMER1 interconnection event 1 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev1(&self) -> Ch0rsstev1R {
        Ch0rsstev1R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Slave_TIMER1 interconnection event 2 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev2(&self) -> Ch0rsstev2R {
        Ch0rsstev2R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Slave_TIMER1 interconnection event 3 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev3(&self) -> Ch0rsstev3R {
        Ch0rsstev3R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Slave_TIMER1 interconnection event 4 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev4(&self) -> Ch0rsstev4R {
        Ch0rsstev4R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Slave_TIMER1 interconnection event 5 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev5(&self) -> Ch0rsstev5R {
        Ch0rsstev5R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Slave_TIMER1 interconnection event 6 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev6(&self) -> Ch0rsstev6R {
        Ch0rsstev6R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Slave_TIMER1 interconnection event 7 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev7(&self) -> Ch0rsstev7R {
        Ch0rsstev7R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Slave_TIMER1 interconnection event 8 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsstev8(&self) -> Ch0rsstev8R {
        Ch0rsstev8R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - External event 0 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev0(&self) -> Ch0rsexev0R {
        Ch0rsexev0R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - External event 1 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev1(&self) -> Ch0rsexev1R {
        Ch0rsexev1R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - External event 2 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev2(&self) -> Ch0rsexev2R {
        Ch0rsexev2R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - External event 3 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev3(&self) -> Ch0rsexev3R {
        Ch0rsexev3R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - External event 4 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev4(&self) -> Ch0rsexev4R {
        Ch0rsexev4R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - External event 5 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev5(&self) -> Ch0rsexev5R {
        Ch0rsexev5R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - External event 6 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev6(&self) -> Ch0rsexev6R {
        Ch0rsexev6R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - External event 7 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev7(&self) -> Ch0rsexev7R {
        Ch0rsexev7R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - External event 8 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev8(&self) -> Ch0rsexev8R {
        Ch0rsexev8R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - External event 9 generates channel 0"]
    #[inline(always)]
    pub fn ch0rsexev9(&self) -> Ch0rsexev9R {
        Ch0rsexev9R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Update event generates channel 0"]
    #[inline(always)]
    pub fn ch0rsup(&self) -> Ch0rsupR {
        Ch0rsupR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Software event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rssev(&mut self) -> Ch0rssevW<St1ch0rstSpec> {
        Ch0rssevW::new(self, 0)
    }
    #[doc = "Bit 1 - Slave_TIMER1 reset event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsrst(&mut self) -> Ch0rsrstW<St1ch0rstSpec> {
        Ch0rsrstW::new(self, 1)
    }
    #[doc = "Bit 2 - Slave_TIMER1 period event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsper(&mut self) -> Ch0rsperW<St1ch0rstSpec> {
        Ch0rsperW::new(self, 2)
    }
    #[doc = "Bit 3 - Slave_TIMER1 compare 0 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rscmp0(&mut self) -> Ch0rscmp0W<St1ch0rstSpec> {
        Ch0rscmp0W::new(self, 3)
    }
    #[doc = "Bit 4 - Slave_TIMER1 compare 1 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rscmp1(&mut self) -> Ch0rscmp1W<St1ch0rstSpec> {
        Ch0rscmp1W::new(self, 4)
    }
    #[doc = "Bit 5 - Slave_TIMER1 compare 2 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rscmp2(&mut self) -> Ch0rscmp2W<St1ch0rstSpec> {
        Ch0rscmp2W::new(self, 5)
    }
    #[doc = "Bit 6 - Slave_TIMER1 compare 3 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rscmp3(&mut self) -> Ch0rscmp3W<St1ch0rstSpec> {
        Ch0rscmp3W::new(self, 6)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsmtper(&mut self) -> Ch0rsmtperW<St1ch0rstSpec> {
        Ch0rsmtperW::new(self, 7)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsmtcmp0(&mut self) -> Ch0rsmtcmp0W<St1ch0rstSpec> {
        Ch0rsmtcmp0W::new(self, 8)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsmtcmp1(&mut self) -> Ch0rsmtcmp1W<St1ch0rstSpec> {
        Ch0rsmtcmp1W::new(self, 9)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsmtcmp2(&mut self) -> Ch0rsmtcmp2W<St1ch0rstSpec> {
        Ch0rsmtcmp2W::new(self, 10)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsmtcmp3(&mut self) -> Ch0rsmtcmp3W<St1ch0rstSpec> {
        Ch0rsmtcmp3W::new(self, 11)
    }
    #[doc = "Bit 12 - Slave_TIMER1 interconnection event 0 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev0(&mut self) -> Ch0rsstev0W<St1ch0rstSpec> {
        Ch0rsstev0W::new(self, 12)
    }
    #[doc = "Bit 13 - Slave_TIMER1 interconnection event 1 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev1(&mut self) -> Ch0rsstev1W<St1ch0rstSpec> {
        Ch0rsstev1W::new(self, 13)
    }
    #[doc = "Bit 14 - Slave_TIMER1 interconnection event 2 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev2(&mut self) -> Ch0rsstev2W<St1ch0rstSpec> {
        Ch0rsstev2W::new(self, 14)
    }
    #[doc = "Bit 15 - Slave_TIMER1 interconnection event 3 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev3(&mut self) -> Ch0rsstev3W<St1ch0rstSpec> {
        Ch0rsstev3W::new(self, 15)
    }
    #[doc = "Bit 16 - Slave_TIMER1 interconnection event 4 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev4(&mut self) -> Ch0rsstev4W<St1ch0rstSpec> {
        Ch0rsstev4W::new(self, 16)
    }
    #[doc = "Bit 17 - Slave_TIMER1 interconnection event 5 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev5(&mut self) -> Ch0rsstev5W<St1ch0rstSpec> {
        Ch0rsstev5W::new(self, 17)
    }
    #[doc = "Bit 18 - Slave_TIMER1 interconnection event 6 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev6(&mut self) -> Ch0rsstev6W<St1ch0rstSpec> {
        Ch0rsstev6W::new(self, 18)
    }
    #[doc = "Bit 19 - Slave_TIMER1 interconnection event 7 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev7(&mut self) -> Ch0rsstev7W<St1ch0rstSpec> {
        Ch0rsstev7W::new(self, 19)
    }
    #[doc = "Bit 20 - Slave_TIMER1 interconnection event 8 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsstev8(&mut self) -> Ch0rsstev8W<St1ch0rstSpec> {
        Ch0rsstev8W::new(self, 20)
    }
    #[doc = "Bit 21 - External event 0 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev0(&mut self) -> Ch0rsexev0W<St1ch0rstSpec> {
        Ch0rsexev0W::new(self, 21)
    }
    #[doc = "Bit 22 - External event 1 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev1(&mut self) -> Ch0rsexev1W<St1ch0rstSpec> {
        Ch0rsexev1W::new(self, 22)
    }
    #[doc = "Bit 23 - External event 2 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev2(&mut self) -> Ch0rsexev2W<St1ch0rstSpec> {
        Ch0rsexev2W::new(self, 23)
    }
    #[doc = "Bit 24 - External event 3 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev3(&mut self) -> Ch0rsexev3W<St1ch0rstSpec> {
        Ch0rsexev3W::new(self, 24)
    }
    #[doc = "Bit 25 - External event 4 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev4(&mut self) -> Ch0rsexev4W<St1ch0rstSpec> {
        Ch0rsexev4W::new(self, 25)
    }
    #[doc = "Bit 26 - External event 5 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev5(&mut self) -> Ch0rsexev5W<St1ch0rstSpec> {
        Ch0rsexev5W::new(self, 26)
    }
    #[doc = "Bit 27 - External event 6 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev6(&mut self) -> Ch0rsexev6W<St1ch0rstSpec> {
        Ch0rsexev6W::new(self, 27)
    }
    #[doc = "Bit 28 - External event 7 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev7(&mut self) -> Ch0rsexev7W<St1ch0rstSpec> {
        Ch0rsexev7W::new(self, 28)
    }
    #[doc = "Bit 29 - External event 8 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev8(&mut self) -> Ch0rsexev8W<St1ch0rstSpec> {
        Ch0rsexev8W::new(self, 29)
    }
    #[doc = "Bit 30 - External event 9 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsexev9(&mut self) -> Ch0rsexev9W<St1ch0rstSpec> {
        Ch0rsexev9W::new(self, 30)
    }
    #[doc = "Bit 31 - Update event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0rsup(&mut self) -> Ch0rsupW<St1ch0rstSpec> {
        Ch0rsupW::new(self, 31)
    }
}
#[doc = "SHRTIMER Slave_TIMER1 channel 0 reset request register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`st1ch0rst::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`st1ch0rst::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct St1ch0rstSpec;
impl crate::RegisterSpec for St1ch0rstSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`st1ch0rst::R`](R) reader structure"]
impl crate::Readable for St1ch0rstSpec {}
#[doc = "`write(|w| ..)` method takes [`st1ch0rst::W`](W) writer structure"]
impl crate::Writable for St1ch0rstSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ST1CH0RST to value 0"]
impl crate::Resettable for St1ch0rstSpec {
    const RESET_VALUE: u32 = 0;
}
