// Seed: 972151636
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5
);
  assign id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    inout tri id_1,
    output wor id_2,
    output wire id_3,
    output wor id_4,
    input wand id_5,
    input wor id_6,
    input wand id_7,
    output tri id_8,
    input wor id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output tri0 id_16,
    output supply0 id_17,
    input uwire id_18,
    output logic id_19,
    output tri0 id_20,
    input tri1 id_21,
    input wand id_22,
    output supply0 id_23
);
  module_0(
      id_7, id_18, id_2, id_13, id_9, id_16
  );
  assign id_23 = id_11 - id_18;
  assign id_4  = id_1;
  always @(*) begin
    id_19 = #id_25 id_25;
  end
endmodule
