
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.692313                       # Number of seconds simulated
sim_ticks                                692313020000                       # Number of ticks simulated
final_tick                               1365164610000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126494                       # Simulator instruction rate (inst/s)
host_op_rate                                   156575                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43786832                       # Simulator tick rate (ticks/s)
host_mem_usage                                2263128                       # Number of bytes of host memory used
host_seconds                                 15810.99                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2475610365                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       124288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     80525824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           80650112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       124288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17596864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17596864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1258216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1260158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        274951                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       179526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    116314184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116493710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       179526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           179526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25417497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25417497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25417497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       179526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    116314184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141911207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1260158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274951                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1260158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               80592960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17595904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                80650112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17596864                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    893                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             75563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             88610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             83866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            75810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16848                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  692312227500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1260158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  754208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  311123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  151436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1203658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     81.574640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.777623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    58.502115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1022035     84.91%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       150139     12.47%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21443      1.78%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6116      0.51%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1818      0.15%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          806      0.07%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          410      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          655      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1203658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.569607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.537210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.414096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1658     10.21%     10.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2406     14.82%     25.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2251     13.87%     38.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          2751     16.95%     55.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2421     14.91%     70.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1869     11.51%     82.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1293      7.96%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          760      4.68%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          393      2.42%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          214      1.32%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          111      0.68%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           49      0.30%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           24      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           17      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            6      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.935814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.904876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8684     53.49%     53.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              315      1.94%     55.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6883     42.40%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              306      1.88%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.23%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16234                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  48877153750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             72488372500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6296325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38814.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57564.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       116.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   231767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     450985.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    21.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4297059060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2283929670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4407222120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              723622500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         54021938880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          27671031330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1918482720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    173964894330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     67331650080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21464280930                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           358104800310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            517.258503                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         626588842500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2705148250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   22905164000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  69744016500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 175342292500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   40113865250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 381502533500                       # Time in different power states
system.mem_ctrls_1.actEnergy               4297109040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2283952440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4583929980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              711543420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         54274555920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          28140761490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1914466080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    175033994880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     67306602240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20665739430                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           359234866890                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            518.890806                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         625564571000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2684811250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   23012072000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  66441675250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 175277380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   41051565750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 383845515750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   226                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8030984                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           438647280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8032008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.612406                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.212869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.787131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          577                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         911664542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        911664542                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    278571983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       278571983                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158196912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158196912                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1190977                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1190977                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       181894                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       181894                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       184712                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       184712                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    436768895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        436768895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    437959872                       # number of overall hits
system.cpu.dcache.overall_hits::total       437959872                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10933018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10933018                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2552630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2552630                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data         1835                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1835                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2818                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2818                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     13485648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13485648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     13487483                       # number of overall misses
system.cpu.dcache.overall_misses::total      13487483                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 325322208000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 325322208000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 117670795971                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117670795971                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     36636000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     36636000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 442993003971                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 442993003971                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 442993003971                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 442993003971                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    289505001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    289505001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    160749542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    160749542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1192812                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1192812                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    450254543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    450254543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    451447355                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    451447355                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.037765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037765                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015880                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015880                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.001538                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001538                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.029951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.029876                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029876                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29755.938205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29755.938205                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 46097.866111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46097.866111                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13000.709723                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13000.709723                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32849.218960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32849.218960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32844.749756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32844.749756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     34020946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1260                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2410449                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.113946                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          630                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2754416                       # number of writebacks
system.cpu.dcache.writebacks::total           2754416                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3600441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3600441                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1858036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1858036                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5458477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5458477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5458477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5458477                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7332577                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7332577                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       694594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       694594                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         1364                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1364                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2818                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2818                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8027171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8027171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8028535                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8028535                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 187480060500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 187480060500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  27352937489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27352937489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     53714500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     53714500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     33818000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33818000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 214832997989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 214832997989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 214886712489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 214886712489                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.001144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017828                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017784                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25568.099796                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25568.099796                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 39379.749161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39379.749161                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 39380.131965                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39380.131965                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 12000.709723                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12000.709723                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26763.226794                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26763.226794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26765.370331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26765.370331                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          13049198                       # number of replacements
system.cpu.icache.tags.tagsinuse           499.949432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           738601718                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13049693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.599164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   233.620994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   266.328438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.456291                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.520173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         637125933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        637125933                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    298364285                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       298364285                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    298364285                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        298364285                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    298364285                       # number of overall hits
system.cpu.icache.overall_hits::total       298364285                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     13673902                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13673902                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     13673902                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13673902                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     13673902                       # number of overall misses
system.cpu.icache.overall_misses::total      13673902                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 173944385999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 173944385999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 173944385999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 173944385999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 173944385999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 173944385999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    312038187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    312038187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    312038187                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    312038187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    312038187                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    312038187                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.043821                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043821                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.043821                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043821                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.043821                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043821                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12720.903368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12720.903368                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12720.903368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12720.903368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12720.903368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12720.903368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          207                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     13049198                       # number of writebacks
system.cpu.icache.writebacks::total          13049198                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       624343                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       624343                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       624343                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       624343                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       624343                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       624343                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     13049559                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13049559                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     13049559                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13049559                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     13049559                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13049559                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 157364529500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 157364529500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 157364529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 157364529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 157364529500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 157364529500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.041820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.041820                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041820                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.041820                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041820                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12058.992147                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12058.992147                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12058.992147                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12058.992147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12058.992147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12058.992147                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1261958                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    71959615                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1294726                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.579030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       79.964402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        184.518794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3650.962910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    64.459619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 28788.094274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.111419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.878543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25889                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 335258630                       # Number of tag accesses
system.l2.tags.data_accesses                335258630                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2754416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2754416                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     12711347                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12711347                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data          378                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  378                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       452584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                452584                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst     13047148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13047148                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6320182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6320182                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst      13047148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6772766                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19819914                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     13047148                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6772766                       # number of overall hits
system.l2.overall_hits::total                19819914                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       241661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              241661                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1961                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1016557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1016557                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1961                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1258218                       # number of demand (read+write) misses
system.l2.demand_misses::total                1260179                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1961                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1258218                       # number of overall misses
system.l2.overall_misses::total               1260179                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        25500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        25500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  21547254500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21547254500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    219565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    219565000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 108241464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 108241464500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    219565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 129788719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130008284000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    219565000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 129788719000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130008284000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2754416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2754416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     12711347                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12711347                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              379                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       694245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            694245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst     13049109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13049109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7336739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7336739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     13049109                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8030984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21080093                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     13049109                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8030984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21080093                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.002639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002639                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.348092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348092                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000150                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.138557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138557                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000150                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.156670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059781                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000150                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.156670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059781                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        25500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        25500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89163.143825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89163.143825                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 111965.833758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111965.833758                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 106478.499976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106478.499976                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 111965.833758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 103152.807383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103166.521581                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 111965.833758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 103152.807383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103166.521581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               274951                       # number of writebacks
system.l2.writebacks::total                    274951                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            19                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  21                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 21                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       241661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         241661                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1016555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1016555                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1258216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1260158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1258216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1260158                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  19130644500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19130644500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    197782500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197782500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  98075746500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  98075746500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    197782500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 117206391000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 117404173500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    197782500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 117206391000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117404173500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.002639                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002639                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.348092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.138557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138557                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.156670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.156670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059780                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79163.143825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79163.143825                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 101844.747683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101844.747683                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 96478.544201                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96478.544201                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 101844.747683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 93152.837828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93166.232726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 101844.747683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 93152.837828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93166.232726                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2520139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1260198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1018497                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       274951                       # Transaction distribution
system.membus.trans_dist::CleanEvict           985029                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            241661                       # Transaction distribution
system.membus.trans_dist::ReadExResp           241661                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1018497                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3780297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3780297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98246976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98246976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1260159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1260159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1260159                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1809971500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3336003250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       268223054                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    196927184                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     11603198                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    148230844                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       126960829                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.650750                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25553216                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        63149                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     10640211                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8858403                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1781808                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       690758                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1365164610000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1384626040                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    594817758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1168443587                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           268223054                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    161372448                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             760620065                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        23253846                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 22                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1986                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         6506                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         312038188                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4364540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1367073310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.047659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.298662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        764381309     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        130550737      9.55%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        114747283      8.39%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        357393981     26.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1367073310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.193715                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.843869                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        593018344                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     185395013                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         564600278                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      15019935                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9039737                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    123731451                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2587890                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1363886894                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      33368202                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9039737                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        618427157                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        80488239                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13969619                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         553519218                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      91629337                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1340040486                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      12827486                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      17384433                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2470162                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       56803074                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       18135606                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        10871                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1571592596                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5915532641                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1485676123                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1815660                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426916341                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        144676241                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       203974                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       204384                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          31470713                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    308962656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    168393781                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3974709                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     15079579                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1328254200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       587989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1301440447                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3081003                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     92759787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    221206565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        33627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1367073310                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.951990                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.062018                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    640255031     46.83%     46.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    298427179     21.83%     68.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    299945831     21.94%     90.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    111490800      8.16%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     16361312      1.20%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       355048      0.03%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       238063      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           28      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           18      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1367073310                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        67708721     29.61%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       81574105     35.68%     65.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      79373563     34.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     821067613     63.09%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       941025      0.07%     63.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        840153      0.06%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          203      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       453442      0.03%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    309460900     23.78%     87.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    164800862     12.66%     99.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2062122      0.16%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1814125      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1301440447                       # Type of FU issued
system.switch_cpus.iq.rate                   0.939922                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           228656389                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.175695                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4193031806                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1417037469                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1268432989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      8659788                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      4590673                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4140249                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1525766942                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         4329894                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      3952611                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     24733969                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        24219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        26713                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      5729190                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      4389667                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6292727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9039737                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6629383                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      36110986                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1328985418                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     308962656                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    168393781                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       187863                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      36159924                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        26713                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3725317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      5649920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9375237                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1288328226                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     305868313                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     13112219                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                143229                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            471019197                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        235825702                       # Number of branches executed
system.switch_cpus.iew.exec_stores          165150884                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.930452                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1272961005                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1272573238                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         574231348                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         798048413                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.919074                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.719545                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     80087214                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       554362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      9016012                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1351485097                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.914610                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.601069                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    798659111     59.09%     59.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    276508278     20.46%     79.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    125659924      9.30%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59547081      4.41%     93.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22415700      1.66%     94.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24272588      1.80%     96.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11633860      0.86%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13524312      1.00%     98.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19264243      1.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1351485097                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1236082397                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              446893277                       # Number of memory references committed
system.switch_cpus.commit.loads             284228686                       # Number of loads committed
system.switch_cpus.commit.membars              369424                       # Number of memory barriers committed
system.switch_cpus.commit.branches          229561252                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            4081261                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1074918877                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22890768                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    786991367     63.67%     63.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       929785      0.08%     63.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       814935      0.07%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            4      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       453027      0.04%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            2      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    282414572     22.85%     86.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    160850477     13.01%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1814114      0.15%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1814114      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1236082397                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      19264243                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2648387527                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2647950022                       # The number of ROB writes
system.switch_cpus.timesIdled                 5839536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17552730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1236082397                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.384626                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.384626                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.722217                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.722217                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1426401964                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       790524639                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1814137                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2824895                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4622933108                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        674814115                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       483636040                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         738854                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     42161104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21080217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       427861                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2152                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1365164610000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          20386298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3029367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13049198                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6263575                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             379                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           694245                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          694245                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13049559                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7336739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     39147866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24093710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              63241576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1670291648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    690265600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2360557248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1262408                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17625664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22342880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019247                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137395                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21912853     98.08%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 430019      1.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22342880                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        36884170990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19578723213                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12047125588                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
