{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571360452424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571360452453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 21:00:52 2019 " "Processing started: Thu Oct 17 21:00:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571360452453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360452453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bert -c bert " "Command: quartus_map --read_settings_files=on --write_settings_files=off bert -c bert" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360452454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571360454095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571360454095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bert-rtl " "Found design unit 1: bert-rtl" {  } { { "bert.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/bert.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467082 ""} { "Info" "ISGN_ENTITY_NAME" "1 bert " "Found entity 1: bert" {  } { { "bert.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/bert.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_bert-rtl " "Found design unit 1: tb_bert-rtl" {  } { { "tb_bert.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/tb_bert.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467097 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_bert " "Found entity 1: tb_bert" {  } { { "tb_bert.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/tb_bert.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bert_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bert_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bert_generator-rtl " "Found design unit 1: bert_generator-rtl" {  } { { "bert_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/bert_generator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""} { "Info" "ISGN_ENTITY_NAME" "1 bert_generator " "Found entity 1: bert_generator" {  } { { "bert_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/bert_generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn_four.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn_four.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn_four-rtl " "Found design unit 1: pn_four-rtl" {  } { { "pn_four.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_four.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn_four " "Found entity 1: pn_four" {  } { { "pn_four.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_four.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn_seven-rtl " "Found design unit 1: pn_seven-rtl" {  } { { "pn_seven.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_seven.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn_seven " "Found entity 1: pn_seven" {  } { { "pn_seven.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_seven.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn_fifteen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn_fifteen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn_fifteen-rtl " "Found design unit 1: pn_fifteen-rtl" {  } { { "pn_fifteen.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_fifteen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn_fifteen " "Found entity 1: pn_fifteen" {  } { { "pn_fifteen.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_fifteen.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn_thirty_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn_thirty_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn_thirty_one-rtl " "Found design unit 1: pn_thirty_one-rtl" {  } { { "pn_thirty_one.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_thirty_one.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn_thirty_one " "Found entity 1: pn_thirty_one" {  } { { "pn_thirty_one.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_thirty_one.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configurable_pn_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configurable_pn_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 configurable_pn_gen-rtl " "Found design unit 1: configurable_pn_gen-rtl" {  } { { "configurable_pn_gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""} { "Info" "ISGN_ENTITY_NAME" "1 configurable_pn_gen " "Found entity 1: configurable_pn_gen" {  } { { "configurable_pn_gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_gen.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_detector-rtl " "Found design unit 1: fp_detector-rtl" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_detector " "Found entity 1: fp_detector" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn4_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn4_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn4_det-rtl " "Found design unit 1: pn4_det-rtl" {  } { { "pn4_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn4_det.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn4_det " "Found entity 1: pn4_det" {  } { { "pn4_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn4_det.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn7_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn7_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn7_det-rtl " "Found design unit 1: pn7_det-rtl" {  } { { "pn7_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn7_det.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn7_det " "Found entity 1: pn7_det" {  } { { "pn7_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn7_det.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn15_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn15_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn15_det-rtl " "Found design unit 1: pn15_det-rtl" {  } { { "pn15_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn15_det.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn15_det " "Found entity 1: pn15_det" {  } { { "pn15_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn15_det.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn31_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pn31_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pn31_det-rtl " "Found design unit 1: pn31_det-rtl" {  } { { "pn31_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn31_det.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""} { "Info" "ISGN_ENTITY_NAME" "1 pn31_det " "Found entity 1: pn31_det" {  } { { "pn31_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn31_det.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-rtl " "Found design unit 1: demux-rtl" {  } { { "demux.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/demux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/demux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configurable_pn_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configurable_pn_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 configurable_pn_det-rtl " "Found design unit 1: configurable_pn_det-rtl" {  } { { "configurable_pn_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_det.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""} { "Info" "ISGN_ENTITY_NAME" "1 configurable_pn_det " "Found entity 1: configurable_pn_det" {  } { { "configurable_pn_det.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_det.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bert_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bert_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bert_detector-rtl " "Found design unit 1: bert_detector-rtl" {  } { { "bert_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/bert_detector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""} { "Info" "ISGN_ENTITY_NAME" "1 bert_detector " "Found entity 1: bert_detector" {  } { { "bert_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/bert_detector.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file error_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 error_counter-rtl " "Found design unit 1: error_counter-rtl" {  } { { "error_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_counter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""} { "Info" "ISGN_ENTITY_NAME" "1 error_counter " "Found entity 1: error_counter" {  } { { "error_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pattern_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fixed_pattern_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pattern_generator-behavior " "Found design unit 1: fixed_pattern_generator-behavior" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_pattern_generator " "Found entity 1: fixed_pattern_generator" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file error_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 error_injector-rtl " "Found design unit 1: error_injector-rtl" {  } { { "error_injector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_injector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""} { "Info" "ISGN_ENTITY_NAME" "1 error_injector " "Found entity 1: error_injector" {  } { { "error_injector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_injector.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467144 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/mux.vhd" 12 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1571360467160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467160 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/mux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/debounce.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467160 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571360467160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360467160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bert " "Elaborating entity \"bert\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571360467378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bert_generator bert_generator:U0 " "Elaborating entity \"bert_generator\" for hierarchy \"bert_generator:U0\"" {  } { { "bert.vhd" "U0" { Text "C:/intelFPGA_lite/17.1/BERT/bert.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce bert_generator:U0\|debounce:U0 " "Elaborating entity \"debounce\" for hierarchy \"bert_generator:U0\|debounce:U0\"" {  } { { "bert_generator.vhd" "U0" { Text "C:/intelFPGA_lite/17.1/BERT/bert_generator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_pattern_generator bert_generator:U0\|fixed_pattern_generator:U1 " "Elaborating entity \"fixed_pattern_generator\" for hierarchy \"bert_generator:U0\|fixed_pattern_generator:U1\"" {  } { { "bert_generator.vhd" "U1" { Text "C:/intelFPGA_lite/17.1/BERT/bert_generator.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468220 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_fp_length fixed_pattern_generator.vhd(67) " "VHDL Process Statement warning at fixed_pattern_generator.vhd(67): signal \"i_fp_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571360468252 "|bert|bert_generator:U0|fixed_pattern_generator:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configurable_pn_gen bert_generator:U0\|configurable_pn_gen:U2 " "Elaborating entity \"configurable_pn_gen\" for hierarchy \"bert_generator:U0\|configurable_pn_gen:U2\"" {  } { { "bert_generator.vhd" "U2" { Text "C:/intelFPGA_lite/17.1/BERT/bert_generator.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn_four bert_generator:U0\|configurable_pn_gen:U2\|pn_four:U0 " "Elaborating entity \"pn_four\" for hierarchy \"bert_generator:U0\|configurable_pn_gen:U2\|pn_four:U0\"" {  } { { "configurable_pn_gen.vhd" "U0" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_gen.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn_seven bert_generator:U0\|configurable_pn_gen:U2\|pn_seven:U1 " "Elaborating entity \"pn_seven\" for hierarchy \"bert_generator:U0\|configurable_pn_gen:U2\|pn_seven:U1\"" {  } { { "configurable_pn_gen.vhd" "U1" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_gen.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn_fifteen bert_generator:U0\|configurable_pn_gen:U2\|pn_fifteen:U2 " "Elaborating entity \"pn_fifteen\" for hierarchy \"bert_generator:U0\|configurable_pn_gen:U2\|pn_fifteen:U2\"" {  } { { "configurable_pn_gen.vhd" "U2" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_gen.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn_thirty_one bert_generator:U0\|configurable_pn_gen:U2\|pn_thirty_one:U3 " "Elaborating entity \"pn_thirty_one\" for hierarchy \"bert_generator:U0\|configurable_pn_gen:U2\|pn_thirty_one:U3\"" {  } { { "configurable_pn_gen.vhd" "U3" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_gen.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux bert_generator:U0\|mux:U3 " "Elaborating entity \"mux\" for hierarchy \"bert_generator:U0\|mux:U3\"" {  } { { "bert_generator.vhd" "U3" { Text "C:/intelFPGA_lite/17.1/BERT/bert_generator.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_injector bert_generator:U0\|error_injector:U4 " "Elaborating entity \"error_injector\" for hierarchy \"bert_generator:U0\|error_injector:U4\"" {  } { { "bert_generator.vhd" "U4" { Text "C:/intelFPGA_lite/17.1/BERT/bert_generator.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bert_detector bert_detector:U1 " "Elaborating entity \"bert_detector\" for hierarchy \"bert_detector:U1\"" {  } { { "bert.vhd" "U1" { Text "C:/intelFPGA_lite/17.1/BERT/bert.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux bert_detector:U1\|demux:U0 " "Elaborating entity \"demux\" for hierarchy \"bert_detector:U1\|demux:U0\"" {  } { { "bert_detector.vhd" "U0" { Text "C:/intelFPGA_lite/17.1/BERT/bert_detector.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_detector bert_detector:U1\|fp_detector:U1 " "Elaborating entity \"fp_detector\" for hierarchy \"bert_detector:U1\|fp_detector:U1\"" {  } { { "bert_detector.vhd" "U1" { Text "C:/intelFPGA_lite/17.1/BERT/bert_detector.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468486 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_pattern fp_detector.vhd(189) " "VHDL Process Statement warning at fp_detector.vhd(189): signal \"i_pattern\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571360468486 "|bert|bert_detector:U1|fp_detector:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configurable_pn_det bert_detector:U1\|configurable_pn_det:U2 " "Elaborating entity \"configurable_pn_det\" for hierarchy \"bert_detector:U1\|configurable_pn_det:U2\"" {  } { { "bert_detector.vhd" "U2" { Text "C:/intelFPGA_lite/17.1/BERT/bert_detector.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn4_det bert_detector:U1\|configurable_pn_det:U2\|pn4_det:U0 " "Elaborating entity \"pn4_det\" for hierarchy \"bert_detector:U1\|configurable_pn_det:U2\|pn4_det:U0\"" {  } { { "configurable_pn_det.vhd" "U0" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_det.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn7_det bert_detector:U1\|configurable_pn_det:U2\|pn7_det:U1 " "Elaborating entity \"pn7_det\" for hierarchy \"bert_detector:U1\|configurable_pn_det:U2\|pn7_det:U1\"" {  } { { "configurable_pn_det.vhd" "U1" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_det.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn15_det bert_detector:U1\|configurable_pn_det:U2\|pn15_det:U2 " "Elaborating entity \"pn15_det\" for hierarchy \"bert_detector:U1\|configurable_pn_det:U2\|pn15_det:U2\"" {  } { { "configurable_pn_det.vhd" "U2" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_det.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pn31_det bert_detector:U1\|configurable_pn_det:U2\|pn31_det:U3 " "Elaborating entity \"pn31_det\" for hierarchy \"bert_detector:U1\|configurable_pn_det:U2\|pn31_det:U3\"" {  } { { "configurable_pn_det.vhd" "U3" { Text "C:/intelFPGA_lite/17.1/BERT/configurable_pn_det.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_counter bert_detector:U1\|error_counter:U3 " "Elaborating entity \"error_counter\" for hierarchy \"bert_detector:U1\|error_counter:U3\"" {  } { { "bert_detector.vhd" "U3" { Text "C:/intelFPGA_lite/17.1/BERT/bert_detector.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360468610 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pn_four.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_four.vhd" 39 -1 0 } } { "pn_seven.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_seven.vhd" 39 -1 0 } } { "pn_fifteen.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_fifteen.vhd" 39 -1 0 } } { "pn_thirty_one.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/pn_thirty_one.vhd" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571360471730 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571360471730 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[9\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[9\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[9\]~1 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[9\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[9\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[9\]~1\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[8\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[8\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[8\]~5 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[8\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[8\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[8\]~5\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[7\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[7\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[7\]~9 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[7\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[7\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[7\]~9\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[10\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[10\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[10\]~13 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[10\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[10\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[10\]~13\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[4\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[4\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[4\]~17 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[4\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[4\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[4\]~17\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[5\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[5\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[5\]~21 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[5\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[5\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[5\]~21\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[3\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[3\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[3\]~25 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[3\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[3\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[3\]~25\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[6\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[6\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[6\]~29 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[6\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[6\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[6\]~29\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[1\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[1\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[1\]~33 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[1\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[1\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[1\]~33\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[0\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[0\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[0\]~37 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[0\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[0\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[0\]~37\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[31\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[31\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[31\]~41 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[31\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[31\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[31\]~41\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[2\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[2\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[2\]~45 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[2\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[2\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[2\]~45\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[12\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[12\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[12\]~49 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[12\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[12\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[12\]~49\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[13\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[13\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[13\]~53 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[13\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[13\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[13\]~53\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[11\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[11\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[11\]~57 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[11\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[11\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[11\]~57\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[14\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[14\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[14\]~61 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[14\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[14\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[14\]~61\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[21\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[21\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[21\]~65 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[21\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[21\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[21\]~65\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[25\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[25\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[25\]~69 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[25\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[25\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[25\]~69\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[17\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[17\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[17\]~73 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[17\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[17\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[17\]~73\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[29\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[29\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[29\]~77 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[29\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[29\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[29\]~77\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[24\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[24\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[24\]~81 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[24\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[24\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[24\]~81\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[20\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[20\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[20\]~85 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[20\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[20\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[20\]~85\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[16\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[16\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[16\]~89 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[16\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[16\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[16\]~89\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[28\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[28\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[28\]~93 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[28\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[28\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[28\]~93\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[19\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[19\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[19\]~97 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[19\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[19\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[19\]~97\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[23\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[23\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[23\]~101 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[23\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[23\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[23\]~101\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[15\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[15\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[15\]~105 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[15\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[15\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[15\]~105\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[27\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[27\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[27\]~109 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[27\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[27\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[27\]~109\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[26\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[26\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[26\]~113 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[26\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[26\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[26\]~113\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[22\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[22\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[22\]~117 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[22\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[22\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[22\]~117\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[18\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[18\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[18\]~121 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[18\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[18\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[18\]~121\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_detector:U1\|fp_detector:U1\|pattern_shift\[30\] bert_detector:U1\|fp_detector:U1\|pattern_shift\[30\]~_emulated bert_detector:U1\|fp_detector:U1\|pattern_shift\[30\]~125 " "Register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[30\]\" is converted into an equivalent circuit using register \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[30\]~_emulated\" and latch \"bert_detector:U1\|fp_detector:U1\|pattern_shift\[30\]~125\"" {  } { { "fp_detector.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fp_detector.vhd" 188 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_detector:U1|fp_detector:U1|pattern_shift[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[4\] bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[4\]~_emulated bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[4\]~1 " "Register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[4\]\" is converted into an equivalent circuit using register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[4\]~_emulated\" and latch \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[4\]~1\"" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_generator:U0|fixed_pattern_generator:U1|length_vary[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[3\] bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[3\]~_emulated bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[3\]~5 " "Register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[3\]\" is converted into an equivalent circuit using register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[3\]~_emulated\" and latch \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[3\]~5\"" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_generator:U0|fixed_pattern_generator:U1|length_vary[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[2\] bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[2\]~_emulated bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[2\]~9 " "Register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[2\]\" is converted into an equivalent circuit using register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[2\]~_emulated\" and latch \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[2\]~9\"" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_generator:U0|fixed_pattern_generator:U1|length_vary[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[1\] bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[1\]~_emulated bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[1\]~13 " "Register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[1\]\" is converted into an equivalent circuit using register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[1\]~_emulated\" and latch \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[1\]~13\"" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_generator:U0|fixed_pattern_generator:U1|length_vary[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[0\] bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[0\]~_emulated bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[0\]~17 " "Register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[0\]\" is converted into an equivalent circuit using register \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[0\]~_emulated\" and latch \"bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[0\]~17\"" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571360471746 "|bert|bert_generator:U0|fixed_pattern_generator:U1|length_vary[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571360471746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571360472354 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bert_detector:U1\|error_counter:U3\|count_error\[0\] Low " "Register bert_detector:U1\|error_counter:U3\|count_error\[0\] will power up to Low" {  } { { "error_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_counter.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571360472651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bert_detector:U1\|error_counter:U3\|count_error\[31\] Low " "Register bert_detector:U1\|error_counter:U3\|count_error\[31\] will power up to Low" {  } { { "error_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_counter.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571360472651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[31\] Low " "Register bert_generator:U0\|fixed_pattern_generator:U1\|length_vary\[31\] will power up to Low" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571360472651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bert_detector:U1\|error_counter:U3\|count_data\[31\] Low " "Register bert_detector:U1\|error_counter:U3\|count_data\[31\] will power up to Low" {  } { { "error_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_counter.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571360472651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bert_detector:U1\|error_counter:U3\|count_data\[0\] Low " "Register bert_detector:U1\|error_counter:U3\|count_data\[0\] will power up to Low" {  } { { "error_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/error_counter.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571360472651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bert_generator:U0\|fixed_pattern_generator:U1\|length_const\[31\] Low " "Register bert_generator:U0\|fixed_pattern_generator:U1\|length_const\[31\] will power up to Low" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 48 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571360472651 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bert_generator:U0\|fixed_pattern_generator:U1\|length_const\[0\] Low " "Register bert_generator:U0\|fixed_pattern_generator:U1\|length_const\[0\] will power up to Low" {  } { { "fixed_pattern_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/BERT/fixed_pattern_generator.vhd" 48 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571360472651 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1571360472651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571360475287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571360475287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "850 " "Implemented 850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571360477705 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571360477705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "798 " "Implemented 798 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571360477705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571360477705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571360477752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 21:01:17 2019 " "Processing ended: Thu Oct 17 21:01:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571360477752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571360477752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571360477752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571360477752 ""}
