[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32297       tick       4799833       1974434       1920783       4799833 
      2  32297       tick       6737281       2874895       2852059       6737281 
      3  32297       tick       6745490       2876480       2858623       6745490 
      4  32297       tick       6733529       2872679       2848328       6733529 
      5  32297       tick       6754088       2877548       2858892       6754088 
      6  32297       tick       6739361       2876150       2857503       6739361 
      7  32297       tick       6745409       2876710       2857161       6745409 
      8  32297       tick       6743560       2877263       2860284       6743560 
      9  32297       tick       6742318       2875742       2859410       6742318 
     10  32297       tick       6747867       2878653       2859360       6747867 
     11  32297       tick       6748417       2877096       2860000       6748417 
     12  32297       tick       6749892       2879112       2861591       6749892 
     13  32297       tick       6736480       2876071       2858354       6736480 
     14  32297       tick       6723154       2868969       2836758       6723154 
     15  32297       tick       6717105       2866807       2836989       6717105 
     16  32297       tick       6706030       2857336       2812493       6706030 
     17  32297       tick       6695490       2858678       2829825       6695490 
     18  32297       tick       6737690       2875777       2858697       6737690 
     19  32297       exit       1709676        727937        721683       1709676 
