# do sigma-processor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:48:36 on Mar 29,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PC
# -- Compiling architecture Behavioral of PC
# End time: 11:48:36 on Mar 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:48:36 on Mar 29,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_tb
# -- Compiling architecture Behavioral of PC_tb
# End time: 11:48:36 on Mar 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  PC_tb.vhd
# 
# add wave *
# view structure
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# ** Error: No Design Loaded!
# Error in macro ./sigma-processor_run_msim_rtl_vhdl.do line 17
# No Design Loaded!
#     while executing
# "run 1 us"
vsim work.pc_tb(behavioral)
# vsim work.pc_tb(behavioral) 
# Start time: 11:48:45 on Mar 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pc_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.pc(behavioral)
add wave -position insertpoint  \
sim:/pc_tb/sPC_SEL
add wave -position insertpoint  \
sim:/pc_tb/sCLK
add wave -position insertpoint  \
sim:/pc_tb/sRST
add wave -position insertpoint  \
sim:/pc_tb/sJT
add wave -position insertpoint  \
sim:/pc_tb/sSXT
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
#############  Autofindloop Analysis  ###############
#############  Loop found at time 200 ns ###############
#       Signal: /pc_tb/uut/sPC_MUX @ sub-iteration 0 at Value unknown (/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd:25)
#   Active process: /pc_tb/uut/line__46 @ sub-iteration 1
#     Source: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd:40
#       Signal: /pc_tb/uut/sPC_NEXT @ sub-iteration 2 at Value unknown (/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd:27)
#   Active process: /pc_tb/uut/line__35 @ sub-iteration 3
#     Source: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd:40
#       Signal: /pc_tb/uut/sPC_BRANCH @ sub-iteration 4 at Value unknown (/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd:28)
#   Active process: /pc_tb/uut/line__38 @ sub-iteration 5
#     Source: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd:40
#       Signal: /pc_tb/uut/sPC_MUX @ sub-iteration 6 at Value unknown (/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 200 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 200 ns.
add wave -position insertpoint  \
sim:/pc_tb/sPC
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pc_tb/uut
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 200 ns.
# End time: 11:50:06 on Mar 29,2022, Elapsed time: 0:01:21
# Errors: 1, Warnings: 4
