// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_attention_compute_multiplication (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        in_q,
        in_k,
        afterQKMultiplication,
        p_read3,
        p_read4,
        scale
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] in_q;
input  [63:0] in_k;
input  [63:0] afterQKMultiplication;
input  [5:0] p_read3;
input  [5:0] p_read4;
input  [31:0] scale;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state12;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state17;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state9;
wire   [31:0] p_read4_cast6_fu_215_p1;
reg   [31:0] p_read4_cast6_reg_651;
wire   [15:0] zext_ln203_fu_219_p1;
reg   [15:0] zext_ln203_reg_656;
wire   [9:0] p_read3_cast_fu_223_p1;
reg   [9:0] p_read3_cast_reg_661;
wire   [15:0] zext_ln203_1_fu_227_p1;
reg   [15:0] zext_ln203_1_reg_666;
wire   [9:0] add_ln203_fu_293_p2;
reg   [9:0] add_ln203_reg_674;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln204_fu_302_p2;
reg   [0:0] icmp_ln204_reg_679;
wire   [0:0] icmp_ln203_fu_287_p2;
wire   [2:0] select_ln203_3_fu_368_p3;
reg   [2:0] select_ln203_3_reg_684;
wire   [5:0] select_ln204_fu_388_p3;
reg   [5:0] select_ln204_reg_689;
wire   [9:0] zext_ln204_2_fu_414_p1;
wire   [9:0] mul_ln204_fu_418_p2;
reg   [9:0] mul_ln204_reg_700;
wire   [2:0] select_ln204_2_fu_423_p3;
reg   [2:0] select_ln204_2_reg_705;
wire    ap_CS_fsm_state4;
wire   [15:0] tmp2_cast_fu_434_p1;
wire    ap_CS_fsm_state5;
reg   [63:0] gmem_addr_reg_721;
wire    ap_CS_fsm_state8;
reg   [61:0] trunc_ln7_reg_727;
wire   [5:0] add_ln206_fu_504_p2;
reg   [5:0] add_ln206_reg_735;
wire    ap_CS_fsm_state10;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_done;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_idle;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_ready;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWVALID;
wire   [63:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWADDR;
wire   [0:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWID;
wire   [31:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWLEN;
wire   [2:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWSIZE;
wire   [1:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWBURST;
wire   [1:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWLOCK;
wire   [3:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWCACHE;
wire   [2:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWPROT;
wire   [3:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWQOS;
wire   [3:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWREGION;
wire   [0:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWUSER;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WVALID;
wire   [31:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WDATA;
wire   [3:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WSTRB;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WLAST;
wire   [0:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WID;
wire   [0:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WUSER;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARVALID;
wire   [63:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARADDR;
wire   [0:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARID;
wire   [31:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARLEN;
wire   [2:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARSIZE;
wire   [1:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARBURST;
wire   [1:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARLOCK;
wire   [3:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARCACHE;
wire   [2:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARPROT;
wire   [3:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARQOS;
wire   [3:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARREGION;
wire   [0:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARUSER;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_RREADY;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_BREADY;
wire   [31:0] grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_sum_out;
wire    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_sum_out_ap_vld;
reg   [5:0] k_reg_185;
reg    grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start_reg;
wire   [0:0] icmp_ln206_fu_499_p2;
wire    ap_CS_fsm_state11;
wire  signed [63:0] sext_ln206_fu_479_p1;
reg   [5:0] i_fu_110;
wire   [5:0] add_ln205_fu_510_p2;
reg   [2:0] c_fu_114;
reg   [8:0] indvar_flatten_fu_118;
wire   [8:0] select_ln204_3_fu_521_p3;
reg   [2:0] b_fu_122;
reg   [9:0] indvar_flatten27_fu_126;
wire   [1:0] empty_fu_265_p1;
wire   [3:0] zext_ln204_fu_277_p1;
wire   [3:0] tmp_s_fu_269_p3;
wire   [2:0] add_ln203_1_fu_316_p2;
wire   [1:0] empty_152_fu_322_p1;
wire   [3:0] p_mid_fu_326_p3;
wire   [3:0] empty_148_fu_281_p2;
wire   [0:0] icmp_ln205_fu_356_p2;
wire   [0:0] xor_ln203_fu_350_p2;
wire   [2:0] select_ln203_fu_308_p3;
wire   [0:0] and_ln203_fu_362_p2;
wire   [0:0] or_ln204_fu_382_p2;
wire   [2:0] add_ln204_fu_376_p2;
wire   [3:0] zext_ln204_1_fu_396_p1;
wire   [3:0] select_ln203_1_fu_334_p3;
wire   [3:0] p_mid1_fu_400_p2;
wire   [3:0] select_ln203_2_fu_342_p3;
wire   [3:0] select_ln204_1_fu_406_p3;
wire   [3:0] mul_ln204_fu_418_p0;
wire   [5:0] mul_ln204_fu_418_p1;
wire   [9:0] grp_fu_558_p3;
wire   [15:0] tmp_11_fu_437_p1;
wire  signed [15:0] grp_fu_567_p2;
wire   [17:0] tmp_11_fu_437_p3;
wire   [63:0] p_cast7_fu_444_p1;
wire   [15:0] tmp_12_fu_453_p1;
wire  signed [15:0] grp_fu_573_p2;
wire   [17:0] tmp_12_fu_453_p3;
wire   [63:0] p_cast8_fu_460_p1;
wire   [63:0] empty_154_fu_448_p2;
wire   [61:0] trunc_ln_fu_469_p4;
wire   [63:0] empty_156_fu_464_p2;
wire   [8:0] add_ln204_1_fu_515_p2;
wire   [3:0] grp_fu_558_p0;
wire   [5:0] grp_fu_558_p1;
wire   [5:0] grp_fu_558_p2;
wire   [9:0] grp_fu_567_p0;
wire   [5:0] grp_fu_567_p1;
wire   [9:0] grp_fu_573_p0;
wire   [5:0] grp_fu_573_p1;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire   [9:0] grp_fu_558_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start_reg = 1'b0;
end

kernel_attention_compute_multiplication_Pipeline_VITIS_LOOP_207_4 grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start),
    .ap_done(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_done),
    .ap_idle(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_idle),
    .ap_ready(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_ready),
    .m_axi_gmem_AWVALID(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .p_read3(p_read3),
    .sext_ln206_1(trunc_ln7_reg_727),
    .mul_ln204(mul_ln204_reg_700),
    .zext_ln203(p_read4),
    .zext_ln206(k_reg_185),
    .in_k(in_k),
    .scale(scale),
    .sum_out(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_sum_out),
    .sum_out_ap_vld(grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_sum_out_ap_vld)
);

kernel_attention_mul_4ns_6ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mul_4ns_6ns_10_1_1_U111(
    .din0(mul_ln204_fu_418_p0),
    .din1(mul_ln204_fu_418_p1),
    .dout(mul_ln204_fu_418_p2)
);

kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mac_muladd_4ns_6ns_6ns_10_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_558_p0),
    .din1(grp_fu_558_p1),
    .din2(grp_fu_558_p2),
    .ce(1'b1),
    .dout(grp_fu_558_p3)
);

kernel_attention_mul_mul_10ns_6ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mul_mul_10ns_6ns_16_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_567_p0),
    .din1(grp_fu_567_p1),
    .ce(1'b1),
    .dout(grp_fu_567_p2)
);

kernel_attention_mul_mul_10ns_6ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mul_mul_10ns_6ns_16_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_573_p0),
    .din1(grp_fu_573_p1),
    .ce(1'b1),
    .dout(grp_fu_573_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln206_fu_499_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start_reg <= 1'b1;
        end else if ((grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_ready == 1'b1)) begin
            grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_fu_122 <= 3'd0;
    end else if (((icmp_ln206_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        b_fu_122 <= select_ln203_3_reg_684;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_fu_114 <= 3'd0;
    end else if (((icmp_ln206_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c_fu_114 <= select_ln204_2_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_110 <= 6'd0;
    end else if (((icmp_ln206_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_fu_110 <= add_ln205_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten27_fu_126 <= 10'd0;
    end else if (((icmp_ln206_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        indvar_flatten27_fu_126 <= add_ln203_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_118 <= 9'd0;
    end else if (((icmp_ln206_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        indvar_flatten_fu_118 <= select_ln204_3_fu_521_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        k_reg_185 <= 6'd0;
    end else if (((m_axi_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        k_reg_185 <= add_ln206_reg_735;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln203_reg_674 <= add_ln203_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln206_reg_735 <= add_ln206_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gmem_addr_reg_721 <= sext_ln206_fu_479_p1;
        trunc_ln7_reg_727 <= {{empty_156_fu_464_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln203_fu_287_p2 == 1'd0))) begin
        icmp_ln204_reg_679 <= icmp_ln204_fu_302_p2;
        mul_ln204_reg_700 <= mul_ln204_fu_418_p2;
        select_ln203_3_reg_684 <= select_ln203_3_fu_368_p3;
        select_ln204_2_reg_705 <= select_ln204_2_fu_423_p3;
        select_ln204_reg_689 <= select_ln204_fu_388_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_read3_cast_reg_661[5 : 0] <= p_read3_cast_fu_223_p1[5 : 0];
        p_read4_cast6_reg_651[5 : 0] <= p_read4_cast6_fu_215_p1[5 : 0];
        zext_ln203_1_reg_666[5 : 0] <= zext_ln203_1_fu_227_p1[5 : 0];
        zext_ln203_reg_656[5 : 0] <= zext_ln203_fu_219_p1[5 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln203_fu_287_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln203_fu_287_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln206_fu_499_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_gmem_ARVALID = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln206_fu_499_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_gmem_RREADY = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln203_fu_287_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln206_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((m_axi_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((m_axi_gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln203_1_fu_316_p2 = (b_fu_122 + 3'd1);

assign add_ln203_fu_293_p2 = (indvar_flatten27_fu_126 + 10'd1);

assign add_ln204_1_fu_515_p2 = (indvar_flatten_fu_118 + 9'd1);

assign add_ln204_fu_376_p2 = (select_ln203_fu_308_p3 + 3'd1);

assign add_ln205_fu_510_p2 = (select_ln204_reg_689 + 6'd1);

assign add_ln206_fu_504_p2 = (k_reg_185 + 6'd1);

assign and_ln203_fu_362_p2 = (xor_ln203_fu_350_p2 & icmp_ln205_fu_356_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_148_fu_281_p2 = (zext_ln204_fu_277_p1 + tmp_s_fu_269_p3);

assign empty_152_fu_322_p1 = add_ln203_1_fu_316_p2[1:0];

assign empty_154_fu_448_p2 = (p_cast7_fu_444_p1 + afterQKMultiplication);

assign empty_156_fu_464_p2 = (p_cast8_fu_460_p1 + in_q);

assign empty_fu_265_p1 = b_fu_122[1:0];

assign grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_ap_start_reg;

assign grp_fu_558_p0 = zext_ln204_2_fu_414_p1;

assign grp_fu_558_p1 = 10'd49;

assign grp_fu_558_p2 = grp_fu_558_p20;

assign grp_fu_558_p20 = select_ln204_reg_689;

assign grp_fu_567_p0 = tmp2_cast_fu_434_p1;

assign grp_fu_567_p1 = zext_ln203_reg_656;

assign grp_fu_573_p0 = tmp2_cast_fu_434_p1;

assign grp_fu_573_p1 = zext_ln203_1_reg_666;

assign icmp_ln203_fu_287_p2 = ((indvar_flatten27_fu_126 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_302_p2 = ((indvar_flatten_fu_118 == 9'd196) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_356_p2 = ((i_fu_110 == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln206_fu_499_p2 = ((k_reg_185 == p_read4) ? 1'b1 : 1'b0);

assign m_axi_gmem_ARADDR = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_m_axi_gmem_ARUSER;

assign m_axi_gmem_AWADDR = gmem_addr_reg_721;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = p_read4_cast6_reg_651;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_WDATA = grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197_sum_out;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd15;

assign m_axi_gmem_WUSER = 1'd0;

assign mul_ln204_fu_418_p0 = zext_ln204_2_fu_414_p1;

assign mul_ln204_fu_418_p1 = p_read3_cast_reg_661;

assign or_ln204_fu_382_p2 = (icmp_ln204_fu_302_p2 | and_ln203_fu_362_p2);

assign p_cast7_fu_444_p1 = tmp_11_fu_437_p3;

assign p_cast8_fu_460_p1 = tmp_12_fu_453_p3;

assign p_mid1_fu_400_p2 = (zext_ln204_1_fu_396_p1 + select_ln203_1_fu_334_p3);

assign p_mid_fu_326_p3 = {{empty_152_fu_322_p1}, {2'd0}};

assign p_read3_cast_fu_223_p1 = p_read3;

assign p_read4_cast6_fu_215_p1 = p_read4;

assign select_ln203_1_fu_334_p3 = ((icmp_ln204_fu_302_p2[0:0] == 1'b1) ? p_mid_fu_326_p3 : tmp_s_fu_269_p3);

assign select_ln203_2_fu_342_p3 = ((icmp_ln204_fu_302_p2[0:0] == 1'b1) ? p_mid_fu_326_p3 : empty_148_fu_281_p2);

assign select_ln203_3_fu_368_p3 = ((icmp_ln204_fu_302_p2[0:0] == 1'b1) ? add_ln203_1_fu_316_p2 : b_fu_122);

assign select_ln203_fu_308_p3 = ((icmp_ln204_fu_302_p2[0:0] == 1'b1) ? 3'd0 : c_fu_114);

assign select_ln204_1_fu_406_p3 = ((and_ln203_fu_362_p2[0:0] == 1'b1) ? p_mid1_fu_400_p2 : select_ln203_2_fu_342_p3);

assign select_ln204_2_fu_423_p3 = ((and_ln203_fu_362_p2[0:0] == 1'b1) ? add_ln204_fu_376_p2 : select_ln203_fu_308_p3);

assign select_ln204_3_fu_521_p3 = ((icmp_ln204_reg_679[0:0] == 1'b1) ? 9'd1 : add_ln204_1_fu_515_p2);

assign select_ln204_fu_388_p3 = ((or_ln204_fu_382_p2[0:0] == 1'b1) ? 6'd0 : i_fu_110);

assign sext_ln206_fu_479_p1 = $signed(trunc_ln_fu_469_p4);

assign tmp2_cast_fu_434_p1 = grp_fu_558_p3;

assign tmp_11_fu_437_p1 = grp_fu_567_p2;

assign tmp_11_fu_437_p3 = {{tmp_11_fu_437_p1}, {2'd0}};

assign tmp_12_fu_453_p1 = grp_fu_573_p2;

assign tmp_12_fu_453_p3 = {{tmp_12_fu_453_p1}, {2'd0}};

assign tmp_s_fu_269_p3 = {{empty_fu_265_p1}, {2'd0}};

assign trunc_ln_fu_469_p4 = {{empty_154_fu_448_p2[63:2]}};

assign xor_ln203_fu_350_p2 = (icmp_ln204_fu_302_p2 ^ 1'd1);

assign zext_ln203_1_fu_227_p1 = p_read3;

assign zext_ln203_fu_219_p1 = p_read4;

assign zext_ln204_1_fu_396_p1 = add_ln204_fu_376_p2;

assign zext_ln204_2_fu_414_p1 = select_ln204_1_fu_406_p3;

assign zext_ln204_fu_277_p1 = c_fu_114;

always @ (posedge ap_clk) begin
    p_read4_cast6_reg_651[31:6] <= 26'b00000000000000000000000000;
    zext_ln203_reg_656[15:6] <= 10'b0000000000;
    p_read3_cast_reg_661[9:6] <= 4'b0000;
    zext_ln203_1_reg_666[15:6] <= 10'b0000000000;
end

endmodule //kernel_attention_compute_multiplication
