{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494430741892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494430741894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 11:39:01 2017 " "Processing started: Wed May 10 11:39:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494430741894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430741894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_processor -c audio_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_processor -c audio_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430741894 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios_system/synthesis/nios_system.qip " "Tcl Script File nios_system/synthesis/nios_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip " "set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1494430742013 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1494430742013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494430743811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494430743811 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE1_SoC_QSYS.qsys " "Elaborating Qsys system entity \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430752531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:16 Progress: Loading project/DE1_SoC_QSYS.qsys " "2017.05.10.11:39:16 Progress: Loading project/DE1_SoC_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430756210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:16 Progress: Reading input file " "2017.05.10.11:39:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430756639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:16 Progress: Adding PLAY_BTN_IN \[altera_avalon_pio 16.1\] " "2017.05.10.11:39:16 Progress: Adding PLAY_BTN_IN \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430756732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:16 Progress: Parameterizing module PLAY_BTN_IN " "2017.05.10.11:39:16 Progress: Parameterizing module PLAY_BTN_IN" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430756837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:16 Progress: Adding RECORD_BTN_IN \[altera_avalon_pio 16.1\] " "2017.05.10.11:39:16 Progress: Adding RECORD_BTN_IN \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430756840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:16 Progress: Parameterizing module RECORD_BTN_IN " "2017.05.10.11:39:16 Progress: Parameterizing module RECORD_BTN_IN" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430756841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:16 Progress: Adding clk_50 \[clock_source 16.1\] " "2017.05.10.11:39:16 Progress: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430756848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Parameterizing module clk_50 " "2017.05.10.11:39:17 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Adding data_in \[altera_avalon_pio 16.1\] " "2017.05.10.11:39:17 Progress: Adding data_in \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Parameterizing module data_in " "2017.05.10.11:39:17 Progress: Parameterizing module data_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Adding data_out \[altera_avalon_pio 16.1\] " "2017.05.10.11:39:17 Progress: Adding data_out \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Parameterizing module data_out " "2017.05.10.11:39:17 Progress: Parameterizing module data_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2017.05.10.11:39:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Parameterizing module jtag_uart " "2017.05.10.11:39:17 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Adding key \[altera_avalon_pio 16.1\] " "2017.05.10.11:39:17 Progress: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Parameterizing module key " "2017.05.10.11:39:17 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Adding nios2_qsys \[altera_nios2_qsys 16.1\] " "2017.05.10.11:39:17 Progress: Adding nios2_qsys \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Parameterizing module nios2_qsys " "2017.05.10.11:39:17 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 16.1\] " "2017.05.10.11:39:17 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Parameterizing module onchip_memory2 " "2017.05.10.11:39:17 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:17 Progress: Adding pll \[altera_pll 16.1\] " "2017.05.10.11:39:17 Progress: Adding pll \[altera_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430757860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Parameterizing module pll " "2017.05.10.11:39:18 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2017.05.10.11:39:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Parameterizing module sdram " "2017.05.10.11:39:18 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Adding sync_in \[altera_avalon_pio 16.1\] " "2017.05.10.11:39:18 Progress: Adding sync_in \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Parameterizing module sync_in " "2017.05.10.11:39:18 Progress: Parameterizing module sync_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\] " "2017.05.10.11:39:18 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Parameterizing module sysid_qsys " "2017.05.10.11:39:18 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Adding timer \[altera_avalon_timer 16.1\] " "2017.05.10.11:39:18 Progress: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Parameterizing module timer " "2017.05.10.11:39:18 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Building connections " "2017.05.10.11:39:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Parameterizing connections " "2017.05.10.11:39:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:18 Progress: Validating " "2017.05.10.11:39:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430758684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.10.11:39:20 Progress: Done reading input file " "2017.05.10.11:39:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.PLAY_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.PLAY_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.RECORD_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.RECORD_BTN_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_SoC_QSYS.nios2_qsys: Nios II Classic cores are no longer recommended for new projects " "DE1_SoC_QSYS.nios2_qsys: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings " "DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sync_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.sync_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430760577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH " "DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430761437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN: Starting RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN' " "PLAY_BTN_IN: Starting RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_PLAY_BTN_IN --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0001_PLAY_BTN_IN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0001_PLAY_BTN_IN_gen//DE1_SoC_QSYS_PLAY_BTN_IN_component_configuration.pl  --do_build_sim=0  \] " "PLAY_BTN_IN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_PLAY_BTN_IN --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0001_PLAY_BTN_IN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0001_PLAY_BTN_IN_gen//DE1_SoC_QSYS_PLAY_BTN_IN_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN: Done RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN' " "PLAY_BTN_IN: Done RTL generation for module 'DE1_SoC_QSYS_PLAY_BTN_IN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLAY_BTN_IN: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"PLAY_BTN_IN\" " "PLAY_BTN_IN: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"PLAY_BTN_IN\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in: Starting RTL generation for module 'DE1_SoC_QSYS_data_in' " "Data_in: Starting RTL generation for module 'DE1_SoC_QSYS_data_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_in --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0002_data_in_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0002_data_in_gen//DE1_SoC_QSYS_data_in_component_configuration.pl  --do_build_sim=0  \] " "Data_in:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_in --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0002_data_in_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0002_data_in_gen//DE1_SoC_QSYS_data_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in: Done RTL generation for module 'DE1_SoC_QSYS_data_in' " "Data_in: Done RTL generation for module 'DE1_SoC_QSYS_data_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_in\" " "Data_in: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out: Starting RTL generation for module 'DE1_SoC_QSYS_data_out' " "Data_out: Starting RTL generation for module 'DE1_SoC_QSYS_data_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_out --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0003_data_out_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0003_data_out_gen//DE1_SoC_QSYS_data_out_component_configuration.pl  --do_build_sim=0  \] " "Data_out:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_data_out --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0003_data_out_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0003_data_out_gen//DE1_SoC_QSYS_data_out_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430765979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out: Done RTL generation for module 'DE1_SoC_QSYS_data_out' " "Data_out: Done RTL generation for module 'DE1_SoC_QSYS_data_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_out\" " "Data_out: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"data_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0004_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0004_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'DE1_SoC_QSYS_key' " "Key: Starting RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0005_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0005_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'DE1_SoC_QSYS_key' " "Key: Done RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\" " "Key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_qsys --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0006_nios2_qsys_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0006_nios2_qsys_gen//DE1_SoC_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_qsys --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0006_nios2_qsys_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0006_nios2_qsys_gen//DE1_SoC_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430766737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*) Starting Nios II generation " "Nios2_qsys: # 2017.05.10 11:39:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Checking for plaintext license. " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64 " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Plaintext license not found. " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Creating all objects for CPU " "Nios2_qsys: # 2017.05.10 11:39:27 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:28 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2017.05.10 11:39:28 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:28 (*)   Creating plain-text RTL " "Nios2_qsys: # 2017.05.10 11:39:28 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2017.05.10 11:39:29 (*) Done Nios II generation " "Nios2_qsys: # 2017.05.10 11:39:29 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'DE1_SoC_QSYS_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'DE1_SoC_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"DE1_SoC_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"DE1_SoC_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0007_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0007_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0007_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0007_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\" " "Pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram' " "Sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0009_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0009_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430769954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram' " "Sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430770319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430770322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430770336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer' " "Timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430770344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0011_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Sunny/AppData/Local/Temp/alt7296_8381129887298022867.dir/0011_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430770345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'DE1_SoC_QSYS_timer' " "Timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430770577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\" " "Timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430770580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430773092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430773284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430773437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430773576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430773715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430773857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430774011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430774150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430774289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430774426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430774568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430774710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\" " "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\" " "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_address_alignment.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430776963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430777228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430777476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430777484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430777490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 38 modules, 63 files " "DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 38 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430777494 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE1_SoC_QSYS.qsys " "Finished elaborating Qsys system entity \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430778728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../../src/audio_ip/Altera_UP_Clock_Edge.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../../src/audio_ip/Altera_UP_I2C.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../../src/audio_ip/audio_and_video_config.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/audio_ip/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/audio_ip/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779706 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/courses/esd_i/lab6/esd-lab_6/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /courses/esd_i/lab6/esd-lab_6/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779714 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_PLAY_BTN_IN " "Found entity 1: DE1_SoC_QSYS_PLAY_BTN_IN" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_play_btn_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_data_in " "Found entity 1: DE1_SoC_QSYS_data_in" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_data_out " "Found entity 1: DE1_SoC_QSYS_data_out" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_data_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779762 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779762 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779762 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779762 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_key " "Found entity 1: DE1_SoC_QSYS_key" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779865 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779876 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779883 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779890 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_004" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430779895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779896 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_008 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_008" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_register_bank_a_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: DE1_SoC_QSYS_nios2_qsys_register_bank_b_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: DE1_SoC_QSYS_nios2_qsys_nios2_ocimem" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: DE1_SoC_QSYS_nios2_qsys_nios2_oci_break" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 13: DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 14: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 15: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: DE1_SoC_QSYS_nios2_qsys_nios2_oci_im" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: DE1_SoC_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_nios2_qsys_nios2_oci " "Found entity 20: DE1_SoC_QSYS_nios2_qsys_nios2_oci" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_nios2_qsys " "Found entity 21: DE1_SoC_QSYS_nios2_qsys" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_oci_test_bench" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_test_bench" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430779997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430779997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_onchip_memory2 " "Found entity 1: DE1_SoC_QSYS_onchip_memory2" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll " "Found entity 1: DE1_SoC_QSYS_pll" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780020 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780020 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc_qsys_sdram_test_component.v(236) " "Verilog HDL warning at de1_soc_qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494430780028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc_qsys_sdram_test_component.v(237) " "Verilog HDL warning at de1_soc_qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494430780028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_test_component_ram_module " "Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780030 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram_test_component " "Found entity 2: DE1_SoC_QSYS_sdram_test_component" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780097 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780124 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780124 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780124 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780124 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494430780234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430780235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430780235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(1617) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(1617): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780247 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(1619) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(1619): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780248 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(1777) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(1777): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780248 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_nios2_qsys.v(2607) " "Verilog HDL or VHDL warning at de1_soc_qsys_nios2_qsys.v(2607): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780253 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780253 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780253 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_soc_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at de1_soc_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1494430780255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494430785259 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 top.vhd(39) " "VHDL Signal Declaration warning at top.vhd(39): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430785260 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 top.vhd(40) " "VHDL Signal Declaration warning at top.vhd(40): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430785260 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 top.vhd(41) " "VHDL Signal Declaration warning at top.vhd(41): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430785261 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430785261 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 top.vhd(43) " "VHDL Signal Declaration warning at top.vhd(43): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430785261 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 top.vhd(44) " "VHDL Signal Declaration warning at top.vhd(44): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430785261 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_left top.vhd(131) " "Verilog HDL or VHDL warning at top.vhd(131): object \"writedata_left\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430785262 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_right top.vhd(132) " "Verilog HDL or VHDL warning at top.vhd(132): object \"writedata_right\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430785262 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:u0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:u0\"" {  } { { "../../src/top.vhd" "u0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_PLAY_BTN_IN DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_PLAY_BTN_IN:play_btn_in " "Elaborating entity \"DE1_SoC_QSYS_PLAY_BTN_IN\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_PLAY_BTN_IN:play_btn_in\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "play_btn_in" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_data_in DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_in:data_in " "Elaborating entity \"DE1_SoC_QSYS_data_in\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_in:data_in\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "data_in" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_data_out DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_out:data_out " "Elaborating entity \"DE1_SoC_QSYS_data_out\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_data_out:data_out\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "data_out" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "jtag_uart" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "wfifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430785878 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430785878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430785923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430785923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430785997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430785997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430785998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430786063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430786063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430786160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430786160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430786267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430786267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430786365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430786365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430786786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430786786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430786786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430786786 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430786786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_key DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key " "Elaborating entity \"DE1_SoC_QSYS_key\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "key" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430786981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "nios2_qsys" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_test_bench:the_DE1_SoC_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_test_bench:the_DE1_SoC_QSYS_nios2_qsys_test_bench\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_test_bench" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_register_bank_a_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_register_bank_a" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787370 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430787370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghn1 " "Found entity 1: altsyncram_ghn1" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_ghn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430787423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430787423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghn1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ghn1:auto_generated " "Elaborating entity \"altsyncram_ghn1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ghn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_register_bank_b_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_register_bank_b" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430787762 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430787762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhn1 " "Found entity 1: altsyncram_hhn1" {  } { { "db/altsyncram_hhn1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_hhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430787815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430787815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhn1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hhn1:auto_generated " "Elaborating entity \"altsyncram_hhn1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430787816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altera_std_synchronizer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788220 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430788220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_ocimem DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430788424 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430788424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3of1 " "Found entity 1: altsyncram_3of1" {  } { { "db/altsyncram_3of1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_3of1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430788476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430788476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3of1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3of1:auto_generated " "Elaborating entity \"altsyncram_3of1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_break DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_break" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430788985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_oci_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_oci_test_bench:the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_oci_test_bench:the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789373 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE1_SoC_QSYS_nios2_qsys_oci_test_bench " "Entity \"DE1_SoC_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_oci_test_bench" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1494430789374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_nios2_oci_im DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_nios2_oci_im" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430789829 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430789829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430789995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430790170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_onchip_memory2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE1_SoC_QSYS_onchip_memory2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "onchip_memory2" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430790259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "the_altsyncram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430790336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430790396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE1_SoC_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430790396 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430790396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lon1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lon1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lon1 " "Found entity 1: altsyncram_lon1" {  } { { "db/altsyncram_lon1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_lon1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430790461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430790461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lon1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated " "Elaborating entity \"altsyncram_lon1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430790463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430791235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430791235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_lon1.tdf" "decode3" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_lon1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430791340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430791340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lon1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_lon1.tdf" "mux2" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_lon1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll " "Elaborating entity \"DE1_SoC_QSYS_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "pll" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "altera_pll_i" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791665 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1494430791678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3758 ps " "Parameter \"phase_shift1\" = \"-3758 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430791729 ""}  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430791729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram " "Elaborating entity \"DE1_SoC_QSYS_sdram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "sdram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram_input_efifo_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE1_SoC_QSYS_sdram_input_efifo_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" "the_DE1_SoC_QSYS_sdram_input_efifo_module" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid_qsys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE1_SoC_QSYS_sysid_qsys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "sysid_qsys" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "timer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430791958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "mm_interconnect_0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "key_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430792942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_002" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_004 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_004" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004\|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004\|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430793960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_008 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_008\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "router_008" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008\|DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_008:router_008\|DE1_SoC_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_demux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_mux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 3904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "rsp_demux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "rsp_mux" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430794975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430795035 "|top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430795035 "|top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494430795035 "|top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "irq_mapper" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "rst_controller" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.v" "rst_controller_001" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/de1_soc_qsys/de1_soc_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "../../src/top.vhd" "my_clock_gen" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../../src/audio_ip/clock_generator.v" "DE_Clock_Generator_Audio" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430795884 ""}  } { { "../../src/audio_ip/clock_generator.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430795884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altpll_1uu1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430795947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430795947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430795949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "../../src/top.vhd" "cfg" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "Auto_Initialize" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "I2C_Controller" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_and_video_config.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "../../src/top.vhd" "codec" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "../../src/audio_ip/audio_codec.v" "Bit_Clock_Edges" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "../../src/audio_ip/audio_codec.v" "Audio_In_Deserializer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430796780 ""}  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430796780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430796890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430796890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430796971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430796971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430796972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430797091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430797091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430797092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430797227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430797227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430797228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430797298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430797398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430797398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430797399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430797525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430797525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430797526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430797634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430797634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430797635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "../../src/audio_ip/audio_codec.v" "Audio_Out_Serializer" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430797847 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../src/audio_ip/clock_generator.v" "DE_Clock_Generator_Audio" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1494430799845 "|top|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494430800771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.10.11:40:04 Progress: Loading sld46d5708e/alt_sld_fab_wrapper_hw.tcl " "2017.05.10.11:40:04 Progress: Loading sld46d5708e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430804456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430806557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430806697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430808117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430808222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430808329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430808451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430808458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430808462 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494430809147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld46d5708e/alt_sld_fab.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430809418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430809418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430809515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430809515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430809521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430809521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430809596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430809596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430809689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430809689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430809689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430809768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430809768 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 278 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 308 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 338 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 368 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 398 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 428 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 458 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 488 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 518 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 548 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 578 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 608 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 638 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 668 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 698 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 728 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430811726 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1494430811726 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1494430811726 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "Ram0" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 306 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494430812640 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1494430812640 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494430814018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494430814018 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494430814018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430814117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494430814117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494430814117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/project/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494430814190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430814190 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494430814681 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1494430814823 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1494430814823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494430816161 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494430816161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430816601 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "467 " "467 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494430819084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/output_files/audio_processor.map.smsg " "Generated suppressed messages file S:/Courses/ESD_I/lab6/ESD-Lab_6/hw/output_files/audio_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430820648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 3 0 0 " "Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494430822451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494430822451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/Courses/ESD_I/lab6/ESD-Lab_6/src/top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494430823174 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494430823174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3470 " "Implemented 3470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494430823183 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494430823183 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1494430823183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2953 " "Implemented 2953 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494430823183 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494430823183 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1494430823183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494430823183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494430823598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 11:40:23 2017 " "Processing ended: Wed May 10 11:40:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494430823598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494430823598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494430823598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494430823598 ""}
