
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//prlimit_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015e0 <.init>:
  4015e0:	stp	x29, x30, [sp, #-16]!
  4015e4:	mov	x29, sp
  4015e8:	bl	401a50 <ferror@plt+0x60>
  4015ec:	ldp	x29, x30, [sp], #16
  4015f0:	ret

Disassembly of section .plt:

0000000000401600 <memcpy@plt-0x20>:
  401600:	stp	x16, x30, [sp, #-16]!
  401604:	adrp	x16, 416000 <ferror@plt+0x14610>
  401608:	ldr	x17, [x16, #4088]
  40160c:	add	x16, x16, #0xff8
  401610:	br	x17
  401614:	nop
  401618:	nop
  40161c:	nop

0000000000401620 <memcpy@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15610>
  401624:	ldr	x17, [x16]
  401628:	add	x16, x16, #0x0
  40162c:	br	x17

0000000000401630 <_exit@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15610>
  401634:	ldr	x17, [x16, #8]
  401638:	add	x16, x16, #0x8
  40163c:	br	x17

0000000000401640 <strtoul@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15610>
  401644:	ldr	x17, [x16, #16]
  401648:	add	x16, x16, #0x10
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15610>
  401654:	ldr	x17, [x16, #24]
  401658:	add	x16, x16, #0x18
  40165c:	br	x17

0000000000401660 <fputs@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15610>
  401664:	ldr	x17, [x16, #32]
  401668:	add	x16, x16, #0x20
  40166c:	br	x17

0000000000401670 <exit@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15610>
  401674:	ldr	x17, [x16, #40]
  401678:	add	x16, x16, #0x28
  40167c:	br	x17

0000000000401680 <dup@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15610>
  401684:	ldr	x17, [x16, #48]
  401688:	add	x16, x16, #0x30
  40168c:	br	x17

0000000000401690 <scols_line_refer_data@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15610>
  401694:	ldr	x17, [x16, #56]
  401698:	add	x16, x16, #0x38
  40169c:	br	x17

00000000004016a0 <strtod@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016a4:	ldr	x17, [x16, #64]
  4016a8:	add	x16, x16, #0x40
  4016ac:	br	x17

00000000004016b0 <scols_table_enable_noheadings@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016b4:	ldr	x17, [x16, #72]
  4016b8:	add	x16, x16, #0x48
  4016bc:	br	x17

00000000004016c0 <scols_table_new_column@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016c4:	ldr	x17, [x16, #80]
  4016c8:	add	x16, x16, #0x50
  4016cc:	br	x17

00000000004016d0 <__cxa_atexit@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016d4:	ldr	x17, [x16, #88]
  4016d8:	add	x16, x16, #0x58
  4016dc:	br	x17

00000000004016e0 <fputc@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016e4:	ldr	x17, [x16, #96]
  4016e8:	add	x16, x16, #0x60
  4016ec:	br	x17

00000000004016f0 <scols_table_enable_raw@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4016f4:	ldr	x17, [x16, #104]
  4016f8:	add	x16, x16, #0x68
  4016fc:	br	x17

0000000000401700 <snprintf@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15610>
  401704:	ldr	x17, [x16, #112]
  401708:	add	x16, x16, #0x70
  40170c:	br	x17

0000000000401710 <localeconv@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15610>
  401714:	ldr	x17, [x16, #120]
  401718:	add	x16, x16, #0x78
  40171c:	br	x17

0000000000401720 <fileno@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15610>
  401724:	ldr	x17, [x16, #128]
  401728:	add	x16, x16, #0x80
  40172c:	br	x17

0000000000401730 <getpid@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15610>
  401734:	ldr	x17, [x16, #136]
  401738:	add	x16, x16, #0x88
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15610>
  401744:	ldr	x17, [x16, #144]
  401748:	add	x16, x16, #0x90
  40174c:	br	x17

0000000000401750 <__strtol_internal@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15610>
  401754:	ldr	x17, [x16, #152]
  401758:	add	x16, x16, #0x98
  40175c:	br	x17

0000000000401760 <strncmp@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15610>
  401764:	ldr	x17, [x16, #160]
  401768:	add	x16, x16, #0xa0
  40176c:	br	x17

0000000000401770 <bindtextdomain@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15610>
  401774:	ldr	x17, [x16, #168]
  401778:	add	x16, x16, #0xa8
  40177c:	br	x17

0000000000401780 <__libc_start_main@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15610>
  401784:	ldr	x17, [x16, #176]
  401788:	add	x16, x16, #0xb0
  40178c:	br	x17

0000000000401790 <fgetc@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15610>
  401794:	ldr	x17, [x16, #184]
  401798:	add	x16, x16, #0xb8
  40179c:	br	x17

00000000004017a0 <scols_new_table@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017a4:	ldr	x17, [x16, #192]
  4017a8:	add	x16, x16, #0xc0
  4017ac:	br	x17

00000000004017b0 <__strtoul_internal@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017b4:	ldr	x17, [x16, #200]
  4017b8:	add	x16, x16, #0xc8
  4017bc:	br	x17

00000000004017c0 <calloc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017c4:	ldr	x17, [x16, #208]
  4017c8:	add	x16, x16, #0xd0
  4017cc:	br	x17

00000000004017d0 <strdup@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017d4:	ldr	x17, [x16, #216]
  4017d8:	add	x16, x16, #0xd8
  4017dc:	br	x17

00000000004017e0 <scols_table_new_line@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017e4:	ldr	x17, [x16, #224]
  4017e8:	add	x16, x16, #0xe0
  4017ec:	br	x17

00000000004017f0 <scols_unref_table@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4017f4:	ldr	x17, [x16, #232]
  4017f8:	add	x16, x16, #0xe8
  4017fc:	br	x17

0000000000401800 <close@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15610>
  401804:	ldr	x17, [x16, #240]
  401808:	add	x16, x16, #0xf0
  40180c:	br	x17

0000000000401810 <__gmon_start__@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15610>
  401814:	ldr	x17, [x16, #248]
  401818:	add	x16, x16, #0xf8
  40181c:	br	x17

0000000000401820 <abort@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15610>
  401824:	ldr	x17, [x16, #256]
  401828:	add	x16, x16, #0x100
  40182c:	br	x17

0000000000401830 <textdomain@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15610>
  401834:	ldr	x17, [x16, #264]
  401838:	add	x16, x16, #0x108
  40183c:	br	x17

0000000000401840 <getopt_long@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15610>
  401844:	ldr	x17, [x16, #272]
  401848:	add	x16, x16, #0x110
  40184c:	br	x17

0000000000401850 <execvp@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15610>
  401854:	ldr	x17, [x16, #280]
  401858:	add	x16, x16, #0x118
  40185c:	br	x17

0000000000401860 <strcmp@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15610>
  401864:	ldr	x17, [x16, #288]
  401868:	add	x16, x16, #0x120
  40186c:	br	x17

0000000000401870 <warn@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15610>
  401874:	ldr	x17, [x16, #296]
  401878:	add	x16, x16, #0x128
  40187c:	br	x17

0000000000401880 <__ctype_b_loc@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15610>
  401884:	ldr	x17, [x16, #304]
  401888:	add	x16, x16, #0x130
  40188c:	br	x17

0000000000401890 <strtol@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15610>
  401894:	ldr	x17, [x16, #312]
  401898:	add	x16, x16, #0x138
  40189c:	br	x17

00000000004018a0 <free@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018a4:	ldr	x17, [x16, #320]
  4018a8:	add	x16, x16, #0x140
  4018ac:	br	x17

00000000004018b0 <strncasecmp@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018b4:	ldr	x17, [x16, #328]
  4018b8:	add	x16, x16, #0x148
  4018bc:	br	x17

00000000004018c0 <vasprintf@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018c4:	ldr	x17, [x16, #336]
  4018c8:	add	x16, x16, #0x150
  4018cc:	br	x17

00000000004018d0 <strndup@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018d4:	ldr	x17, [x16, #344]
  4018d8:	add	x16, x16, #0x158
  4018dc:	br	x17

00000000004018e0 <strspn@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018e4:	ldr	x17, [x16, #352]
  4018e8:	add	x16, x16, #0x160
  4018ec:	br	x17

00000000004018f0 <strchr@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4018f4:	ldr	x17, [x16, #360]
  4018f8:	add	x16, x16, #0x168
  4018fc:	br	x17

0000000000401900 <strtoull@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15610>
  401904:	ldr	x17, [x16, #368]
  401908:	add	x16, x16, #0x170
  40190c:	br	x17

0000000000401910 <fflush@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15610>
  401914:	ldr	x17, [x16, #376]
  401918:	add	x16, x16, #0x178
  40191c:	br	x17

0000000000401920 <scols_print_table@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15610>
  401924:	ldr	x17, [x16, #384]
  401928:	add	x16, x16, #0x180
  40192c:	br	x17

0000000000401930 <warnx@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15610>
  401934:	ldr	x17, [x16, #392]
  401938:	add	x16, x16, #0x188
  40193c:	br	x17

0000000000401940 <dcgettext@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15610>
  401944:	ldr	x17, [x16, #400]
  401948:	add	x16, x16, #0x190
  40194c:	br	x17

0000000000401950 <errx@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15610>
  401954:	ldr	x17, [x16, #408]
  401958:	add	x16, x16, #0x198
  40195c:	br	x17

0000000000401960 <strcspn@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15610>
  401964:	ldr	x17, [x16, #416]
  401968:	add	x16, x16, #0x1a0
  40196c:	br	x17

0000000000401970 <printf@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15610>
  401974:	ldr	x17, [x16, #424]
  401978:	add	x16, x16, #0x1a8
  40197c:	br	x17

0000000000401980 <__assert_fail@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15610>
  401984:	ldr	x17, [x16, #432]
  401988:	add	x16, x16, #0x1b0
  40198c:	br	x17

0000000000401990 <__errno_location@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15610>
  401994:	ldr	x17, [x16, #440]
  401998:	add	x16, x16, #0x1b8
  40199c:	br	x17

00000000004019a0 <prlimit@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019a4:	ldr	x17, [x16, #448]
  4019a8:	add	x16, x16, #0x1c0
  4019ac:	br	x17

00000000004019b0 <fprintf@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019b4:	ldr	x17, [x16, #456]
  4019b8:	add	x16, x16, #0x1c8
  4019bc:	br	x17

00000000004019c0 <scols_init_debug@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019c4:	ldr	x17, [x16, #464]
  4019c8:	add	x16, x16, #0x1d0
  4019cc:	br	x17

00000000004019d0 <err@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019d4:	ldr	x17, [x16, #472]
  4019d8:	add	x16, x16, #0x1d8
  4019dc:	br	x17

00000000004019e0 <setlocale@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019e4:	ldr	x17, [x16, #480]
  4019e8:	add	x16, x16, #0x1e0
  4019ec:	br	x17

00000000004019f0 <ferror@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15610>
  4019f4:	ldr	x17, [x16, #488]
  4019f8:	add	x16, x16, #0x1e8
  4019fc:	br	x17

Disassembly of section .text:

0000000000401a00 <.text>:
  401a00:	mov	x29, #0x0                   	// #0
  401a04:	mov	x30, #0x0                   	// #0
  401a08:	mov	x5, x0
  401a0c:	ldr	x1, [sp]
  401a10:	add	x2, sp, #0x8
  401a14:	mov	x6, sp
  401a18:	movz	x0, #0x0, lsl #48
  401a1c:	movk	x0, #0x0, lsl #32
  401a20:	movk	x0, #0x40, lsl #16
  401a24:	movk	x0, #0x200c
  401a28:	movz	x3, #0x0, lsl #48
  401a2c:	movk	x3, #0x0, lsl #32
  401a30:	movk	x3, #0x40, lsl #16
  401a34:	movk	x3, #0x4a30
  401a38:	movz	x4, #0x0, lsl #48
  401a3c:	movk	x4, #0x0, lsl #32
  401a40:	movk	x4, #0x40, lsl #16
  401a44:	movk	x4, #0x4ab0
  401a48:	bl	401780 <__libc_start_main@plt>
  401a4c:	bl	401820 <abort@plt>
  401a50:	adrp	x0, 416000 <ferror@plt+0x14610>
  401a54:	ldr	x0, [x0, #4064]
  401a58:	cbz	x0, 401a60 <ferror@plt+0x70>
  401a5c:	b	401810 <__gmon_start__@plt>
  401a60:	ret
  401a64:	adrp	x0, 417000 <ferror@plt+0x15610>
  401a68:	add	x0, x0, #0x408
  401a6c:	adrp	x1, 417000 <ferror@plt+0x15610>
  401a70:	add	x1, x1, #0x408
  401a74:	cmp	x0, x1
  401a78:	b.eq	401aac <ferror@plt+0xbc>  // b.none
  401a7c:	stp	x29, x30, [sp, #-32]!
  401a80:	mov	x29, sp
  401a84:	adrp	x0, 404000 <ferror@plt+0x2610>
  401a88:	ldr	x0, [x0, #2784]
  401a8c:	str	x0, [sp, #24]
  401a90:	mov	x1, x0
  401a94:	cbz	x1, 401aa4 <ferror@plt+0xb4>
  401a98:	adrp	x0, 417000 <ferror@plt+0x15610>
  401a9c:	add	x0, x0, #0x408
  401aa0:	blr	x1
  401aa4:	ldp	x29, x30, [sp], #32
  401aa8:	ret
  401aac:	ret
  401ab0:	adrp	x0, 417000 <ferror@plt+0x15610>
  401ab4:	add	x0, x0, #0x408
  401ab8:	adrp	x1, 417000 <ferror@plt+0x15610>
  401abc:	add	x1, x1, #0x408
  401ac0:	sub	x0, x0, x1
  401ac4:	lsr	x1, x0, #63
  401ac8:	add	x0, x1, x0, asr #3
  401acc:	cmp	xzr, x0, asr #1
  401ad0:	b.eq	401b08 <ferror@plt+0x118>  // b.none
  401ad4:	stp	x29, x30, [sp, #-32]!
  401ad8:	mov	x29, sp
  401adc:	asr	x1, x0, #1
  401ae0:	adrp	x0, 404000 <ferror@plt+0x2610>
  401ae4:	ldr	x0, [x0, #2792]
  401ae8:	str	x0, [sp, #24]
  401aec:	mov	x2, x0
  401af0:	cbz	x2, 401b00 <ferror@plt+0x110>
  401af4:	adrp	x0, 417000 <ferror@plt+0x15610>
  401af8:	add	x0, x0, #0x408
  401afc:	blr	x2
  401b00:	ldp	x29, x30, [sp], #32
  401b04:	ret
  401b08:	ret
  401b0c:	adrp	x0, 417000 <ferror@plt+0x15610>
  401b10:	ldrb	w0, [x0, #1072]
  401b14:	cbnz	w0, 401b38 <ferror@plt+0x148>
  401b18:	stp	x29, x30, [sp, #-16]!
  401b1c:	mov	x29, sp
  401b20:	bl	401a64 <ferror@plt+0x74>
  401b24:	adrp	x0, 417000 <ferror@plt+0x15610>
  401b28:	mov	w1, #0x1                   	// #1
  401b2c:	strb	w1, [x0, #1072]
  401b30:	ldp	x29, x30, [sp], #16
  401b34:	ret
  401b38:	ret
  401b3c:	stp	x29, x30, [sp, #-16]!
  401b40:	mov	x29, sp
  401b44:	bl	401ab0 <ferror@plt+0xc0>
  401b48:	ldp	x29, x30, [sp], #16
  401b4c:	ret
  401b50:	stp	x29, x30, [sp, #-64]!
  401b54:	mov	x29, sp
  401b58:	stp	x19, x20, [sp, #16]
  401b5c:	stp	x21, x22, [sp, #32]
  401b60:	str	x23, [sp, #48]
  401b64:	cbz	x0, 401b84 <ferror@plt+0x194>
  401b68:	mov	x23, x0
  401b6c:	mov	x21, x1
  401b70:	mov	x19, #0x0                   	// #0
  401b74:	adrp	x22, 405000 <ferror@plt+0x3610>
  401b78:	add	x22, x22, #0x910
  401b7c:	add	x22, x22, #0x18
  401b80:	b	401bb0 <ferror@plt+0x1c0>
  401b84:	adrp	x3, 405000 <ferror@plt+0x3610>
  401b88:	add	x3, x3, #0x910
  401b8c:	mov	w2, #0x10d                 	// #269
  401b90:	adrp	x1, 404000 <ferror@plt+0x2610>
  401b94:	add	x1, x1, #0xaf0
  401b98:	adrp	x0, 404000 <ferror@plt+0x2610>
  401b9c:	add	x0, x0, #0xb08
  401ba0:	bl	401980 <__assert_fail@plt>
  401ba4:	add	x19, x19, #0x1
  401ba8:	cmp	x19, #0x5
  401bac:	b.eq	401bdc <ferror@plt+0x1ec>  // b.none
  401bb0:	lsl	x0, x19, #5
  401bb4:	ldr	x20, [x0, x22]
  401bb8:	mov	x2, x21
  401bbc:	mov	x1, x20
  401bc0:	mov	x0, x23
  401bc4:	bl	4018b0 <strncasecmp@plt>
  401bc8:	cbnz	w0, 401ba4 <ferror@plt+0x1b4>
  401bcc:	ldrsb	w0, [x20, x21]
  401bd0:	cbnz	w0, 401ba4 <ferror@plt+0x1b4>
  401bd4:	mov	w0, w19
  401bd8:	b	401bfc <ferror@plt+0x20c>
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	adrp	x1, 404000 <ferror@plt+0x2610>
  401be4:	add	x1, x1, #0xb10
  401be8:	mov	x0, #0x0                   	// #0
  401bec:	bl	401940 <dcgettext@plt>
  401bf0:	mov	x1, x23
  401bf4:	bl	401930 <warnx@plt>
  401bf8:	mov	w0, #0xffffffff            	// #-1
  401bfc:	ldp	x19, x20, [sp, #16]
  401c00:	ldp	x21, x22, [sp, #32]
  401c04:	ldr	x23, [sp, #48]
  401c08:	ldp	x29, x30, [sp], #64
  401c0c:	ret
  401c10:	stp	x29, x30, [sp, #-80]!
  401c14:	mov	x29, sp
  401c18:	stp	x19, x20, [sp, #16]
  401c1c:	stp	x21, x22, [sp, #32]
  401c20:	mov	x22, x0
  401c24:	mov	x20, x1
  401c28:	mov	x21, x2
  401c2c:	mov	x1, #0x30                  	// #48
  401c30:	mov	x0, #0x1                   	// #1
  401c34:	bl	4017c0 <calloc@plt>
  401c38:	cbnz	x0, 401c54 <ferror@plt+0x264>
  401c3c:	stp	x23, x24, [sp, #48]
  401c40:	mov	x2, #0x30                  	// #48
  401c44:	adrp	x1, 404000 <ferror@plt+0x2610>
  401c48:	add	x1, x1, #0xb28
  401c4c:	mov	w0, #0x1                   	// #1
  401c50:	bl	4019d0 <err@plt>
  401c54:	mov	x19, x0
  401c58:	str	x0, [x0]
  401c5c:	str	x0, [x0, #8]
  401c60:	adrp	x3, 417000 <ferror@plt+0x15610>
  401c64:	add	x3, x3, #0x200
  401c68:	add	x3, x3, x21, lsl #5
  401c6c:	str	x3, [x0, #32]
  401c70:	cbz	x22, 401e30 <ferror@plt+0x440>
  401c74:	stp	x23, x24, [sp, #48]
  401c78:	str	xzr, [sp, #72]
  401c7c:	bl	401990 <__errno_location@plt>
  401c80:	mov	x23, x0
  401c84:	str	wzr, [x0]
  401c88:	adrp	x1, 404000 <ferror@plt+0x2610>
  401c8c:	add	x1, x1, #0xb48
  401c90:	mov	x0, x22
  401c94:	bl	401860 <strcmp@plt>
  401c98:	cbz	w0, 401e14 <ferror@plt+0x424>
  401c9c:	ldrsb	w0, [x22]
  401ca0:	cmp	w0, #0x3a
  401ca4:	b.eq	401d50 <ferror@plt+0x360>  // b.none
  401ca8:	mov	x2, #0x9                   	// #9
  401cac:	adrp	x1, 404000 <ferror@plt+0x2610>
  401cb0:	add	x1, x1, #0xb48
  401cb4:	mov	x0, x22
  401cb8:	bl	401760 <strncmp@plt>
  401cbc:	cbnz	w0, 401db8 <ferror@plt+0x3c8>
  401cc0:	add	x22, x22, #0x9
  401cc4:	str	x22, [sp, #72]
  401cc8:	mov	x24, #0xffffffffffffffff    	// #-1
  401ccc:	ldr	x0, [sp, #72]
  401cd0:	ldrsb	w3, [x0]
  401cd4:	mov	x1, x24
  401cd8:	mov	w2, #0x6                   	// #6
  401cdc:	cmp	w3, #0x3a
  401ce0:	b.ne	401e20 <ferror@plt+0x430>  // b.any
  401ce4:	ldrsb	w1, [x0, #1]
  401ce8:	cbz	w1, 401e58 <ferror@plt+0x468>
  401cec:	add	x22, x0, #0x1
  401cf0:	adrp	x1, 404000 <ferror@plt+0x2610>
  401cf4:	add	x1, x1, #0xb48
  401cf8:	mov	x0, x22
  401cfc:	bl	401860 <strcmp@plt>
  401d00:	mov	w2, #0x6                   	// #6
  401d04:	mov	x1, #0xffffffffffffffff    	// #-1
  401d08:	cbz	w0, 401e20 <ferror@plt+0x430>
  401d0c:	str	xzr, [sp, #72]
  401d10:	str	wzr, [x23]
  401d14:	mov	w2, #0xa                   	// #10
  401d18:	add	x1, sp, #0x48
  401d1c:	mov	x0, x22
  401d20:	bl	401900 <strtoull@plt>
  401d24:	mov	x1, x0
  401d28:	ldr	w0, [x23]
  401d2c:	cbnz	w0, 401de4 <ferror@plt+0x3f4>
  401d30:	ldr	x0, [sp, #72]
  401d34:	cbz	x0, 401de4 <ferror@plt+0x3f4>
  401d38:	ldrsb	w2, [x0]
  401d3c:	cmp	w2, #0x0
  401d40:	ccmp	x22, x0, #0x4, eq  // eq = none
  401d44:	b.eq	401de4 <ferror@plt+0x3f4>  // b.none
  401d48:	mov	w2, #0x6                   	// #6
  401d4c:	b	401e20 <ferror@plt+0x430>
  401d50:	add	x22, x22, #0x1
  401d54:	adrp	x1, 404000 <ferror@plt+0x2610>
  401d58:	add	x1, x1, #0xb48
  401d5c:	mov	x0, x22
  401d60:	bl	401860 <strcmp@plt>
  401d64:	cbnz	w0, 401d78 <ferror@plt+0x388>
  401d68:	mov	w2, #0x4                   	// #4
  401d6c:	mov	x1, #0xffffffffffffffff    	// #-1
  401d70:	mov	x24, x1
  401d74:	b	401e20 <ferror@plt+0x430>
  401d78:	mov	w2, #0xa                   	// #10
  401d7c:	add	x1, sp, #0x48
  401d80:	mov	x0, x22
  401d84:	bl	401900 <strtoull@plt>
  401d88:	mov	x1, x0
  401d8c:	ldr	w0, [x23]
  401d90:	cbnz	w0, 401de4 <ferror@plt+0x3f4>
  401d94:	ldr	x0, [sp, #72]
  401d98:	cbz	x0, 401de4 <ferror@plt+0x3f4>
  401d9c:	ldrsb	w2, [x0]
  401da0:	cmp	w2, #0x0
  401da4:	ccmp	x22, x0, #0x4, eq  // eq = none
  401da8:	b.eq	401de4 <ferror@plt+0x3f4>  // b.none
  401dac:	mov	w2, #0x4                   	// #4
  401db0:	mov	x24, #0xffffffffffffffff    	// #-1
  401db4:	b	401e20 <ferror@plt+0x430>
  401db8:	mov	w2, #0xa                   	// #10
  401dbc:	add	x1, sp, #0x48
  401dc0:	mov	x0, x22
  401dc4:	bl	401900 <strtoull@plt>
  401dc8:	mov	x24, x0
  401dcc:	ldr	w0, [x23]
  401dd0:	cbnz	w0, 401de4 <ferror@plt+0x3f4>
  401dd4:	ldr	x0, [sp, #72]
  401dd8:	cmp	x0, #0x0
  401ddc:	ccmp	x22, x0, #0x4, ne  // ne = any
  401de0:	b.ne	401ccc <ferror@plt+0x2dc>  // b.any
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 404000 <ferror@plt+0x2610>
  401dec:	add	x1, x1, #0xb58
  401df0:	mov	x0, #0x0                   	// #0
  401df4:	bl	401940 <dcgettext@plt>
  401df8:	lsl	x2, x21, #5
  401dfc:	adrp	x3, 417000 <ferror@plt+0x15610>
  401e00:	add	x3, x3, #0x200
  401e04:	ldr	x2, [x3, x2]
  401e08:	mov	x1, x0
  401e0c:	mov	w0, #0x1                   	// #1
  401e10:	bl	401950 <errx@plt>
  401e14:	mov	w2, #0x6                   	// #6
  401e18:	mov	x1, #0xffffffffffffffff    	// #-1
  401e1c:	mov	x24, x1
  401e20:	str	x24, [x19, #16]
  401e24:	str	x1, [x19, #24]
  401e28:	str	w2, [x19, #40]
  401e2c:	ldp	x23, x24, [sp, #48]
  401e30:	ldr	x0, [x20, #8]
  401e34:	str	x19, [x20, #8]
  401e38:	str	x20, [x19]
  401e3c:	str	x0, [x19, #8]
  401e40:	str	x19, [x0]
  401e44:	mov	w0, #0x0                   	// #0
  401e48:	ldp	x19, x20, [sp, #16]
  401e4c:	ldp	x21, x22, [sp, #32]
  401e50:	ldp	x29, x30, [sp], #80
  401e54:	ret
  401e58:	mov	x1, x24
  401e5c:	mov	w2, #0x2                   	// #2
  401e60:	b	401e20 <ferror@plt+0x430>
  401e64:	stp	x29, x30, [sp, #-256]!
  401e68:	mov	x29, sp
  401e6c:	str	x2, [sp, #208]
  401e70:	str	x3, [sp, #216]
  401e74:	str	x4, [sp, #224]
  401e78:	str	x5, [sp, #232]
  401e7c:	str	x6, [sp, #240]
  401e80:	str	x7, [sp, #248]
  401e84:	str	q0, [sp, #80]
  401e88:	str	q1, [sp, #96]
  401e8c:	str	q2, [sp, #112]
  401e90:	str	q3, [sp, #128]
  401e94:	str	q4, [sp, #144]
  401e98:	str	q5, [sp, #160]
  401e9c:	str	q6, [sp, #176]
  401ea0:	str	q7, [sp, #192]
  401ea4:	add	x2, sp, #0x100
  401ea8:	str	x2, [sp, #48]
  401eac:	str	x2, [sp, #56]
  401eb0:	add	x2, sp, #0xd0
  401eb4:	str	x2, [sp, #64]
  401eb8:	mov	w2, #0xffffffd0            	// #-48
  401ebc:	str	w2, [sp, #72]
  401ec0:	mov	w2, #0xffffff80            	// #-128
  401ec4:	str	w2, [sp, #76]
  401ec8:	ldp	x2, x3, [sp, #48]
  401ecc:	stp	x2, x3, [sp, #16]
  401ed0:	ldp	x2, x3, [sp, #64]
  401ed4:	stp	x2, x3, [sp, #32]
  401ed8:	add	x2, sp, #0x10
  401edc:	bl	4018c0 <vasprintf@plt>
  401ee0:	tbnz	w0, #31, 401eec <ferror@plt+0x4fc>
  401ee4:	ldp	x29, x30, [sp], #256
  401ee8:	ret
  401eec:	adrp	x1, 404000 <ferror@plt+0x2610>
  401ef0:	add	x1, x1, #0xb78
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	bl	4019d0 <err@plt>
  401efc:	stp	x29, x30, [sp, #-32]!
  401f00:	mov	x29, sp
  401f04:	stp	x19, x20, [sp, #16]
  401f08:	adrp	x0, 417000 <ferror@plt+0x15610>
  401f0c:	ldr	x20, [x0, #1056]
  401f10:	bl	401990 <__errno_location@plt>
  401f14:	mov	x19, x0
  401f18:	str	wzr, [x0]
  401f1c:	mov	x0, x20
  401f20:	bl	4019f0 <ferror@plt>
  401f24:	cbz	w0, 401f6c <ferror@plt+0x57c>
  401f28:	ldr	w0, [x19]
  401f2c:	cmp	w0, #0x9
  401f30:	b.eq	401f3c <ferror@plt+0x54c>  // b.none
  401f34:	cmp	w0, #0x20
  401f38:	b.ne	401f98 <ferror@plt+0x5a8>  // b.any
  401f3c:	adrp	x0, 417000 <ferror@plt+0x15610>
  401f40:	ldr	x20, [x0, #1032]
  401f44:	str	wzr, [x19]
  401f48:	mov	x0, x20
  401f4c:	bl	4019f0 <ferror@plt>
  401f50:	cbz	w0, 401fd8 <ferror@plt+0x5e8>
  401f54:	ldr	w0, [x19]
  401f58:	cmp	w0, #0x9
  401f5c:	b.ne	402004 <ferror@plt+0x614>  // b.any
  401f60:	ldp	x19, x20, [sp, #16]
  401f64:	ldp	x29, x30, [sp], #32
  401f68:	ret
  401f6c:	mov	x0, x20
  401f70:	bl	401910 <fflush@plt>
  401f74:	cbnz	w0, 401f28 <ferror@plt+0x538>
  401f78:	mov	x0, x20
  401f7c:	bl	401720 <fileno@plt>
  401f80:	tbnz	w0, #31, 401f28 <ferror@plt+0x538>
  401f84:	bl	401680 <dup@plt>
  401f88:	tbnz	w0, #31, 401f28 <ferror@plt+0x538>
  401f8c:	bl	401800 <close@plt>
  401f90:	cbz	w0, 401f3c <ferror@plt+0x54c>
  401f94:	b	401f28 <ferror@plt+0x538>
  401f98:	cbz	w0, 401fbc <ferror@plt+0x5cc>
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	adrp	x1, 404000 <ferror@plt+0x2610>
  401fa4:	add	x1, x1, #0xb90
  401fa8:	mov	x0, #0x0                   	// #0
  401fac:	bl	401940 <dcgettext@plt>
  401fb0:	bl	401870 <warn@plt>
  401fb4:	mov	w0, #0x1                   	// #1
  401fb8:	bl	401630 <_exit@plt>
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	adrp	x1, 404000 <ferror@plt+0x2610>
  401fc4:	add	x1, x1, #0xb90
  401fc8:	mov	x0, #0x0                   	// #0
  401fcc:	bl	401940 <dcgettext@plt>
  401fd0:	bl	401930 <warnx@plt>
  401fd4:	b	401fb4 <ferror@plt+0x5c4>
  401fd8:	mov	x0, x20
  401fdc:	bl	401910 <fflush@plt>
  401fe0:	cbnz	w0, 401f54 <ferror@plt+0x564>
  401fe4:	mov	x0, x20
  401fe8:	bl	401720 <fileno@plt>
  401fec:	tbnz	w0, #31, 401f54 <ferror@plt+0x564>
  401ff0:	bl	401680 <dup@plt>
  401ff4:	tbnz	w0, #31, 401f54 <ferror@plt+0x564>
  401ff8:	bl	401800 <close@plt>
  401ffc:	cbz	w0, 401f60 <ferror@plt+0x570>
  402000:	b	401f54 <ferror@plt+0x564>
  402004:	mov	w0, #0x1                   	// #1
  402008:	bl	401630 <_exit@plt>
  40200c:	stp	x29, x30, [sp, #-144]!
  402010:	mov	x29, sp
  402014:	stp	x19, x20, [sp, #16]
  402018:	stp	x21, x22, [sp, #32]
  40201c:	stp	x23, x24, [sp, #48]
  402020:	stp	x25, x26, [sp, #64]
  402024:	mov	w21, w0
  402028:	mov	x22, x1
  40202c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402030:	add	x1, x1, #0xc10
  402034:	mov	w0, #0x6                   	// #6
  402038:	bl	4019e0 <setlocale@plt>
  40203c:	adrp	x19, 404000 <ferror@plt+0x2610>
  402040:	add	x19, x19, #0xbb8
  402044:	adrp	x1, 404000 <ferror@plt+0x2610>
  402048:	add	x1, x1, #0xba0
  40204c:	mov	x0, x19
  402050:	bl	401770 <bindtextdomain@plt>
  402054:	mov	x0, x19
  402058:	bl	401830 <textdomain@plt>
  40205c:	adrp	x0, 401000 <memcpy@plt-0x620>
  402060:	add	x0, x0, #0xefc
  402064:	bl	404ab8 <ferror@plt+0x30c8>
  402068:	add	x0, sp, #0x80
  40206c:	str	x0, [sp, #128]
  402070:	str	x0, [sp, #136]
  402074:	adrp	x19, 405000 <ferror@plt+0x3610>
  402078:	add	x19, x19, #0x910
  40207c:	add	x19, x19, #0xb8
  402080:	adrp	x20, 405000 <ferror@plt+0x3610>
  402084:	add	x20, x20, #0x288
  402088:	adrp	x23, 417000 <ferror@plt+0x15610>
  40208c:	add	x23, x23, #0x438
  402090:	add	x24, x23, #0x8
  402094:	mov	x4, #0x0                   	// #0
  402098:	mov	x3, x19
  40209c:	mov	x2, x20
  4020a0:	mov	x1, x22
  4020a4:	mov	w0, w21
  4020a8:	bl	401840 <getopt_long@plt>
  4020ac:	cmn	w0, #0x1
  4020b0:	b.eq	40256c <ferror@plt+0xb7c>  // b.none
  4020b4:	sub	w0, w0, #0x56
  4020b8:	cmp	w0, #0x2c
  4020bc:	b.hi	402530 <ferror@plt+0xb40>  // b.pmore
  4020c0:	adrp	x1, 405000 <ferror@plt+0x3610>
  4020c4:	add	x1, x1, #0x8b0
  4020c8:	ldrh	w0, [x1, w0, uxtw #1]
  4020cc:	adr	x1, 4020d8 <ferror@plt+0x6e8>
  4020d0:	add	x0, x1, w0, sxth #2
  4020d4:	br	x0
  4020d8:	mov	x2, #0x1                   	// #1
  4020dc:	add	x1, sp, #0x80
  4020e0:	adrp	x0, 417000 <ferror@plt+0x15610>
  4020e4:	ldr	x0, [x0, #1040]
  4020e8:	bl	401c10 <ferror@plt+0x220>
  4020ec:	b	402094 <ferror@plt+0x6a4>
  4020f0:	mov	x2, #0x3                   	// #3
  4020f4:	add	x1, sp, #0x80
  4020f8:	adrp	x0, 417000 <ferror@plt+0x15610>
  4020fc:	ldr	x0, [x0, #1040]
  402100:	bl	401c10 <ferror@plt+0x220>
  402104:	b	402094 <ferror@plt+0x6a4>
  402108:	mov	x2, #0x8                   	// #8
  40210c:	add	x1, sp, #0x80
  402110:	adrp	x0, 417000 <ferror@plt+0x15610>
  402114:	ldr	x0, [x0, #1040]
  402118:	bl	401c10 <ferror@plt+0x220>
  40211c:	b	402094 <ferror@plt+0x6a4>
  402120:	mov	x2, #0x4                   	// #4
  402124:	add	x1, sp, #0x80
  402128:	adrp	x0, 417000 <ferror@plt+0x15610>
  40212c:	ldr	x0, [x0, #1040]
  402130:	bl	401c10 <ferror@plt+0x220>
  402134:	b	402094 <ferror@plt+0x6a4>
  402138:	mov	x2, #0xe                   	// #14
  40213c:	add	x1, sp, #0x80
  402140:	adrp	x0, 417000 <ferror@plt+0x15610>
  402144:	ldr	x0, [x0, #1040]
  402148:	bl	401c10 <ferror@plt+0x220>
  40214c:	b	402094 <ferror@plt+0x6a4>
  402150:	mov	x2, #0x6                   	// #6
  402154:	add	x1, sp, #0x80
  402158:	adrp	x0, 417000 <ferror@plt+0x15610>
  40215c:	ldr	x0, [x0, #1040]
  402160:	bl	401c10 <ferror@plt+0x220>
  402164:	b	402094 <ferror@plt+0x6a4>
  402168:	mov	x2, #0xb                   	// #11
  40216c:	add	x1, sp, #0x80
  402170:	adrp	x0, 417000 <ferror@plt+0x15610>
  402174:	ldr	x0, [x0, #1040]
  402178:	bl	401c10 <ferror@plt+0x220>
  40217c:	b	402094 <ferror@plt+0x6a4>
  402180:	mov	x2, #0x9                   	// #9
  402184:	add	x1, sp, #0x80
  402188:	adrp	x0, 417000 <ferror@plt+0x15610>
  40218c:	ldr	x0, [x0, #1040]
  402190:	bl	401c10 <ferror@plt+0x220>
  402194:	b	402094 <ferror@plt+0x6a4>
  402198:	mov	x2, #0x7                   	// #7
  40219c:	add	x1, sp, #0x80
  4021a0:	adrp	x0, 417000 <ferror@plt+0x15610>
  4021a4:	ldr	x0, [x0, #1040]
  4021a8:	bl	401c10 <ferror@plt+0x220>
  4021ac:	b	402094 <ferror@plt+0x6a4>
  4021b0:	mov	x2, #0xc                   	// #12
  4021b4:	add	x1, sp, #0x80
  4021b8:	adrp	x0, 417000 <ferror@plt+0x15610>
  4021bc:	ldr	x0, [x0, #1040]
  4021c0:	bl	401c10 <ferror@plt+0x220>
  4021c4:	b	402094 <ferror@plt+0x6a4>
  4021c8:	mov	x2, #0xf                   	// #15
  4021cc:	add	x1, sp, #0x80
  4021d0:	adrp	x0, 417000 <ferror@plt+0x15610>
  4021d4:	ldr	x0, [x0, #1040]
  4021d8:	bl	401c10 <ferror@plt+0x220>
  4021dc:	b	402094 <ferror@plt+0x6a4>
  4021e0:	mov	x2, #0x2                   	// #2
  4021e4:	add	x1, sp, #0x80
  4021e8:	adrp	x0, 417000 <ferror@plt+0x15610>
  4021ec:	ldr	x0, [x0, #1040]
  4021f0:	bl	401c10 <ferror@plt+0x220>
  4021f4:	b	402094 <ferror@plt+0x6a4>
  4021f8:	mov	x2, #0xa                   	// #10
  4021fc:	add	x1, sp, #0x80
  402200:	adrp	x0, 417000 <ferror@plt+0x15610>
  402204:	ldr	x0, [x0, #1040]
  402208:	bl	401c10 <ferror@plt+0x220>
  40220c:	b	402094 <ferror@plt+0x6a4>
  402210:	mov	x2, #0x0                   	// #0
  402214:	add	x1, sp, #0x80
  402218:	adrp	x0, 417000 <ferror@plt+0x15610>
  40221c:	ldr	x0, [x0, #1040]
  402220:	bl	401c10 <ferror@plt+0x220>
  402224:	b	402094 <ferror@plt+0x6a4>
  402228:	mov	x2, #0x5                   	// #5
  40222c:	add	x1, sp, #0x80
  402230:	adrp	x0, 417000 <ferror@plt+0x15610>
  402234:	ldr	x0, [x0, #1040]
  402238:	bl	401c10 <ferror@plt+0x220>
  40223c:	b	402094 <ferror@plt+0x6a4>
  402240:	mov	x2, #0xd                   	// #13
  402244:	add	x1, sp, #0x80
  402248:	adrp	x0, 417000 <ferror@plt+0x15610>
  40224c:	ldr	x0, [x0, #1040]
  402250:	bl	401c10 <ferror@plt+0x220>
  402254:	b	402094 <ferror@plt+0x6a4>
  402258:	ldr	w0, [x23]
  40225c:	cbnz	w0, 402290 <ferror@plt+0x8a0>
  402260:	adrp	x0, 417000 <ferror@plt+0x15610>
  402264:	ldr	x25, [x0, #1040]
  402268:	mov	w2, #0x5                   	// #5
  40226c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402270:	add	x1, x1, #0xbf0
  402274:	mov	x0, #0x0                   	// #0
  402278:	bl	401940 <dcgettext@plt>
  40227c:	mov	x1, x0
  402280:	mov	x0, x25
  402284:	bl	40389c <ferror@plt+0x1eac>
  402288:	str	w0, [x23]
  40228c:	b	402094 <ferror@plt+0x6a4>
  402290:	stp	x27, x28, [sp, #80]
  402294:	mov	w2, #0x5                   	// #5
  402298:	adrp	x1, 404000 <ferror@plt+0x2610>
  40229c:	add	x1, x1, #0xbc8
  4022a0:	mov	x0, #0x0                   	// #0
  4022a4:	bl	401940 <dcgettext@plt>
  4022a8:	mov	x1, x0
  4022ac:	mov	w0, #0x1                   	// #1
  4022b0:	bl	401950 <errx@plt>
  4022b4:	adrp	x3, 401000 <memcpy@plt-0x620>
  4022b8:	add	x3, x3, #0xb50
  4022bc:	mov	x2, #0xa                   	// #10
  4022c0:	mov	x1, x24
  4022c4:	adrp	x0, 417000 <ferror@plt+0x15610>
  4022c8:	ldr	x0, [x0, #1040]
  4022cc:	bl	40408c <ferror@plt+0x269c>
  4022d0:	str	w0, [x23, #48]
  4022d4:	tbz	w0, #31, 402094 <ferror@plt+0x6a4>
  4022d8:	mov	w0, #0x1                   	// #1
  4022dc:	b	402cfc <ferror@plt+0x130c>
  4022e0:	mov	w0, #0x1                   	// #1
  4022e4:	str	w0, [x23, #52]
  4022e8:	b	402094 <ferror@plt+0x6a4>
  4022ec:	ldr	w0, [x23, #56]
  4022f0:	add	w0, w0, #0x1
  4022f4:	str	w0, [x23, #56]
  4022f8:	b	402094 <ferror@plt+0x6a4>
  4022fc:	mov	w0, #0x1                   	// #1
  402300:	str	w0, [x23, #60]
  402304:	b	402094 <ferror@plt+0x6a4>
  402308:	stp	x27, x28, [sp, #80]
  40230c:	adrp	x0, 417000 <ferror@plt+0x15610>
  402310:	ldr	x20, [x0, #1056]
  402314:	mov	w2, #0x5                   	// #5
  402318:	adrp	x1, 404000 <ferror@plt+0x2610>
  40231c:	add	x1, x1, #0xc08
  402320:	mov	x0, #0x0                   	// #0
  402324:	bl	401940 <dcgettext@plt>
  402328:	mov	x1, x20
  40232c:	bl	401660 <fputs@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 404000 <ferror@plt+0x2610>
  402338:	add	x1, x1, #0xc18
  40233c:	mov	x0, #0x0                   	// #0
  402340:	bl	401940 <dcgettext@plt>
  402344:	adrp	x19, 417000 <ferror@plt+0x15610>
  402348:	ldr	x2, [x19, #1064]
  40234c:	mov	x1, x0
  402350:	mov	x0, x20
  402354:	bl	4019b0 <fprintf@plt>
  402358:	mov	w2, #0x5                   	// #5
  40235c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402360:	add	x1, x1, #0xc30
  402364:	mov	x0, #0x0                   	// #0
  402368:	bl	401940 <dcgettext@plt>
  40236c:	ldr	x2, [x19, #1064]
  402370:	mov	x1, x0
  402374:	mov	x0, x20
  402378:	bl	4019b0 <fprintf@plt>
  40237c:	mov	x1, x20
  402380:	mov	w0, #0xa                   	// #10
  402384:	bl	4016e0 <fputc@plt>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402390:	add	x1, x1, #0xc48
  402394:	mov	x0, #0x0                   	// #0
  402398:	bl	401940 <dcgettext@plt>
  40239c:	mov	x1, x20
  4023a0:	bl	401660 <fputs@plt>
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023ac:	add	x1, x1, #0xc80
  4023b0:	mov	x0, #0x0                   	// #0
  4023b4:	bl	401940 <dcgettext@plt>
  4023b8:	mov	x1, x20
  4023bc:	bl	401660 <fputs@plt>
  4023c0:	mov	w2, #0x5                   	// #5
  4023c4:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023c8:	add	x1, x1, #0xc98
  4023cc:	mov	x0, #0x0                   	// #0
  4023d0:	bl	401940 <dcgettext@plt>
  4023d4:	mov	x1, x20
  4023d8:	bl	401660 <fputs@plt>
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023e4:	add	x1, x1, #0xd80
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	bl	401940 <dcgettext@plt>
  4023f0:	mov	x19, x0
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023fc:	add	x1, x1, #0xd98
  402400:	mov	x0, #0x0                   	// #0
  402404:	bl	401940 <dcgettext@plt>
  402408:	mov	x4, x0
  40240c:	adrp	x3, 404000 <ferror@plt+0x2610>
  402410:	add	x3, x3, #0xda8
  402414:	mov	x2, x19
  402418:	adrp	x1, 404000 <ferror@plt+0x2610>
  40241c:	add	x1, x1, #0xdb8
  402420:	adrp	x0, 404000 <ferror@plt+0x2610>
  402424:	add	x0, x0, #0xdc8
  402428:	bl	401970 <printf@plt>
  40242c:	mov	w2, #0x5                   	// #5
  402430:	adrp	x1, 404000 <ferror@plt+0x2610>
  402434:	add	x1, x1, #0xde0
  402438:	mov	x0, #0x0                   	// #0
  40243c:	bl	401940 <dcgettext@plt>
  402440:	mov	x1, x20
  402444:	bl	401660 <fputs@plt>
  402448:	mov	w2, #0x5                   	// #5
  40244c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402450:	add	x1, x1, #0xdf8
  402454:	mov	x0, #0x0                   	// #0
  402458:	bl	401940 <dcgettext@plt>
  40245c:	mov	x1, x20
  402460:	bl	401660 <fputs@plt>
  402464:	mov	w2, #0x5                   	// #5
  402468:	adrp	x1, 405000 <ferror@plt+0x3610>
  40246c:	add	x1, x1, #0x1d8
  402470:	mov	x0, #0x0                   	// #0
  402474:	bl	401940 <dcgettext@plt>
  402478:	mov	x1, x20
  40247c:	bl	401660 <fputs@plt>
  402480:	adrp	x19, 405000 <ferror@plt+0x3610>
  402484:	add	x19, x19, #0x910
  402488:	add	x19, x19, #0x18
  40248c:	mov	x21, #0x0                   	// #0
  402490:	mov	w24, #0x5                   	// #5
  402494:	adrp	x22, 405000 <ferror@plt+0x3610>
  402498:	add	x22, x22, #0x1f8
  40249c:	ldr	x23, [x19]
  4024a0:	mov	w2, w24
  4024a4:	ldr	x1, [x19, #24]
  4024a8:	mov	x0, #0x0                   	// #0
  4024ac:	bl	401940 <dcgettext@plt>
  4024b0:	mov	x3, x0
  4024b4:	mov	x2, x23
  4024b8:	mov	x1, x22
  4024bc:	mov	x0, x20
  4024c0:	bl	4019b0 <fprintf@plt>
  4024c4:	add	x21, x21, #0x1
  4024c8:	add	x19, x19, #0x20
  4024cc:	cmp	x21, #0x5
  4024d0:	b.ne	40249c <ferror@plt+0xaac>  // b.any
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	adrp	x1, 405000 <ferror@plt+0x3610>
  4024dc:	add	x1, x1, #0x208
  4024e0:	mov	x0, #0x0                   	// #0
  4024e4:	bl	401940 <dcgettext@plt>
  4024e8:	adrp	x1, 405000 <ferror@plt+0x3610>
  4024ec:	add	x1, x1, #0x228
  4024f0:	bl	401970 <printf@plt>
  4024f4:	mov	w0, #0x0                   	// #0
  4024f8:	bl	401670 <exit@plt>
  4024fc:	stp	x27, x28, [sp, #80]
  402500:	mov	w2, #0x5                   	// #5
  402504:	adrp	x1, 405000 <ferror@plt+0x3610>
  402508:	add	x1, x1, #0x238
  40250c:	mov	x0, #0x0                   	// #0
  402510:	bl	401940 <dcgettext@plt>
  402514:	adrp	x2, 405000 <ferror@plt+0x3610>
  402518:	add	x2, x2, #0x248
  40251c:	adrp	x1, 417000 <ferror@plt+0x15610>
  402520:	ldr	x1, [x1, #1064]
  402524:	bl	401970 <printf@plt>
  402528:	mov	w0, #0x0                   	// #0
  40252c:	bl	401670 <exit@plt>
  402530:	stp	x27, x28, [sp, #80]
  402534:	adrp	x0, 417000 <ferror@plt+0x15610>
  402538:	ldr	x19, [x0, #1032]
  40253c:	mov	w2, #0x5                   	// #5
  402540:	adrp	x1, 405000 <ferror@plt+0x3610>
  402544:	add	x1, x1, #0x260
  402548:	mov	x0, #0x0                   	// #0
  40254c:	bl	401940 <dcgettext@plt>
  402550:	adrp	x1, 417000 <ferror@plt+0x15610>
  402554:	ldr	x2, [x1, #1064]
  402558:	mov	x1, x0
  40255c:	mov	x0, x19
  402560:	bl	4019b0 <fprintf@plt>
  402564:	mov	w0, #0x1                   	// #1
  402568:	bl	401670 <exit@plt>
  40256c:	adrp	x0, 417000 <ferror@plt+0x15610>
  402570:	ldr	w0, [x0, #1048]
  402574:	cmp	w0, w21
  402578:	b.ge	402588 <ferror@plt+0xb98>  // b.tcont
  40257c:	adrp	x0, 417000 <ferror@plt+0x15610>
  402580:	ldr	w0, [x0, #1080]
  402584:	cbnz	w0, 402600 <ferror@plt+0xc10>
  402588:	adrp	x0, 417000 <ferror@plt+0x15610>
  40258c:	ldr	w0, [x0, #1128]
  402590:	cbnz	w0, 4025cc <ferror@plt+0xbdc>
  402594:	adrp	x0, 417000 <ferror@plt+0x15610>
  402598:	add	x0, x0, #0x438
  40259c:	add	x1, x0, #0x8
  4025a0:	mov	w2, #0x1                   	// #1
  4025a4:	str	w2, [x0, #8]
  4025a8:	str	wzr, [x0, #12]
  4025ac:	mov	w2, #0x2                   	// #2
  4025b0:	str	w2, [x0, #16]
  4025b4:	mov	w2, #0x3                   	// #3
  4025b8:	str	w2, [x0, #20]
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	str	w2, [x0, #48]
  4025c4:	mov	w0, #0x4                   	// #4
  4025c8:	str	w0, [x1, #16]
  4025cc:	mov	w0, #0x0                   	// #0
  4025d0:	bl	4019c0 <scols_init_debug@plt>
  4025d4:	ldr	x19, [sp, #128]
  4025d8:	add	x0, sp, #0x80
  4025dc:	cmp	x19, x0
  4025e0:	b.eq	402624 <ferror@plt+0xc34>  // b.none
  4025e4:	stp	x27, x28, [sp, #80]
  4025e8:	ldr	x20, [x19]
  4025ec:	adrp	x23, 417000 <ferror@plt+0x15610>
  4025f0:	add	x23, x23, #0x438
  4025f4:	adrp	x24, 405000 <ferror@plt+0x3610>
  4025f8:	add	x24, x24, #0x350
  4025fc:	b	402738 <ferror@plt+0xd48>
  402600:	stp	x27, x28, [sp, #80]
  402604:	mov	w2, #0x5                   	// #5
  402608:	adrp	x1, 405000 <ferror@plt+0x3610>
  40260c:	add	x1, x1, #0x2c8
  402610:	mov	x0, #0x0                   	// #0
  402614:	bl	401940 <dcgettext@plt>
  402618:	mov	x1, x0
  40261c:	mov	w0, #0x1                   	// #1
  402620:	bl	401950 <errx@plt>
  402624:	mov	x19, #0x0                   	// #0
  402628:	mov	x2, x19
  40262c:	add	x1, sp, #0x80
  402630:	mov	x0, #0x0                   	// #0
  402634:	bl	401c10 <ferror@plt+0x220>
  402638:	add	x19, x19, #0x1
  40263c:	cmp	x19, #0x10
  402640:	b.ne	402628 <ferror@plt+0xc38>  // b.any
  402644:	ldr	x19, [sp, #128]
  402648:	ldr	x20, [x19]
  40264c:	add	x0, sp, #0x80
  402650:	cmp	x19, x0
  402654:	b.eq	402ce8 <ferror@plt+0x12f8>  // b.none
  402658:	stp	x27, x28, [sp, #80]
  40265c:	b	4025ec <ferror@plt+0xbfc>
  402660:	ldr	x0, [x19, #32]
  402664:	add	x3, sp, #0x70
  402668:	mov	x2, #0x0                   	// #0
  40266c:	ldr	w1, [x0, #24]
  402670:	ldr	w0, [x23]
  402674:	bl	4019a0 <prlimit@plt>
  402678:	cmn	w0, #0x1
  40267c:	b.eq	402694 <ferror@plt+0xca4>  // b.none
  402680:	ldr	w0, [x19, #40]
  402684:	tbnz	w0, #1, 4026bc <ferror@plt+0xccc>
  402688:	ldr	x0, [sp, #112]
  40268c:	str	x0, [x19, #16]
  402690:	b	402748 <ferror@plt+0xd58>
  402694:	mov	w2, #0x5                   	// #5
  402698:	adrp	x1, 405000 <ferror@plt+0x3610>
  40269c:	add	x1, x1, #0x300
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	bl	401940 <dcgettext@plt>
  4026a8:	ldr	x1, [x19, #32]
  4026ac:	ldr	x2, [x1]
  4026b0:	mov	x1, x0
  4026b4:	mov	w0, #0x1                   	// #1
  4026b8:	bl	4019d0 <err@plt>
  4026bc:	tbnz	w0, #2, 402748 <ferror@plt+0xd58>
  4026c0:	ldr	x0, [sp, #120]
  4026c4:	str	x0, [x19, #24]
  4026c8:	b	402748 <ferror@plt+0xd58>
  4026cc:	mov	w2, #0x5                   	// #5
  4026d0:	adrp	x1, 405000 <ferror@plt+0x3610>
  4026d4:	add	x1, x1, #0x320
  4026d8:	mov	x0, #0x0                   	// #0
  4026dc:	bl	401940 <dcgettext@plt>
  4026e0:	ldr	x1, [x19, #32]
  4026e4:	ldr	x2, [x1]
  4026e8:	mov	x1, x0
  4026ec:	mov	w0, #0x1                   	// #1
  4026f0:	bl	401950 <errx@plt>
  4026f4:	add	x3, x19, #0x10
  4026f8:	mov	x25, #0x0                   	// #0
  4026fc:	ldr	x0, [x19, #32]
  402700:	mov	x2, x25
  402704:	ldr	w1, [x0, #24]
  402708:	ldr	w0, [x23]
  40270c:	bl	4019a0 <prlimit@plt>
  402710:	cmn	w0, #0x1
  402714:	b.eq	40283c <ferror@plt+0xe4c>  // b.none
  402718:	ldr	w0, [x19, #40]
  40271c:	cbnz	w0, 402888 <ferror@plt+0xe98>
  402720:	ldr	x1, [x20]
  402724:	mov	x19, x20
  402728:	add	x0, sp, #0x80
  40272c:	cmp	x20, x0
  402730:	b.eq	4028a4 <ferror@plt+0xeb4>  // b.none
  402734:	mov	x20, x1
  402738:	ldr	w0, [x19, #40]
  40273c:	cbz	w0, 4026f4 <ferror@plt+0xd04>
  402740:	cmp	w0, #0x6
  402744:	b.ne	402660 <ferror@plt+0xc70>  // b.any
  402748:	ldr	x0, [x19, #16]
  40274c:	ldr	x1, [x19, #24]
  402750:	cmp	x0, x1
  402754:	b.ls	402764 <ferror@plt+0xd74>  // b.plast
  402758:	and	x0, x0, x1
  40275c:	cmn	x0, #0x1
  402760:	b.ne	4026cc <ferror@plt+0xcdc>  // b.any
  402764:	add	x25, x19, #0x10
  402768:	ldr	w0, [x23, #56]
  40276c:	mov	x3, #0x0                   	// #0
  402770:	cbz	w0, 4026fc <ferror@plt+0xd0c>
  402774:	mov	w2, #0x5                   	// #5
  402778:	mov	x1, x24
  40277c:	mov	x0, #0x0                   	// #0
  402780:	bl	401940 <dcgettext@plt>
  402784:	mov	x26, x0
  402788:	ldr	x0, [x19, #32]
  40278c:	ldr	x27, [x0]
  402790:	ldr	w2, [x23]
  402794:	cbz	w2, 4027dc <ferror@plt+0xdec>
  402798:	mov	x1, x27
  40279c:	mov	x0, x26
  4027a0:	bl	401970 <printf@plt>
  4027a4:	ldr	x1, [x19, #16]
  4027a8:	cmn	x1, #0x1
  4027ac:	b.eq	4027e8 <ferror@plt+0xdf8>  // b.none
  4027b0:	adrp	x0, 405000 <ferror@plt+0x3610>
  4027b4:	add	x0, x0, #0x378
  4027b8:	bl	401970 <printf@plt>
  4027bc:	ldr	x1, [x19, #24]
  4027c0:	cmn	x1, #0x1
  4027c4:	b.eq	402810 <ferror@plt+0xe20>  // b.none
  4027c8:	adrp	x0, 405000 <ferror@plt+0x3610>
  4027cc:	add	x0, x0, #0x388
  4027d0:	bl	401970 <printf@plt>
  4027d4:	mov	x3, #0x0                   	// #0
  4027d8:	b	4026fc <ferror@plt+0xd0c>
  4027dc:	bl	401730 <getpid@plt>
  4027e0:	mov	w2, w0
  4027e4:	b	402798 <ferror@plt+0xda8>
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	adrp	x1, 404000 <ferror@plt+0x2610>
  4027f0:	add	x1, x1, #0xb48
  4027f4:	mov	x0, #0x0                   	// #0
  4027f8:	bl	401940 <dcgettext@plt>
  4027fc:	mov	x1, x0
  402800:	adrp	x0, 405000 <ferror@plt+0x3610>
  402804:	add	x0, x0, #0x370
  402808:	bl	401970 <printf@plt>
  40280c:	b	4027bc <ferror@plt+0xdcc>
  402810:	mov	w2, #0x5                   	// #5
  402814:	adrp	x1, 404000 <ferror@plt+0x2610>
  402818:	add	x1, x1, #0xb48
  40281c:	mov	x0, #0x0                   	// #0
  402820:	bl	401940 <dcgettext@plt>
  402824:	mov	x1, x0
  402828:	adrp	x0, 405000 <ferror@plt+0x3610>
  40282c:	add	x0, x0, #0x380
  402830:	bl	401970 <printf@plt>
  402834:	mov	x3, #0x0                   	// #0
  402838:	b	4026fc <ferror@plt+0xd0c>
  40283c:	ldr	w0, [x19, #40]
  402840:	cbz	w0, 40286c <ferror@plt+0xe7c>
  402844:	mov	w2, #0x5                   	// #5
  402848:	adrp	x1, 405000 <ferror@plt+0x3610>
  40284c:	add	x1, x1, #0x390
  402850:	mov	x0, #0x0                   	// #0
  402854:	bl	401940 <dcgettext@plt>
  402858:	mov	x1, x0
  40285c:	ldr	x0, [x19, #32]
  402860:	ldr	x2, [x0]
  402864:	mov	w0, #0x1                   	// #1
  402868:	bl	4019d0 <err@plt>
  40286c:	mov	w2, #0x5                   	// #5
  402870:	adrp	x1, 405000 <ferror@plt+0x3610>
  402874:	add	x1, x1, #0x3b8
  402878:	mov	x0, #0x0                   	// #0
  40287c:	bl	401940 <dcgettext@plt>
  402880:	mov	x1, x0
  402884:	b	40285c <ferror@plt+0xe6c>
  402888:	ldr	x0, [x19, #8]
  40288c:	ldr	x1, [x19]
  402890:	str	x0, [x1, #8]
  402894:	str	x1, [x0]
  402898:	mov	x0, x19
  40289c:	bl	4018a0 <free@plt>
  4028a0:	b	402720 <ferror@plt+0xd30>
  4028a4:	ldr	x1, [sp, #128]
  4028a8:	cmp	x1, x0
  4028ac:	b.eq	402d14 <ferror@plt+0x1324>  // b.none
  4028b0:	bl	4017a0 <scols_new_table@plt>
  4028b4:	mov	x27, x0
  4028b8:	cbz	x0, 402964 <ferror@plt+0xf74>
  4028bc:	adrp	x19, 417000 <ferror@plt+0x15610>
  4028c0:	add	x19, x19, #0x438
  4028c4:	ldr	w1, [x19, #60]
  4028c8:	bl	4016f0 <scols_table_enable_raw@plt>
  4028cc:	ldr	w1, [x19, #52]
  4028d0:	mov	x0, x27
  4028d4:	bl	4016b0 <scols_table_enable_noheadings@plt>
  4028d8:	ldr	w0, [x19, #48]
  4028dc:	cmp	w0, #0x0
  4028e0:	b.le	40293c <ferror@plt+0xf4c>
  4028e4:	mov	x19, #0x0                   	// #0
  4028e8:	adrp	x23, 417000 <ferror@plt+0x15610>
  4028ec:	add	x23, x23, #0x438
  4028f0:	add	x24, x23, #0x8
  4028f4:	adrp	x20, 405000 <ferror@plt+0x3610>
  4028f8:	add	x20, x20, #0x910
  4028fc:	add	x20, x20, #0x18
  402900:	ldr	w0, [x24, x19, lsl #2]
  402904:	cmp	w0, #0x4
  402908:	b.gt	402984 <ferror@plt+0xf94>
  40290c:	sbfiz	x0, x0, #5, #32
  402910:	add	x1, x20, x0
  402914:	ldr	w2, [x1, #16]
  402918:	ldr	d0, [x1, #8]
  40291c:	ldr	x1, [x20, x0]
  402920:	mov	x0, x27
  402924:	bl	4016c0 <scols_table_new_column@plt>
  402928:	cbz	x0, 4029a8 <ferror@plt+0xfb8>
  40292c:	add	x19, x19, #0x1
  402930:	ldr	w0, [x23, #48]
  402934:	cmp	w0, w19
  402938:	b.gt	402900 <ferror@plt+0xf10>
  40293c:	ldr	x20, [sp, #128]
  402940:	ldr	x0, [x20]
  402944:	str	x0, [sp, #104]
  402948:	add	x0, sp, #0x80
  40294c:	cmp	x20, x0
  402950:	b.eq	402cd4 <ferror@plt+0x12e4>  // b.none
  402954:	adrp	x23, 417000 <ferror@plt+0x15610>
  402958:	add	x23, x23, #0x438
  40295c:	add	x24, x23, #0x8
  402960:	b	402ca0 <ferror@plt+0x12b0>
  402964:	mov	w2, #0x5                   	// #5
  402968:	adrp	x1, 405000 <ferror@plt+0x3610>
  40296c:	add	x1, x1, #0x3e0
  402970:	mov	x0, #0x0                   	// #0
  402974:	bl	401940 <dcgettext@plt>
  402978:	mov	x1, x0
  40297c:	mov	w0, #0x1                   	// #1
  402980:	bl	4019d0 <err@plt>
  402984:	adrp	x3, 405000 <ferror@plt+0x3610>
  402988:	add	x3, x3, #0x910
  40298c:	add	x3, x3, #0x3b8
  402990:	mov	w2, #0xd1                  	// #209
  402994:	adrp	x1, 404000 <ferror@plt+0x2610>
  402998:	add	x1, x1, #0xaf0
  40299c:	adrp	x0, 405000 <ferror@plt+0x3610>
  4029a0:	add	x0, x0, #0x400
  4029a4:	bl	401980 <__assert_fail@plt>
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	adrp	x1, 405000 <ferror@plt+0x3610>
  4029b0:	add	x1, x1, #0x428
  4029b4:	bl	401940 <dcgettext@plt>
  4029b8:	mov	x1, x0
  4029bc:	mov	w0, #0x1                   	// #1
  4029c0:	bl	4019d0 <err@plt>
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	adrp	x1, 405000 <ferror@plt+0x3610>
  4029cc:	add	x1, x1, #0x450
  4029d0:	mov	x0, #0x0                   	// #0
  4029d4:	bl	401940 <dcgettext@plt>
  4029d8:	mov	x1, x0
  4029dc:	mov	w0, #0x1                   	// #1
  4029e0:	bl	4019d0 <err@plt>
  4029e4:	adrp	x3, 405000 <ferror@plt+0x3610>
  4029e8:	add	x3, x3, #0x910
  4029ec:	add	x3, x3, #0x3b8
  4029f0:	mov	w2, #0xd1                  	// #209
  4029f4:	adrp	x1, 404000 <ferror@plt+0x2610>
  4029f8:	add	x1, x1, #0xaf0
  4029fc:	adrp	x0, 405000 <ferror@plt+0x3610>
  402a00:	add	x0, x0, #0x400
  402a04:	bl	401980 <__assert_fail@plt>
  402a08:	cbz	w0, 402ae0 <ferror@plt+0x10f0>
  402a0c:	cmp	w0, #0x1
  402a10:	b.ne	402a40 <ferror@plt+0x1050>  // b.any
  402a14:	ldr	x0, [x20, #32]
  402a18:	ldr	x0, [x0]
  402a1c:	cbz	x0, 402aac <ferror@plt+0x10bc>
  402a20:	bl	4017d0 <strdup@plt>
  402a24:	cbz	x0, 402ad0 <ferror@plt+0x10e0>
  402a28:	str	x0, [sp, #112]
  402a2c:	ldr	x2, [sp, #112]
  402a30:	mov	x1, x19
  402a34:	mov	x0, x25
  402a38:	bl	401690 <scols_line_refer_data@plt>
  402a3c:	cbnz	w0, 402c4c <ferror@plt+0x125c>
  402a40:	add	x19, x19, #0x1
  402a44:	ldr	w0, [x23, #48]
  402a48:	cmp	w0, w19
  402a4c:	b.le	402c6c <ferror@plt+0x127c>
  402a50:	str	xzr, [sp, #112]
  402a54:	ldr	w0, [x24, x19, lsl #2]
  402a58:	cmp	w0, #0x4
  402a5c:	b.gt	4029e4 <ferror@plt+0xff4>
  402a60:	cmp	w0, #0x2
  402a64:	b.eq	402b30 <ferror@plt+0x1140>  // b.none
  402a68:	b.le	402a08 <ferror@plt+0x1018>
  402a6c:	cmp	w0, #0x3
  402a70:	b.eq	402ba4 <ferror@plt+0x11b4>  // b.none
  402a74:	ldr	x0, [x20, #32]
  402a78:	ldr	x1, [x0, #16]
  402a7c:	cbz	x1, 402a9c <ferror@plt+0x10ac>
  402a80:	mov	w2, #0x5                   	// #5
  402a84:	mov	x0, #0x0                   	// #0
  402a88:	bl	401940 <dcgettext@plt>
  402a8c:	cbz	x0, 402c18 <ferror@plt+0x1228>
  402a90:	bl	4017d0 <strdup@plt>
  402a94:	mov	x1, x0
  402a98:	cbz	x0, 402c3c <ferror@plt+0x124c>
  402a9c:	str	x1, [sp, #112]
  402aa0:	ldr	x2, [sp, #112]
  402aa4:	cbz	x2, 402a40 <ferror@plt+0x1050>
  402aa8:	b	402a30 <ferror@plt+0x1040>
  402aac:	adrp	x3, 405000 <ferror@plt+0x3610>
  402ab0:	add	x3, x3, #0x910
  402ab4:	add	x3, x3, #0x3c8
  402ab8:	mov	w2, #0x4a                  	// #74
  402abc:	adrp	x1, 405000 <ferror@plt+0x3610>
  402ac0:	add	x1, x1, #0x470
  402ac4:	adrp	x0, 405000 <ferror@plt+0x3610>
  402ac8:	add	x0, x0, #0x488
  402acc:	bl	401980 <__assert_fail@plt>
  402ad0:	adrp	x1, 405000 <ferror@plt+0x3610>
  402ad4:	add	x1, x1, #0x490
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	bl	4019d0 <err@plt>
  402ae0:	ldr	x0, [x20, #32]
  402ae4:	ldr	x0, [x0, #8]
  402ae8:	cbz	x0, 402afc <ferror@plt+0x110c>
  402aec:	bl	4017d0 <strdup@plt>
  402af0:	cbz	x0, 402b20 <ferror@plt+0x1130>
  402af4:	str	x0, [sp, #112]
  402af8:	b	402a2c <ferror@plt+0x103c>
  402afc:	adrp	x3, 405000 <ferror@plt+0x3610>
  402b00:	add	x3, x3, #0x910
  402b04:	add	x3, x3, #0x3c8
  402b08:	mov	w2, #0x4a                  	// #74
  402b0c:	adrp	x1, 405000 <ferror@plt+0x3610>
  402b10:	add	x1, x1, #0x470
  402b14:	adrp	x0, 405000 <ferror@plt+0x3610>
  402b18:	add	x0, x0, #0x488
  402b1c:	bl	401980 <__assert_fail@plt>
  402b20:	adrp	x1, 405000 <ferror@plt+0x3610>
  402b24:	add	x1, x1, #0x490
  402b28:	mov	w0, #0x1                   	// #1
  402b2c:	bl	4019d0 <err@plt>
  402b30:	ldr	x2, [x20, #16]
  402b34:	cmn	x2, #0x1
  402b38:	b.eq	402b4c <ferror@plt+0x115c>  // b.none
  402b3c:	mov	x1, x26
  402b40:	add	x0, sp, #0x70
  402b44:	bl	401e64 <ferror@plt+0x474>
  402b48:	b	402aa0 <ferror@plt+0x10b0>
  402b4c:	mov	w2, #0x5                   	// #5
  402b50:	add	x1, x28, #0xb48
  402b54:	mov	x0, #0x0                   	// #0
  402b58:	bl	401940 <dcgettext@plt>
  402b5c:	cbz	x0, 402b70 <ferror@plt+0x1180>
  402b60:	bl	4017d0 <strdup@plt>
  402b64:	cbz	x0, 402b94 <ferror@plt+0x11a4>
  402b68:	str	x0, [sp, #112]
  402b6c:	b	402a2c <ferror@plt+0x103c>
  402b70:	adrp	x3, 405000 <ferror@plt+0x3610>
  402b74:	add	x3, x3, #0x910
  402b78:	add	x3, x3, #0x3c8
  402b7c:	mov	w2, #0x4a                  	// #74
  402b80:	adrp	x1, 405000 <ferror@plt+0x3610>
  402b84:	add	x1, x1, #0x470
  402b88:	adrp	x0, 405000 <ferror@plt+0x3610>
  402b8c:	add	x0, x0, #0x488
  402b90:	bl	401980 <__assert_fail@plt>
  402b94:	adrp	x1, 405000 <ferror@plt+0x3610>
  402b98:	add	x1, x1, #0x490
  402b9c:	mov	w0, #0x1                   	// #1
  402ba0:	bl	4019d0 <err@plt>
  402ba4:	ldr	x2, [x20, #24]
  402ba8:	cmn	x2, #0x1
  402bac:	b.eq	402bc0 <ferror@plt+0x11d0>  // b.none
  402bb0:	mov	x1, x26
  402bb4:	add	x0, sp, #0x70
  402bb8:	bl	401e64 <ferror@plt+0x474>
  402bbc:	b	402aa0 <ferror@plt+0x10b0>
  402bc0:	mov	w2, #0x5                   	// #5
  402bc4:	add	x1, x28, #0xb48
  402bc8:	mov	x0, #0x0                   	// #0
  402bcc:	bl	401940 <dcgettext@plt>
  402bd0:	cbz	x0, 402be4 <ferror@plt+0x11f4>
  402bd4:	bl	4017d0 <strdup@plt>
  402bd8:	cbz	x0, 402c08 <ferror@plt+0x1218>
  402bdc:	str	x0, [sp, #112]
  402be0:	b	402a2c <ferror@plt+0x103c>
  402be4:	adrp	x3, 405000 <ferror@plt+0x3610>
  402be8:	add	x3, x3, #0x910
  402bec:	add	x3, x3, #0x3c8
  402bf0:	mov	w2, #0x4a                  	// #74
  402bf4:	adrp	x1, 405000 <ferror@plt+0x3610>
  402bf8:	add	x1, x1, #0x470
  402bfc:	adrp	x0, 405000 <ferror@plt+0x3610>
  402c00:	add	x0, x0, #0x488
  402c04:	bl	401980 <__assert_fail@plt>
  402c08:	adrp	x1, 405000 <ferror@plt+0x3610>
  402c0c:	add	x1, x1, #0x490
  402c10:	mov	w0, #0x1                   	// #1
  402c14:	bl	4019d0 <err@plt>
  402c18:	adrp	x3, 405000 <ferror@plt+0x3610>
  402c1c:	add	x3, x3, #0x910
  402c20:	add	x3, x3, #0x3c8
  402c24:	mov	w2, #0x4a                  	// #74
  402c28:	adrp	x1, 405000 <ferror@plt+0x3610>
  402c2c:	add	x1, x1, #0x470
  402c30:	adrp	x0, 405000 <ferror@plt+0x3610>
  402c34:	add	x0, x0, #0x488
  402c38:	bl	401980 <__assert_fail@plt>
  402c3c:	adrp	x1, 405000 <ferror@plt+0x3610>
  402c40:	add	x1, x1, #0x490
  402c44:	mov	w0, #0x1                   	// #1
  402c48:	bl	4019d0 <err@plt>
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	adrp	x1, 405000 <ferror@plt+0x3610>
  402c54:	add	x1, x1, #0x4b0
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	bl	401940 <dcgettext@plt>
  402c60:	mov	x1, x0
  402c64:	mov	w0, #0x1                   	// #1
  402c68:	bl	4019d0 <err@plt>
  402c6c:	ldr	x0, [x20, #8]
  402c70:	ldr	x1, [x20]
  402c74:	str	x0, [x1, #8]
  402c78:	str	x1, [x0]
  402c7c:	mov	x0, x20
  402c80:	bl	4018a0 <free@plt>
  402c84:	ldr	x2, [sp, #104]
  402c88:	ldr	x1, [x2]
  402c8c:	mov	x20, x2
  402c90:	add	x0, sp, #0x80
  402c94:	cmp	x2, x0
  402c98:	b.eq	402cd4 <ferror@plt+0x12e4>  // b.none
  402c9c:	str	x1, [sp, #104]
  402ca0:	mov	x1, #0x0                   	// #0
  402ca4:	mov	x0, x27
  402ca8:	bl	4017e0 <scols_table_new_line@plt>
  402cac:	mov	x25, x0
  402cb0:	cbz	x0, 4029c4 <ferror@plt+0xfd4>
  402cb4:	ldr	w0, [x23, #48]
  402cb8:	mov	x19, #0x0                   	// #0
  402cbc:	adrp	x26, 405000 <ferror@plt+0x3610>
  402cc0:	add	x26, x26, #0x4a8
  402cc4:	adrp	x28, 404000 <ferror@plt+0x2610>
  402cc8:	cmp	w0, #0x0
  402ccc:	b.gt	402a50 <ferror@plt+0x1060>
  402cd0:	b	402c6c <ferror@plt+0x127c>
  402cd4:	mov	x0, x27
  402cd8:	bl	401920 <scols_print_table@plt>
  402cdc:	mov	x0, x27
  402ce0:	bl	4017f0 <scols_unref_table@plt>
  402ce4:	ldp	x27, x28, [sp, #80]
  402ce8:	adrp	x0, 417000 <ferror@plt+0x15610>
  402cec:	ldr	w2, [x0, #1048]
  402cf0:	mov	w0, #0x0                   	// #0
  402cf4:	cmp	w2, w21
  402cf8:	b.lt	402d1c <ferror@plt+0x132c>  // b.tstop
  402cfc:	ldp	x19, x20, [sp, #16]
  402d00:	ldp	x21, x22, [sp, #32]
  402d04:	ldp	x23, x24, [sp, #48]
  402d08:	ldp	x25, x26, [sp, #64]
  402d0c:	ldp	x29, x30, [sp], #144
  402d10:	ret
  402d14:	ldp	x27, x28, [sp, #80]
  402d18:	b	402ce8 <ferror@plt+0x12f8>
  402d1c:	stp	x27, x28, [sp, #80]
  402d20:	add	x1, x22, w2, sxtw #3
  402d24:	ldr	x0, [x22, w2, sxtw #3]
  402d28:	bl	401850 <execvp@plt>
  402d2c:	bl	401990 <__errno_location@plt>
  402d30:	ldr	w0, [x0]
  402d34:	cmp	w0, #0x2
  402d38:	cset	w19, eq  // eq = none
  402d3c:	add	w19, w19, #0x7e
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	adrp	x1, 405000 <ferror@plt+0x3610>
  402d48:	add	x1, x1, #0x4d0
  402d4c:	mov	x0, #0x0                   	// #0
  402d50:	bl	401940 <dcgettext@plt>
  402d54:	adrp	x1, 417000 <ferror@plt+0x15610>
  402d58:	ldrsw	x1, [x1, #1048]
  402d5c:	ldr	x2, [x22, x1, lsl #3]
  402d60:	mov	x1, x0
  402d64:	mov	w0, w19
  402d68:	bl	4019d0 <err@plt>
  402d6c:	str	xzr, [x1]
  402d70:	cbnz	x0, 402d7c <ferror@plt+0x138c>
  402d74:	b	402dd4 <ferror@plt+0x13e4>
  402d78:	add	x0, x0, #0x1
  402d7c:	ldrsb	w2, [x0]
  402d80:	cmp	w2, #0x2f
  402d84:	b.ne	402d94 <ferror@plt+0x13a4>  // b.any
  402d88:	ldrsb	w2, [x0, #1]
  402d8c:	cmp	w2, #0x2f
  402d90:	b.eq	402d78 <ferror@plt+0x1388>  // b.none
  402d94:	ldrsb	w2, [x0]
  402d98:	cbz	w2, 402dd8 <ferror@plt+0x13e8>
  402d9c:	mov	x2, #0x1                   	// #1
  402da0:	str	x2, [x1]
  402da4:	add	x3, x0, x2
  402da8:	ldrsb	w2, [x0, #1]
  402dac:	cmp	w2, #0x2f
  402db0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402db4:	b.eq	402dd4 <ferror@plt+0x13e4>  // b.none
  402db8:	ldr	x2, [x1]
  402dbc:	add	x2, x2, #0x1
  402dc0:	str	x2, [x1]
  402dc4:	ldrsb	w2, [x3, #1]!
  402dc8:	cmp	w2, #0x2f
  402dcc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402dd0:	b.ne	402db8 <ferror@plt+0x13c8>  // b.any
  402dd4:	ret
  402dd8:	mov	x0, #0x0                   	// #0
  402ddc:	b	402dd4 <ferror@plt+0x13e4>
  402de0:	stp	x29, x30, [sp, #-80]!
  402de4:	mov	x29, sp
  402de8:	stp	x19, x20, [sp, #16]
  402dec:	stp	x21, x22, [sp, #32]
  402df0:	stp	x23, x24, [sp, #48]
  402df4:	mov	x24, x1
  402df8:	ldrsb	w1, [x0]
  402dfc:	cbz	w1, 402e7c <ferror@plt+0x148c>
  402e00:	str	x25, [sp, #64]
  402e04:	mov	x19, #0x1                   	// #1
  402e08:	mov	w21, #0x0                   	// #0
  402e0c:	mov	w23, #0x0                   	// #0
  402e10:	mov	w25, #0x1                   	// #1
  402e14:	sub	x22, x0, #0x1
  402e18:	b	402e30 <ferror@plt+0x1440>
  402e1c:	mov	w21, w23
  402e20:	mov	w20, w19
  402e24:	add	x19, x19, #0x1
  402e28:	ldrsb	w1, [x22, x19]
  402e2c:	cbz	w1, 402e5c <ferror@plt+0x146c>
  402e30:	sub	w20, w19, #0x1
  402e34:	cbnz	w21, 402e1c <ferror@plt+0x142c>
  402e38:	cmp	w1, #0x5c
  402e3c:	b.eq	402e54 <ferror@plt+0x1464>  // b.none
  402e40:	mov	x0, x24
  402e44:	bl	4018f0 <strchr@plt>
  402e48:	cbz	x0, 402e20 <ferror@plt+0x1430>
  402e4c:	ldr	x25, [sp, #64]
  402e50:	b	402e60 <ferror@plt+0x1470>
  402e54:	mov	w21, w25
  402e58:	b	402e20 <ferror@plt+0x1430>
  402e5c:	ldr	x25, [sp, #64]
  402e60:	sub	w0, w20, w21
  402e64:	sxtw	x0, w0
  402e68:	ldp	x19, x20, [sp, #16]
  402e6c:	ldp	x21, x22, [sp, #32]
  402e70:	ldp	x23, x24, [sp, #48]
  402e74:	ldp	x29, x30, [sp], #80
  402e78:	ret
  402e7c:	mov	w20, #0x0                   	// #0
  402e80:	mov	w21, #0x0                   	// #0
  402e84:	b	402e60 <ferror@plt+0x1470>
  402e88:	stp	x29, x30, [sp, #-64]!
  402e8c:	mov	x29, sp
  402e90:	stp	x19, x20, [sp, #16]
  402e94:	stp	x21, x22, [sp, #32]
  402e98:	mov	x19, x0
  402e9c:	mov	x22, x1
  402ea0:	mov	w21, w2
  402ea4:	str	xzr, [sp, #56]
  402ea8:	bl	401990 <__errno_location@plt>
  402eac:	str	wzr, [x0]
  402eb0:	cbz	x19, 402ec0 <ferror@plt+0x14d0>
  402eb4:	mov	x20, x0
  402eb8:	ldrsb	w0, [x19]
  402ebc:	cbnz	w0, 402edc <ferror@plt+0x14ec>
  402ec0:	mov	x3, x19
  402ec4:	mov	x2, x22
  402ec8:	adrp	x1, 405000 <ferror@plt+0x3610>
  402ecc:	add	x1, x1, #0xce0
  402ed0:	adrp	x0, 417000 <ferror@plt+0x15610>
  402ed4:	ldr	w0, [x0, #1024]
  402ed8:	bl	401950 <errx@plt>
  402edc:	mov	w3, #0x0                   	// #0
  402ee0:	mov	w2, w21
  402ee4:	add	x1, sp, #0x38
  402ee8:	mov	x0, x19
  402eec:	bl	4017b0 <__strtoul_internal@plt>
  402ef0:	ldr	w1, [x20]
  402ef4:	cbnz	w1, 402f20 <ferror@plt+0x1530>
  402ef8:	ldr	x1, [sp, #56]
  402efc:	cmp	x1, x19
  402f00:	b.eq	402ec0 <ferror@plt+0x14d0>  // b.none
  402f04:	cbz	x1, 402f10 <ferror@plt+0x1520>
  402f08:	ldrsb	w1, [x1]
  402f0c:	cbnz	w1, 402ec0 <ferror@plt+0x14d0>
  402f10:	ldp	x19, x20, [sp, #16]
  402f14:	ldp	x21, x22, [sp, #32]
  402f18:	ldp	x29, x30, [sp], #64
  402f1c:	ret
  402f20:	cmp	w1, #0x22
  402f24:	b.ne	402ec0 <ferror@plt+0x14d0>  // b.any
  402f28:	mov	x3, x19
  402f2c:	mov	x2, x22
  402f30:	adrp	x1, 405000 <ferror@plt+0x3610>
  402f34:	add	x1, x1, #0xce0
  402f38:	adrp	x0, 417000 <ferror@plt+0x15610>
  402f3c:	ldr	w0, [x0, #1024]
  402f40:	bl	4019d0 <err@plt>
  402f44:	stp	x29, x30, [sp, #-32]!
  402f48:	mov	x29, sp
  402f4c:	stp	x19, x20, [sp, #16]
  402f50:	mov	x20, x0
  402f54:	mov	x19, x1
  402f58:	bl	402e88 <ferror@plt+0x1498>
  402f5c:	mov	x1, #0xffffffff            	// #4294967295
  402f60:	cmp	x0, x1
  402f64:	b.hi	402f74 <ferror@plt+0x1584>  // b.pmore
  402f68:	ldp	x19, x20, [sp, #16]
  402f6c:	ldp	x29, x30, [sp], #32
  402f70:	ret
  402f74:	bl	401990 <__errno_location@plt>
  402f78:	mov	w1, #0x22                  	// #34
  402f7c:	str	w1, [x0]
  402f80:	mov	x3, x20
  402f84:	mov	x2, x19
  402f88:	adrp	x1, 405000 <ferror@plt+0x3610>
  402f8c:	add	x1, x1, #0xce0
  402f90:	adrp	x0, 417000 <ferror@plt+0x15610>
  402f94:	ldr	w0, [x0, #1024]
  402f98:	bl	4019d0 <err@plt>
  402f9c:	stp	x29, x30, [sp, #-32]!
  402fa0:	mov	x29, sp
  402fa4:	stp	x19, x20, [sp, #16]
  402fa8:	mov	x20, x0
  402fac:	mov	x19, x1
  402fb0:	bl	402f44 <ferror@plt+0x1554>
  402fb4:	mov	w1, #0xffff                	// #65535
  402fb8:	cmp	w0, w1
  402fbc:	b.hi	402fcc <ferror@plt+0x15dc>  // b.pmore
  402fc0:	ldp	x19, x20, [sp, #16]
  402fc4:	ldp	x29, x30, [sp], #32
  402fc8:	ret
  402fcc:	bl	401990 <__errno_location@plt>
  402fd0:	mov	w1, #0x22                  	// #34
  402fd4:	str	w1, [x0]
  402fd8:	mov	x3, x20
  402fdc:	mov	x2, x19
  402fe0:	adrp	x1, 405000 <ferror@plt+0x3610>
  402fe4:	add	x1, x1, #0xce0
  402fe8:	adrp	x0, 417000 <ferror@plt+0x15610>
  402fec:	ldr	w0, [x0, #1024]
  402ff0:	bl	4019d0 <err@plt>
  402ff4:	adrp	x1, 417000 <ferror@plt+0x15610>
  402ff8:	str	w0, [x1, #1024]
  402ffc:	ret
  403000:	stp	x29, x30, [sp, #-128]!
  403004:	mov	x29, sp
  403008:	stp	x19, x20, [sp, #16]
  40300c:	str	xzr, [x1]
  403010:	cbz	x0, 403420 <ferror@plt+0x1a30>
  403014:	stp	x21, x22, [sp, #32]
  403018:	mov	x19, x0
  40301c:	mov	x21, x1
  403020:	mov	x22, x2
  403024:	ldrsb	w0, [x0]
  403028:	cbz	w0, 403428 <ferror@plt+0x1a38>
  40302c:	stp	x23, x24, [sp, #48]
  403030:	bl	401880 <__ctype_b_loc@plt>
  403034:	mov	x24, x0
  403038:	ldr	x4, [x0]
  40303c:	mov	x1, x19
  403040:	ldrsb	w2, [x1]
  403044:	and	x0, x2, #0xff
  403048:	ldrh	w3, [x4, x0, lsl #1]
  40304c:	tbz	w3, #13, 403058 <ferror@plt+0x1668>
  403050:	add	x1, x1, #0x1
  403054:	b	403040 <ferror@plt+0x1650>
  403058:	cmp	w2, #0x2d
  40305c:	b.eq	40344c <ferror@plt+0x1a5c>  // b.none
  403060:	stp	x25, x26, [sp, #64]
  403064:	bl	401990 <__errno_location@plt>
  403068:	mov	x25, x0
  40306c:	str	wzr, [x0]
  403070:	str	xzr, [sp, #120]
  403074:	mov	w3, #0x0                   	// #0
  403078:	mov	w2, #0x0                   	// #0
  40307c:	add	x1, sp, #0x78
  403080:	mov	x0, x19
  403084:	bl	4017b0 <__strtoul_internal@plt>
  403088:	mov	x26, x0
  40308c:	ldr	x20, [sp, #120]
  403090:	cmp	x20, x19
  403094:	b.eq	4030d0 <ferror@plt+0x16e0>  // b.none
  403098:	ldr	w0, [x25]
  40309c:	cbz	w0, 4030ac <ferror@plt+0x16bc>
  4030a0:	sub	x1, x26, #0x1
  4030a4:	cmn	x1, #0x3
  4030a8:	b.hi	4030ec <ferror@plt+0x16fc>  // b.pmore
  4030ac:	cbz	x20, 4033ec <ferror@plt+0x19fc>
  4030b0:	ldrsb	w0, [x20]
  4030b4:	cbz	w0, 4033f4 <ferror@plt+0x1a04>
  4030b8:	stp	x27, x28, [sp, #80]
  4030bc:	mov	w19, #0x0                   	// #0
  4030c0:	mov	x27, #0x0                   	// #0
  4030c4:	add	x0, sp, #0x78
  4030c8:	str	x0, [sp, #104]
  4030cc:	b	4031d8 <ferror@plt+0x17e8>
  4030d0:	ldr	w0, [x25]
  4030d4:	mov	w20, #0xffffffea            	// #-22
  4030d8:	cbnz	w0, 4030ec <ferror@plt+0x16fc>
  4030dc:	ldp	x21, x22, [sp, #32]
  4030e0:	ldp	x23, x24, [sp, #48]
  4030e4:	ldp	x25, x26, [sp, #64]
  4030e8:	b	403430 <ferror@plt+0x1a40>
  4030ec:	neg	w20, w0
  4030f0:	b	4033fc <ferror@plt+0x1a0c>
  4030f4:	ldrsb	w0, [x20, #2]
  4030f8:	and	w0, w0, #0xffffffdf
  4030fc:	cmp	w0, #0x42
  403100:	b.ne	4031f8 <ferror@plt+0x1808>  // b.any
  403104:	ldrsb	w0, [x20, #3]
  403108:	cbnz	w0, 4031f8 <ferror@plt+0x1808>
  40310c:	mov	w23, #0x400                 	// #1024
  403110:	b	40311c <ferror@plt+0x172c>
  403114:	cbnz	w0, 4031f8 <ferror@plt+0x1808>
  403118:	mov	w23, #0x400                 	// #1024
  40311c:	ldrsb	w20, [x20]
  403120:	mov	w1, w20
  403124:	adrp	x0, 405000 <ferror@plt+0x3610>
  403128:	add	x0, x0, #0xcf0
  40312c:	bl	4018f0 <strchr@plt>
  403130:	cbz	x0, 4032d4 <ferror@plt+0x18e4>
  403134:	adrp	x2, 405000 <ferror@plt+0x3610>
  403138:	add	x2, x2, #0xcf0
  40313c:	sub	x0, x0, x2
  403140:	add	w2, w0, #0x1
  403144:	cbz	w2, 4034ec <ferror@plt+0x1afc>
  403148:	sxtw	x3, w23
  40314c:	umulh	x0, x26, x3
  403150:	cbnz	x0, 40331c <ferror@plt+0x192c>
  403154:	sub	w1, w2, #0x2
  403158:	mul	x26, x26, x3
  40315c:	cmn	w1, #0x1
  403160:	b.eq	4032fc <ferror@plt+0x190c>  // b.none
  403164:	umulh	x0, x26, x3
  403168:	sub	w1, w1, #0x1
  40316c:	cbz	x0, 403158 <ferror@plt+0x1768>
  403170:	mov	w20, #0xffffffde            	// #-34
  403174:	b	403300 <ferror@plt+0x1910>
  403178:	ldrsb	w0, [x20]
  40317c:	cbz	w0, 40348c <ferror@plt+0x1a9c>
  403180:	mov	x2, x23
  403184:	mov	x1, x20
  403188:	mov	x0, x28
  40318c:	bl	401760 <strncmp@plt>
  403190:	cbnz	w0, 4034a4 <ferror@plt+0x1ab4>
  403194:	add	x1, x20, x23
  403198:	ldrsb	w0, [x20, x23]
  40319c:	cmp	w0, #0x30
  4031a0:	b.ne	403230 <ferror@plt+0x1840>  // b.any
  4031a4:	mov	x20, x1
  4031a8:	add	w2, w19, #0x1
  4031ac:	sub	w19, w20, w1
  4031b0:	add	w19, w19, w2
  4031b4:	ldrsb	w0, [x20, #1]!
  4031b8:	cmp	w0, #0x30
  4031bc:	b.eq	4031ac <ferror@plt+0x17bc>  // b.none
  4031c0:	sxtb	x0, w0
  4031c4:	ldr	x1, [x24]
  4031c8:	ldrh	w0, [x1, x0, lsl #1]
  4031cc:	tbnz	w0, #11, 403238 <ferror@plt+0x1848>
  4031d0:	str	x20, [sp, #120]
  4031d4:	ldr	x20, [sp, #120]
  4031d8:	ldrsb	w0, [x20, #1]
  4031dc:	cmp	w0, #0x69
  4031e0:	b.eq	4030f4 <ferror@plt+0x1704>  // b.none
  4031e4:	and	w1, w0, #0xffffffdf
  4031e8:	cmp	w1, #0x42
  4031ec:	b.ne	403114 <ferror@plt+0x1724>  // b.any
  4031f0:	ldrsb	w0, [x20, #2]
  4031f4:	cbz	w0, 4032cc <ferror@plt+0x18dc>
  4031f8:	bl	401710 <localeconv@plt>
  4031fc:	cbz	x0, 40345c <ferror@plt+0x1a6c>
  403200:	ldr	x28, [x0]
  403204:	cbz	x28, 403474 <ferror@plt+0x1a84>
  403208:	mov	x0, x28
  40320c:	bl	401650 <strlen@plt>
  403210:	mov	x23, x0
  403214:	cbz	x27, 403178 <ferror@plt+0x1788>
  403218:	mov	w20, #0xffffffea            	// #-22
  40321c:	ldp	x21, x22, [sp, #32]
  403220:	ldp	x23, x24, [sp, #48]
  403224:	ldp	x25, x26, [sp, #64]
  403228:	ldp	x27, x28, [sp, #80]
  40322c:	b	403430 <ferror@plt+0x1a40>
  403230:	mov	x20, x1
  403234:	b	4031c0 <ferror@plt+0x17d0>
  403238:	str	wzr, [x25]
  40323c:	str	xzr, [sp, #120]
  403240:	mov	w3, #0x0                   	// #0
  403244:	mov	w2, #0x0                   	// #0
  403248:	ldr	x1, [sp, #104]
  40324c:	mov	x0, x20
  403250:	bl	4017b0 <__strtoul_internal@plt>
  403254:	mov	x27, x0
  403258:	ldr	x0, [sp, #120]
  40325c:	cmp	x0, x20
  403260:	b.eq	4032a0 <ferror@plt+0x18b0>  // b.none
  403264:	ldr	w1, [x25]
  403268:	cbz	w1, 403278 <ferror@plt+0x1888>
  40326c:	sub	x2, x27, #0x1
  403270:	cmn	x2, #0x3
  403274:	b.hi	4032c0 <ferror@plt+0x18d0>  // b.pmore
  403278:	cbz	x27, 4031d4 <ferror@plt+0x17e4>
  40327c:	cbz	x0, 4034bc <ferror@plt+0x1acc>
  403280:	ldrsb	w0, [x0]
  403284:	cbnz	w0, 4031d4 <ferror@plt+0x17e4>
  403288:	mov	w20, #0xffffffea            	// #-22
  40328c:	ldp	x21, x22, [sp, #32]
  403290:	ldp	x23, x24, [sp, #48]
  403294:	ldp	x25, x26, [sp, #64]
  403298:	ldp	x27, x28, [sp, #80]
  40329c:	b	403430 <ferror@plt+0x1a40>
  4032a0:	ldr	w1, [x25]
  4032a4:	mov	w20, #0xffffffea            	// #-22
  4032a8:	cbnz	w1, 4032c0 <ferror@plt+0x18d0>
  4032ac:	ldp	x21, x22, [sp, #32]
  4032b0:	ldp	x23, x24, [sp, #48]
  4032b4:	ldp	x25, x26, [sp, #64]
  4032b8:	ldp	x27, x28, [sp, #80]
  4032bc:	b	403430 <ferror@plt+0x1a40>
  4032c0:	neg	w20, w1
  4032c4:	ldp	x27, x28, [sp, #80]
  4032c8:	b	4033fc <ferror@plt+0x1a0c>
  4032cc:	mov	w23, #0x3e8                 	// #1000
  4032d0:	b	40311c <ferror@plt+0x172c>
  4032d4:	mov	w1, w20
  4032d8:	adrp	x0, 405000 <ferror@plt+0x3610>
  4032dc:	add	x0, x0, #0xd00
  4032e0:	bl	4018f0 <strchr@plt>
  4032e4:	cbz	x0, 4034d4 <ferror@plt+0x1ae4>
  4032e8:	adrp	x2, 405000 <ferror@plt+0x3610>
  4032ec:	add	x2, x2, #0xd00
  4032f0:	sub	x0, x0, x2
  4032f4:	add	w2, w0, #0x1
  4032f8:	b	403144 <ferror@plt+0x1754>
  4032fc:	mov	w20, #0x0                   	// #0
  403300:	cbz	x22, 403308 <ferror@plt+0x1918>
  403304:	str	w2, [x22]
  403308:	cmp	x27, #0x0
  40330c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403310:	b.ne	403324 <ferror@plt+0x1934>  // b.any
  403314:	ldp	x27, x28, [sp, #80]
  403318:	b	4033f8 <ferror@plt+0x1a08>
  40331c:	mov	w20, #0xffffffde            	// #-34
  403320:	b	403300 <ferror@plt+0x1910>
  403324:	sxtw	x23, w23
  403328:	sub	w0, w2, #0x2
  40332c:	mov	x4, #0x1                   	// #1
  403330:	mul	x4, x4, x23
  403334:	cmn	w0, #0x1
  403338:	b.eq	403348 <ferror@plt+0x1958>  // b.none
  40333c:	umulh	x1, x4, x23
  403340:	sub	w0, w0, #0x1
  403344:	cbz	x1, 403330 <ferror@plt+0x1940>
  403348:	cmp	x27, #0xa
  40334c:	b.ls	403398 <ferror@plt+0x19a8>  // b.plast
  403350:	mov	x0, #0xa                   	// #10
  403354:	add	x0, x0, x0, lsl #2
  403358:	lsl	x1, x0, #1
  40335c:	mov	x0, x1
  403360:	cmp	x27, x1
  403364:	b.hi	403354 <ferror@plt+0x1964>  // b.pmore
  403368:	cmp	w19, #0x0
  40336c:	b.le	403388 <ferror@plt+0x1998>
  403370:	mov	w1, #0x0                   	// #0
  403374:	add	x0, x0, x0, lsl #2
  403378:	lsl	x0, x0, #1
  40337c:	add	w1, w1, #0x1
  403380:	cmp	w19, w1
  403384:	b.ne	403374 <ferror@plt+0x1984>  // b.any
  403388:	mov	x2, #0x1                   	// #1
  40338c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  403390:	movk	x6, #0xcccd
  403394:	b	4033a8 <ferror@plt+0x19b8>
  403398:	mov	x0, #0xa                   	// #10
  40339c:	b	403368 <ferror@plt+0x1978>
  4033a0:	cmp	x5, #0x9
  4033a4:	b.ls	4033e4 <ferror@plt+0x19f4>  // b.plast
  4033a8:	umulh	x3, x27, x6
  4033ac:	lsr	x1, x3, #3
  4033b0:	add	x1, x1, x1, lsl #2
  4033b4:	sub	x1, x27, x1, lsl #1
  4033b8:	mov	x5, x27
  4033bc:	lsr	x27, x3, #3
  4033c0:	mov	x3, x2
  4033c4:	add	x2, x2, x2, lsl #2
  4033c8:	lsl	x2, x2, #1
  4033cc:	cbz	w1, 4033a0 <ferror@plt+0x19b0>
  4033d0:	udiv	x3, x0, x3
  4033d4:	udiv	x1, x3, x1
  4033d8:	udiv	x1, x4, x1
  4033dc:	add	x26, x26, x1
  4033e0:	b	4033a0 <ferror@plt+0x19b0>
  4033e4:	ldp	x27, x28, [sp, #80]
  4033e8:	b	4033f8 <ferror@plt+0x1a08>
  4033ec:	mov	w20, #0x0                   	// #0
  4033f0:	b	4033f8 <ferror@plt+0x1a08>
  4033f4:	mov	w20, #0x0                   	// #0
  4033f8:	str	x26, [x21]
  4033fc:	tbnz	w20, #31, 403410 <ferror@plt+0x1a20>
  403400:	ldp	x21, x22, [sp, #32]
  403404:	ldp	x23, x24, [sp, #48]
  403408:	ldp	x25, x26, [sp, #64]
  40340c:	b	40343c <ferror@plt+0x1a4c>
  403410:	ldp	x21, x22, [sp, #32]
  403414:	ldp	x23, x24, [sp, #48]
  403418:	ldp	x25, x26, [sp, #64]
  40341c:	b	403430 <ferror@plt+0x1a40>
  403420:	mov	w20, #0xffffffea            	// #-22
  403424:	b	403430 <ferror@plt+0x1a40>
  403428:	mov	w20, #0xffffffea            	// #-22
  40342c:	ldp	x21, x22, [sp, #32]
  403430:	bl	401990 <__errno_location@plt>
  403434:	neg	w1, w20
  403438:	str	w1, [x0]
  40343c:	mov	w0, w20
  403440:	ldp	x19, x20, [sp, #16]
  403444:	ldp	x29, x30, [sp], #128
  403448:	ret
  40344c:	mov	w20, #0xffffffea            	// #-22
  403450:	ldp	x21, x22, [sp, #32]
  403454:	ldp	x23, x24, [sp, #48]
  403458:	b	403430 <ferror@plt+0x1a40>
  40345c:	mov	w20, #0xffffffea            	// #-22
  403460:	ldp	x21, x22, [sp, #32]
  403464:	ldp	x23, x24, [sp, #48]
  403468:	ldp	x25, x26, [sp, #64]
  40346c:	ldp	x27, x28, [sp, #80]
  403470:	b	403430 <ferror@plt+0x1a40>
  403474:	mov	w20, #0xffffffea            	// #-22
  403478:	ldp	x21, x22, [sp, #32]
  40347c:	ldp	x23, x24, [sp, #48]
  403480:	ldp	x25, x26, [sp, #64]
  403484:	ldp	x27, x28, [sp, #80]
  403488:	b	403430 <ferror@plt+0x1a40>
  40348c:	mov	w20, #0xffffffea            	// #-22
  403490:	ldp	x21, x22, [sp, #32]
  403494:	ldp	x23, x24, [sp, #48]
  403498:	ldp	x25, x26, [sp, #64]
  40349c:	ldp	x27, x28, [sp, #80]
  4034a0:	b	403430 <ferror@plt+0x1a40>
  4034a4:	mov	w20, #0xffffffea            	// #-22
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldp	x23, x24, [sp, #48]
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	ldp	x27, x28, [sp, #80]
  4034b8:	b	403430 <ferror@plt+0x1a40>
  4034bc:	mov	w20, #0xffffffea            	// #-22
  4034c0:	ldp	x21, x22, [sp, #32]
  4034c4:	ldp	x23, x24, [sp, #48]
  4034c8:	ldp	x25, x26, [sp, #64]
  4034cc:	ldp	x27, x28, [sp, #80]
  4034d0:	b	403430 <ferror@plt+0x1a40>
  4034d4:	mov	w20, #0xffffffea            	// #-22
  4034d8:	ldp	x21, x22, [sp, #32]
  4034dc:	ldp	x23, x24, [sp, #48]
  4034e0:	ldp	x25, x26, [sp, #64]
  4034e4:	ldp	x27, x28, [sp, #80]
  4034e8:	b	403430 <ferror@plt+0x1a40>
  4034ec:	mov	w20, w2
  4034f0:	cbnz	x22, 403304 <ferror@plt+0x1914>
  4034f4:	ldp	x27, x28, [sp, #80]
  4034f8:	b	4033f8 <ferror@plt+0x1a08>
  4034fc:	stp	x29, x30, [sp, #-16]!
  403500:	mov	x29, sp
  403504:	mov	x2, #0x0                   	// #0
  403508:	bl	403000 <ferror@plt+0x1610>
  40350c:	ldp	x29, x30, [sp], #16
  403510:	ret
  403514:	stp	x29, x30, [sp, #-48]!
  403518:	mov	x29, sp
  40351c:	stp	x19, x20, [sp, #16]
  403520:	stp	x21, x22, [sp, #32]
  403524:	mov	x21, x0
  403528:	mov	x22, x1
  40352c:	mov	x20, x0
  403530:	cbnz	x0, 403544 <ferror@plt+0x1b54>
  403534:	cbnz	x1, 403564 <ferror@plt+0x1b74>
  403538:	mov	w0, #0x0                   	// #0
  40353c:	b	403584 <ferror@plt+0x1b94>
  403540:	add	x20, x20, #0x1
  403544:	ldrsb	w19, [x20]
  403548:	cbz	w19, 403560 <ferror@plt+0x1b70>
  40354c:	bl	401880 <__ctype_b_loc@plt>
  403550:	and	x19, x19, #0xff
  403554:	ldr	x2, [x0]
  403558:	ldrh	w2, [x2, x19, lsl #1]
  40355c:	tbnz	w2, #11, 403540 <ferror@plt+0x1b50>
  403560:	cbz	x22, 403568 <ferror@plt+0x1b78>
  403564:	str	x20, [x22]
  403568:	cmp	x20, #0x0
  40356c:	mov	w0, #0x0                   	// #0
  403570:	ccmp	x21, x20, #0x2, ne  // ne = any
  403574:	b.cs	403584 <ferror@plt+0x1b94>  // b.hs, b.nlast
  403578:	ldrsb	w0, [x20]
  40357c:	cmp	w0, #0x0
  403580:	cset	w0, eq  // eq = none
  403584:	ldp	x19, x20, [sp, #16]
  403588:	ldp	x21, x22, [sp, #32]
  40358c:	ldp	x29, x30, [sp], #48
  403590:	ret
  403594:	stp	x29, x30, [sp, #-48]!
  403598:	mov	x29, sp
  40359c:	stp	x19, x20, [sp, #16]
  4035a0:	stp	x21, x22, [sp, #32]
  4035a4:	mov	x21, x0
  4035a8:	mov	x22, x1
  4035ac:	mov	x20, x0
  4035b0:	cbnz	x0, 4035c4 <ferror@plt+0x1bd4>
  4035b4:	cbnz	x1, 4035e4 <ferror@plt+0x1bf4>
  4035b8:	mov	w0, #0x0                   	// #0
  4035bc:	b	403604 <ferror@plt+0x1c14>
  4035c0:	add	x20, x20, #0x1
  4035c4:	ldrsb	w19, [x20]
  4035c8:	cbz	w19, 4035e0 <ferror@plt+0x1bf0>
  4035cc:	bl	401880 <__ctype_b_loc@plt>
  4035d0:	and	x19, x19, #0xff
  4035d4:	ldr	x2, [x0]
  4035d8:	ldrh	w2, [x2, x19, lsl #1]
  4035dc:	tbnz	w2, #12, 4035c0 <ferror@plt+0x1bd0>
  4035e0:	cbz	x22, 4035e8 <ferror@plt+0x1bf8>
  4035e4:	str	x20, [x22]
  4035e8:	cmp	x20, #0x0
  4035ec:	mov	w0, #0x0                   	// #0
  4035f0:	ccmp	x21, x20, #0x2, ne  // ne = any
  4035f4:	b.cs	403604 <ferror@plt+0x1c14>  // b.hs, b.nlast
  4035f8:	ldrsb	w0, [x20]
  4035fc:	cmp	w0, #0x0
  403600:	cset	w0, eq  // eq = none
  403604:	ldp	x19, x20, [sp, #16]
  403608:	ldp	x21, x22, [sp, #32]
  40360c:	ldp	x29, x30, [sp], #48
  403610:	ret
  403614:	stp	x29, x30, [sp, #-128]!
  403618:	mov	x29, sp
  40361c:	stp	x19, x20, [sp, #16]
  403620:	stp	x21, x22, [sp, #32]
  403624:	mov	x20, x0
  403628:	mov	x22, x1
  40362c:	str	x2, [sp, #80]
  403630:	str	x3, [sp, #88]
  403634:	str	x4, [sp, #96]
  403638:	str	x5, [sp, #104]
  40363c:	str	x6, [sp, #112]
  403640:	str	x7, [sp, #120]
  403644:	add	x0, sp, #0x80
  403648:	str	x0, [sp, #48]
  40364c:	str	x0, [sp, #56]
  403650:	add	x0, sp, #0x50
  403654:	str	x0, [sp, #64]
  403658:	mov	w0, #0xffffffd0            	// #-48
  40365c:	str	w0, [sp, #72]
  403660:	str	wzr, [sp, #76]
  403664:	add	x21, sp, #0x80
  403668:	b	403708 <ferror@plt+0x1d18>
  40366c:	add	w0, w3, #0x8
  403670:	str	w0, [sp, #72]
  403674:	cmp	w0, #0x0
  403678:	b.le	40368c <ferror@plt+0x1c9c>
  40367c:	add	x0, x2, #0xf
  403680:	and	x0, x0, #0xfffffffffffffff8
  403684:	str	x0, [sp, #48]
  403688:	b	403720 <ferror@plt+0x1d30>
  40368c:	ldr	x1, [x21, w3, sxtw]
  403690:	cbz	x1, 403728 <ferror@plt+0x1d38>
  403694:	cbz	w0, 4036d8 <ferror@plt+0x1ce8>
  403698:	add	w3, w3, #0x10
  40369c:	str	w3, [sp, #72]
  4036a0:	cmp	w3, #0x0
  4036a4:	b.le	4036b8 <ferror@plt+0x1cc8>
  4036a8:	add	x0, x2, #0xf
  4036ac:	and	x0, x0, #0xfffffffffffffff8
  4036b0:	str	x0, [sp, #48]
  4036b4:	b	4036e4 <ferror@plt+0x1cf4>
  4036b8:	add	x2, x21, w0, sxtw
  4036bc:	b	4036e4 <ferror@plt+0x1cf4>
  4036c0:	mov	w0, #0x1                   	// #1
  4036c4:	ldp	x19, x20, [sp, #16]
  4036c8:	ldp	x21, x22, [sp, #32]
  4036cc:	ldp	x29, x30, [sp], #128
  4036d0:	ret
  4036d4:	ldr	x2, [sp, #48]
  4036d8:	add	x0, x2, #0xf
  4036dc:	and	x0, x0, #0xfffffffffffffff8
  4036e0:	str	x0, [sp, #48]
  4036e4:	ldr	x19, [x2]
  4036e8:	cbz	x19, 403728 <ferror@plt+0x1d38>
  4036ec:	mov	x0, x20
  4036f0:	bl	401860 <strcmp@plt>
  4036f4:	cbz	w0, 4036c0 <ferror@plt+0x1cd0>
  4036f8:	mov	x1, x19
  4036fc:	mov	x0, x20
  403700:	bl	401860 <strcmp@plt>
  403704:	cbz	w0, 4036c4 <ferror@plt+0x1cd4>
  403708:	ldr	w3, [sp, #72]
  40370c:	ldr	x2, [sp, #48]
  403710:	tbnz	w3, #31, 40366c <ferror@plt+0x1c7c>
  403714:	add	x0, x2, #0xf
  403718:	and	x0, x0, #0xfffffffffffffff8
  40371c:	str	x0, [sp, #48]
  403720:	ldr	x1, [x2]
  403724:	cbnz	x1, 4036d4 <ferror@plt+0x1ce4>
  403728:	mov	x3, x20
  40372c:	mov	x2, x22
  403730:	adrp	x1, 405000 <ferror@plt+0x3610>
  403734:	add	x1, x1, #0xce0
  403738:	adrp	x0, 417000 <ferror@plt+0x15610>
  40373c:	ldr	w0, [x0, #1024]
  403740:	bl	401950 <errx@plt>
  403744:	cbz	x1, 40377c <ferror@plt+0x1d8c>
  403748:	add	x3, x0, x1
  40374c:	sxtb	w2, w2
  403750:	ldrsb	w1, [x0]
  403754:	cbz	w1, 403774 <ferror@plt+0x1d84>
  403758:	cmp	w2, w1
  40375c:	b.eq	403778 <ferror@plt+0x1d88>  // b.none
  403760:	add	x0, x0, #0x1
  403764:	cmp	x3, x0
  403768:	b.ne	403750 <ferror@plt+0x1d60>  // b.any
  40376c:	mov	x0, #0x0                   	// #0
  403770:	b	403778 <ferror@plt+0x1d88>
  403774:	mov	x0, #0x0                   	// #0
  403778:	ret
  40377c:	mov	x0, #0x0                   	// #0
  403780:	b	403778 <ferror@plt+0x1d88>
  403784:	stp	x29, x30, [sp, #-16]!
  403788:	mov	x29, sp
  40378c:	mov	w2, #0xa                   	// #10
  403790:	bl	402f9c <ferror@plt+0x15ac>
  403794:	ldp	x29, x30, [sp], #16
  403798:	ret
  40379c:	stp	x29, x30, [sp, #-16]!
  4037a0:	mov	x29, sp
  4037a4:	mov	w2, #0x10                  	// #16
  4037a8:	bl	402f9c <ferror@plt+0x15ac>
  4037ac:	ldp	x29, x30, [sp], #16
  4037b0:	ret
  4037b4:	stp	x29, x30, [sp, #-16]!
  4037b8:	mov	x29, sp
  4037bc:	mov	w2, #0xa                   	// #10
  4037c0:	bl	402f44 <ferror@plt+0x1554>
  4037c4:	ldp	x29, x30, [sp], #16
  4037c8:	ret
  4037cc:	stp	x29, x30, [sp, #-16]!
  4037d0:	mov	x29, sp
  4037d4:	mov	w2, #0x10                  	// #16
  4037d8:	bl	402f44 <ferror@plt+0x1554>
  4037dc:	ldp	x29, x30, [sp], #16
  4037e0:	ret
  4037e4:	stp	x29, x30, [sp, #-64]!
  4037e8:	mov	x29, sp
  4037ec:	stp	x19, x20, [sp, #16]
  4037f0:	str	x21, [sp, #32]
  4037f4:	mov	x19, x0
  4037f8:	mov	x21, x1
  4037fc:	str	xzr, [sp, #56]
  403800:	bl	401990 <__errno_location@plt>
  403804:	str	wzr, [x0]
  403808:	cbz	x19, 403818 <ferror@plt+0x1e28>
  40380c:	mov	x20, x0
  403810:	ldrsb	w0, [x19]
  403814:	cbnz	w0, 403834 <ferror@plt+0x1e44>
  403818:	mov	x3, x19
  40381c:	mov	x2, x21
  403820:	adrp	x1, 405000 <ferror@plt+0x3610>
  403824:	add	x1, x1, #0xce0
  403828:	adrp	x0, 417000 <ferror@plt+0x15610>
  40382c:	ldr	w0, [x0, #1024]
  403830:	bl	401950 <errx@plt>
  403834:	mov	w3, #0x0                   	// #0
  403838:	mov	w2, #0xa                   	// #10
  40383c:	add	x1, sp, #0x38
  403840:	mov	x0, x19
  403844:	bl	401750 <__strtol_internal@plt>
  403848:	ldr	w1, [x20]
  40384c:	cbnz	w1, 403878 <ferror@plt+0x1e88>
  403850:	ldr	x1, [sp, #56]
  403854:	cmp	x1, x19
  403858:	b.eq	403818 <ferror@plt+0x1e28>  // b.none
  40385c:	cbz	x1, 403868 <ferror@plt+0x1e78>
  403860:	ldrsb	w1, [x1]
  403864:	cbnz	w1, 403818 <ferror@plt+0x1e28>
  403868:	ldp	x19, x20, [sp, #16]
  40386c:	ldr	x21, [sp, #32]
  403870:	ldp	x29, x30, [sp], #64
  403874:	ret
  403878:	cmp	w1, #0x22
  40387c:	b.ne	403818 <ferror@plt+0x1e28>  // b.any
  403880:	mov	x3, x19
  403884:	mov	x2, x21
  403888:	adrp	x1, 405000 <ferror@plt+0x3610>
  40388c:	add	x1, x1, #0xce0
  403890:	adrp	x0, 417000 <ferror@plt+0x15610>
  403894:	ldr	w0, [x0, #1024]
  403898:	bl	4019d0 <err@plt>
  40389c:	stp	x29, x30, [sp, #-32]!
  4038a0:	mov	x29, sp
  4038a4:	stp	x19, x20, [sp, #16]
  4038a8:	mov	x20, x0
  4038ac:	mov	x19, x1
  4038b0:	bl	4037e4 <ferror@plt+0x1df4>
  4038b4:	mov	x2, #0x80000000            	// #2147483648
  4038b8:	add	x2, x0, x2
  4038bc:	mov	x1, #0xffffffff            	// #4294967295
  4038c0:	cmp	x2, x1
  4038c4:	b.hi	4038d4 <ferror@plt+0x1ee4>  // b.pmore
  4038c8:	ldp	x19, x20, [sp, #16]
  4038cc:	ldp	x29, x30, [sp], #32
  4038d0:	ret
  4038d4:	bl	401990 <__errno_location@plt>
  4038d8:	mov	w1, #0x22                  	// #34
  4038dc:	str	w1, [x0]
  4038e0:	mov	x3, x20
  4038e4:	mov	x2, x19
  4038e8:	adrp	x1, 405000 <ferror@plt+0x3610>
  4038ec:	add	x1, x1, #0xce0
  4038f0:	adrp	x0, 417000 <ferror@plt+0x15610>
  4038f4:	ldr	w0, [x0, #1024]
  4038f8:	bl	4019d0 <err@plt>
  4038fc:	stp	x29, x30, [sp, #-32]!
  403900:	mov	x29, sp
  403904:	stp	x19, x20, [sp, #16]
  403908:	mov	x20, x0
  40390c:	mov	x19, x1
  403910:	bl	40389c <ferror@plt+0x1eac>
  403914:	add	w2, w0, #0x8, lsl #12
  403918:	mov	w1, #0xffff                	// #65535
  40391c:	cmp	w2, w1
  403920:	b.hi	403930 <ferror@plt+0x1f40>  // b.pmore
  403924:	ldp	x19, x20, [sp, #16]
  403928:	ldp	x29, x30, [sp], #32
  40392c:	ret
  403930:	bl	401990 <__errno_location@plt>
  403934:	mov	w1, #0x22                  	// #34
  403938:	str	w1, [x0]
  40393c:	mov	x3, x20
  403940:	mov	x2, x19
  403944:	adrp	x1, 405000 <ferror@plt+0x3610>
  403948:	add	x1, x1, #0xce0
  40394c:	adrp	x0, 417000 <ferror@plt+0x15610>
  403950:	ldr	w0, [x0, #1024]
  403954:	bl	4019d0 <err@plt>
  403958:	stp	x29, x30, [sp, #-16]!
  40395c:	mov	x29, sp
  403960:	mov	w2, #0xa                   	// #10
  403964:	bl	402e88 <ferror@plt+0x1498>
  403968:	ldp	x29, x30, [sp], #16
  40396c:	ret
  403970:	stp	x29, x30, [sp, #-16]!
  403974:	mov	x29, sp
  403978:	mov	w2, #0x10                  	// #16
  40397c:	bl	402e88 <ferror@plt+0x1498>
  403980:	ldp	x29, x30, [sp], #16
  403984:	ret
  403988:	stp	x29, x30, [sp, #-64]!
  40398c:	mov	x29, sp
  403990:	stp	x19, x20, [sp, #16]
  403994:	str	x21, [sp, #32]
  403998:	mov	x19, x0
  40399c:	mov	x21, x1
  4039a0:	str	xzr, [sp, #56]
  4039a4:	bl	401990 <__errno_location@plt>
  4039a8:	str	wzr, [x0]
  4039ac:	cbz	x19, 4039bc <ferror@plt+0x1fcc>
  4039b0:	mov	x20, x0
  4039b4:	ldrsb	w0, [x19]
  4039b8:	cbnz	w0, 4039d8 <ferror@plt+0x1fe8>
  4039bc:	mov	x3, x19
  4039c0:	mov	x2, x21
  4039c4:	adrp	x1, 405000 <ferror@plt+0x3610>
  4039c8:	add	x1, x1, #0xce0
  4039cc:	adrp	x0, 417000 <ferror@plt+0x15610>
  4039d0:	ldr	w0, [x0, #1024]
  4039d4:	bl	401950 <errx@plt>
  4039d8:	add	x1, sp, #0x38
  4039dc:	mov	x0, x19
  4039e0:	bl	4016a0 <strtod@plt>
  4039e4:	ldr	w0, [x20]
  4039e8:	cbnz	w0, 403a14 <ferror@plt+0x2024>
  4039ec:	ldr	x0, [sp, #56]
  4039f0:	cmp	x0, x19
  4039f4:	b.eq	4039bc <ferror@plt+0x1fcc>  // b.none
  4039f8:	cbz	x0, 403a04 <ferror@plt+0x2014>
  4039fc:	ldrsb	w0, [x0]
  403a00:	cbnz	w0, 4039bc <ferror@plt+0x1fcc>
  403a04:	ldp	x19, x20, [sp, #16]
  403a08:	ldr	x21, [sp, #32]
  403a0c:	ldp	x29, x30, [sp], #64
  403a10:	ret
  403a14:	cmp	w0, #0x22
  403a18:	b.ne	4039bc <ferror@plt+0x1fcc>  // b.any
  403a1c:	mov	x3, x19
  403a20:	mov	x2, x21
  403a24:	adrp	x1, 405000 <ferror@plt+0x3610>
  403a28:	add	x1, x1, #0xce0
  403a2c:	adrp	x0, 417000 <ferror@plt+0x15610>
  403a30:	ldr	w0, [x0, #1024]
  403a34:	bl	4019d0 <err@plt>
  403a38:	stp	x29, x30, [sp, #-64]!
  403a3c:	mov	x29, sp
  403a40:	stp	x19, x20, [sp, #16]
  403a44:	str	x21, [sp, #32]
  403a48:	mov	x19, x0
  403a4c:	mov	x21, x1
  403a50:	str	xzr, [sp, #56]
  403a54:	bl	401990 <__errno_location@plt>
  403a58:	str	wzr, [x0]
  403a5c:	cbz	x19, 403a6c <ferror@plt+0x207c>
  403a60:	mov	x20, x0
  403a64:	ldrsb	w0, [x19]
  403a68:	cbnz	w0, 403a88 <ferror@plt+0x2098>
  403a6c:	mov	x3, x19
  403a70:	mov	x2, x21
  403a74:	adrp	x1, 405000 <ferror@plt+0x3610>
  403a78:	add	x1, x1, #0xce0
  403a7c:	adrp	x0, 417000 <ferror@plt+0x15610>
  403a80:	ldr	w0, [x0, #1024]
  403a84:	bl	401950 <errx@plt>
  403a88:	mov	w2, #0xa                   	// #10
  403a8c:	add	x1, sp, #0x38
  403a90:	mov	x0, x19
  403a94:	bl	401890 <strtol@plt>
  403a98:	ldr	w1, [x20]
  403a9c:	cbnz	w1, 403ac8 <ferror@plt+0x20d8>
  403aa0:	ldr	x1, [sp, #56]
  403aa4:	cmp	x1, x19
  403aa8:	b.eq	403a6c <ferror@plt+0x207c>  // b.none
  403aac:	cbz	x1, 403ab8 <ferror@plt+0x20c8>
  403ab0:	ldrsb	w1, [x1]
  403ab4:	cbnz	w1, 403a6c <ferror@plt+0x207c>
  403ab8:	ldp	x19, x20, [sp, #16]
  403abc:	ldr	x21, [sp, #32]
  403ac0:	ldp	x29, x30, [sp], #64
  403ac4:	ret
  403ac8:	cmp	w1, #0x22
  403acc:	b.ne	403a6c <ferror@plt+0x207c>  // b.any
  403ad0:	mov	x3, x19
  403ad4:	mov	x2, x21
  403ad8:	adrp	x1, 405000 <ferror@plt+0x3610>
  403adc:	add	x1, x1, #0xce0
  403ae0:	adrp	x0, 417000 <ferror@plt+0x15610>
  403ae4:	ldr	w0, [x0, #1024]
  403ae8:	bl	4019d0 <err@plt>
  403aec:	stp	x29, x30, [sp, #-64]!
  403af0:	mov	x29, sp
  403af4:	stp	x19, x20, [sp, #16]
  403af8:	str	x21, [sp, #32]
  403afc:	mov	x19, x0
  403b00:	mov	x21, x1
  403b04:	str	xzr, [sp, #56]
  403b08:	bl	401990 <__errno_location@plt>
  403b0c:	str	wzr, [x0]
  403b10:	cbz	x19, 403b20 <ferror@plt+0x2130>
  403b14:	mov	x20, x0
  403b18:	ldrsb	w0, [x19]
  403b1c:	cbnz	w0, 403b3c <ferror@plt+0x214c>
  403b20:	mov	x3, x19
  403b24:	mov	x2, x21
  403b28:	adrp	x1, 405000 <ferror@plt+0x3610>
  403b2c:	add	x1, x1, #0xce0
  403b30:	adrp	x0, 417000 <ferror@plt+0x15610>
  403b34:	ldr	w0, [x0, #1024]
  403b38:	bl	401950 <errx@plt>
  403b3c:	mov	w2, #0xa                   	// #10
  403b40:	add	x1, sp, #0x38
  403b44:	mov	x0, x19
  403b48:	bl	401640 <strtoul@plt>
  403b4c:	ldr	w1, [x20]
  403b50:	cbnz	w1, 403b7c <ferror@plt+0x218c>
  403b54:	ldr	x1, [sp, #56]
  403b58:	cmp	x1, x19
  403b5c:	b.eq	403b20 <ferror@plt+0x2130>  // b.none
  403b60:	cbz	x1, 403b6c <ferror@plt+0x217c>
  403b64:	ldrsb	w1, [x1]
  403b68:	cbnz	w1, 403b20 <ferror@plt+0x2130>
  403b6c:	ldp	x19, x20, [sp, #16]
  403b70:	ldr	x21, [sp, #32]
  403b74:	ldp	x29, x30, [sp], #64
  403b78:	ret
  403b7c:	cmp	w1, #0x22
  403b80:	b.ne	403b20 <ferror@plt+0x2130>  // b.any
  403b84:	mov	x3, x19
  403b88:	mov	x2, x21
  403b8c:	adrp	x1, 405000 <ferror@plt+0x3610>
  403b90:	add	x1, x1, #0xce0
  403b94:	adrp	x0, 417000 <ferror@plt+0x15610>
  403b98:	ldr	w0, [x0, #1024]
  403b9c:	bl	4019d0 <err@plt>
  403ba0:	stp	x29, x30, [sp, #-48]!
  403ba4:	mov	x29, sp
  403ba8:	stp	x19, x20, [sp, #16]
  403bac:	mov	x20, x0
  403bb0:	mov	x19, x1
  403bb4:	add	x1, sp, #0x28
  403bb8:	bl	4034fc <ferror@plt+0x1b0c>
  403bbc:	cbz	w0, 403be8 <ferror@plt+0x21f8>
  403bc0:	bl	401990 <__errno_location@plt>
  403bc4:	ldr	w0, [x0]
  403bc8:	cbz	w0, 403bf8 <ferror@plt+0x2208>
  403bcc:	mov	x3, x20
  403bd0:	mov	x2, x19
  403bd4:	adrp	x1, 405000 <ferror@plt+0x3610>
  403bd8:	add	x1, x1, #0xce0
  403bdc:	adrp	x0, 417000 <ferror@plt+0x15610>
  403be0:	ldr	w0, [x0, #1024]
  403be4:	bl	4019d0 <err@plt>
  403be8:	ldr	x0, [sp, #40]
  403bec:	ldp	x19, x20, [sp, #16]
  403bf0:	ldp	x29, x30, [sp], #48
  403bf4:	ret
  403bf8:	mov	x3, x20
  403bfc:	mov	x2, x19
  403c00:	adrp	x1, 405000 <ferror@plt+0x3610>
  403c04:	add	x1, x1, #0xce0
  403c08:	adrp	x0, 417000 <ferror@plt+0x15610>
  403c0c:	ldr	w0, [x0, #1024]
  403c10:	bl	401950 <errx@plt>
  403c14:	stp	x29, x30, [sp, #-32]!
  403c18:	mov	x29, sp
  403c1c:	str	x19, [sp, #16]
  403c20:	mov	x19, x1
  403c24:	mov	x1, x2
  403c28:	bl	403988 <ferror@plt+0x1f98>
  403c2c:	fcvtzs	d1, d0
  403c30:	str	d1, [x19]
  403c34:	scvtf	d1, d1
  403c38:	fsub	d0, d0, d1
  403c3c:	mov	x0, #0x848000000000        	// #145685290680320
  403c40:	movk	x0, #0x412e, lsl #48
  403c44:	fmov	d1, x0
  403c48:	fmul	d0, d0, d1
  403c4c:	fcvtzs	d0, d0
  403c50:	str	d0, [x19, #8]
  403c54:	ldr	x19, [sp, #16]
  403c58:	ldp	x29, x30, [sp], #32
  403c5c:	ret
  403c60:	mov	w2, w0
  403c64:	mov	x0, x1
  403c68:	and	w1, w2, #0xf000
  403c6c:	cmp	w1, #0x4, lsl #12
  403c70:	b.eq	403cb8 <ferror@plt+0x22c8>  // b.none
  403c74:	cmp	w1, #0xa, lsl #12
  403c78:	b.eq	403de4 <ferror@plt+0x23f4>  // b.none
  403c7c:	cmp	w1, #0x2, lsl #12
  403c80:	b.eq	403df4 <ferror@plt+0x2404>  // b.none
  403c84:	cmp	w1, #0x6, lsl #12
  403c88:	b.eq	403e04 <ferror@plt+0x2414>  // b.none
  403c8c:	cmp	w1, #0xc, lsl #12
  403c90:	b.eq	403e14 <ferror@plt+0x2424>  // b.none
  403c94:	cmp	w1, #0x1, lsl #12
  403c98:	b.eq	403e24 <ferror@plt+0x2434>  // b.none
  403c9c:	mov	w3, #0x0                   	// #0
  403ca0:	cmp	w1, #0x8, lsl #12
  403ca4:	b.ne	403cc4 <ferror@plt+0x22d4>  // b.any
  403ca8:	mov	w1, #0x2d                  	// #45
  403cac:	strb	w1, [x0]
  403cb0:	mov	w3, #0x1                   	// #1
  403cb4:	b	403cc4 <ferror@plt+0x22d4>
  403cb8:	mov	w1, #0x64                  	// #100
  403cbc:	strb	w1, [x0]
  403cc0:	mov	w3, #0x1                   	// #1
  403cc4:	tst	x2, #0x100
  403cc8:	mov	w1, #0x72                  	// #114
  403ccc:	mov	w4, #0x2d                  	// #45
  403cd0:	csel	w1, w1, w4, ne  // ne = any
  403cd4:	add	w4, w3, #0x1
  403cd8:	and	x5, x3, #0xffff
  403cdc:	strb	w1, [x0, x5]
  403ce0:	tst	x2, #0x80
  403ce4:	mov	w5, #0x77                  	// #119
  403ce8:	mov	w1, #0x2d                  	// #45
  403cec:	csel	w5, w5, w1, ne  // ne = any
  403cf0:	add	w1, w3, #0x2
  403cf4:	and	w1, w1, #0xffff
  403cf8:	and	x4, x4, #0x3
  403cfc:	strb	w5, [x0, x4]
  403d00:	tbz	w2, #11, 403e34 <ferror@plt+0x2444>
  403d04:	tst	x2, #0x40
  403d08:	mov	w5, #0x73                  	// #115
  403d0c:	mov	w4, #0x53                  	// #83
  403d10:	csel	w5, w5, w4, ne  // ne = any
  403d14:	add	w4, w3, #0x3
  403d18:	and	x1, x1, #0xffff
  403d1c:	strb	w5, [x0, x1]
  403d20:	tst	x2, #0x20
  403d24:	mov	w5, #0x72                  	// #114
  403d28:	mov	w1, #0x2d                  	// #45
  403d2c:	csel	w5, w5, w1, ne  // ne = any
  403d30:	add	w1, w3, #0x4
  403d34:	and	x4, x4, #0x7
  403d38:	strb	w5, [x0, x4]
  403d3c:	tst	x2, #0x10
  403d40:	mov	w5, #0x77                  	// #119
  403d44:	mov	w4, #0x2d                  	// #45
  403d48:	csel	w5, w5, w4, ne  // ne = any
  403d4c:	add	w4, w3, #0x5
  403d50:	and	w4, w4, #0xffff
  403d54:	and	x1, x1, #0xf
  403d58:	strb	w5, [x0, x1]
  403d5c:	tbz	w2, #10, 403e48 <ferror@plt+0x2458>
  403d60:	tst	x2, #0x8
  403d64:	mov	w5, #0x73                  	// #115
  403d68:	mov	w1, #0x53                  	// #83
  403d6c:	csel	w5, w5, w1, ne  // ne = any
  403d70:	add	w1, w3, #0x6
  403d74:	and	x4, x4, #0xffff
  403d78:	strb	w5, [x0, x4]
  403d7c:	tst	x2, #0x4
  403d80:	mov	w5, #0x72                  	// #114
  403d84:	mov	w4, #0x2d                  	// #45
  403d88:	csel	w5, w5, w4, ne  // ne = any
  403d8c:	add	w4, w3, #0x7
  403d90:	and	x1, x1, #0xf
  403d94:	strb	w5, [x0, x1]
  403d98:	tst	x2, #0x2
  403d9c:	mov	w5, #0x77                  	// #119
  403da0:	mov	w1, #0x2d                  	// #45
  403da4:	csel	w5, w5, w1, ne  // ne = any
  403da8:	add	w1, w3, #0x8
  403dac:	and	w1, w1, #0xffff
  403db0:	and	x4, x4, #0xf
  403db4:	strb	w5, [x0, x4]
  403db8:	tbz	w2, #9, 403e5c <ferror@plt+0x246c>
  403dbc:	tst	x2, #0x1
  403dc0:	mov	w2, #0x74                  	// #116
  403dc4:	mov	w4, #0x54                  	// #84
  403dc8:	csel	w2, w2, w4, ne  // ne = any
  403dcc:	and	x1, x1, #0xffff
  403dd0:	strb	w2, [x0, x1]
  403dd4:	add	w3, w3, #0x9
  403dd8:	and	x3, x3, #0xffff
  403ddc:	strb	wzr, [x0, x3]
  403de0:	ret
  403de4:	mov	w1, #0x6c                  	// #108
  403de8:	strb	w1, [x0]
  403dec:	mov	w3, #0x1                   	// #1
  403df0:	b	403cc4 <ferror@plt+0x22d4>
  403df4:	mov	w1, #0x63                  	// #99
  403df8:	strb	w1, [x0]
  403dfc:	mov	w3, #0x1                   	// #1
  403e00:	b	403cc4 <ferror@plt+0x22d4>
  403e04:	mov	w1, #0x62                  	// #98
  403e08:	strb	w1, [x0]
  403e0c:	mov	w3, #0x1                   	// #1
  403e10:	b	403cc4 <ferror@plt+0x22d4>
  403e14:	mov	w1, #0x73                  	// #115
  403e18:	strb	w1, [x0]
  403e1c:	mov	w3, #0x1                   	// #1
  403e20:	b	403cc4 <ferror@plt+0x22d4>
  403e24:	mov	w1, #0x70                  	// #112
  403e28:	strb	w1, [x0]
  403e2c:	mov	w3, #0x1                   	// #1
  403e30:	b	403cc4 <ferror@plt+0x22d4>
  403e34:	tst	x2, #0x40
  403e38:	mov	w5, #0x78                  	// #120
  403e3c:	mov	w4, #0x2d                  	// #45
  403e40:	csel	w5, w5, w4, ne  // ne = any
  403e44:	b	403d14 <ferror@plt+0x2324>
  403e48:	tst	x2, #0x8
  403e4c:	mov	w5, #0x78                  	// #120
  403e50:	mov	w1, #0x2d                  	// #45
  403e54:	csel	w5, w5, w1, ne  // ne = any
  403e58:	b	403d70 <ferror@plt+0x2380>
  403e5c:	tst	x2, #0x1
  403e60:	mov	w2, #0x78                  	// #120
  403e64:	mov	w4, #0x2d                  	// #45
  403e68:	csel	w2, w2, w4, ne  // ne = any
  403e6c:	b	403dcc <ferror@plt+0x23dc>
  403e70:	stp	x29, x30, [sp, #-80]!
  403e74:	mov	x29, sp
  403e78:	stp	x19, x20, [sp, #16]
  403e7c:	add	x5, sp, #0x28
  403e80:	tbz	w0, #1, 403e90 <ferror@plt+0x24a0>
  403e84:	mov	w2, #0x20                  	// #32
  403e88:	strb	w2, [sp, #40]
  403e8c:	add	x5, sp, #0x29
  403e90:	cmp	x1, #0x3ff
  403e94:	b.ls	404024 <ferror@plt+0x2634>  // b.plast
  403e98:	mov	x2, #0xfffff               	// #1048575
  403e9c:	cmp	x1, x2
  403ea0:	b.ls	403f3c <ferror@plt+0x254c>  // b.plast
  403ea4:	mov	x2, #0x3fffffff            	// #1073741823
  403ea8:	cmp	x1, x2
  403eac:	b.ls	403f44 <ferror@plt+0x2554>  // b.plast
  403eb0:	mov	x2, #0xffffffffff          	// #1099511627775
  403eb4:	cmp	x1, x2
  403eb8:	b.ls	403f4c <ferror@plt+0x255c>  // b.plast
  403ebc:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403ec0:	cmp	x1, x2
  403ec4:	b.ls	403f54 <ferror@plt+0x2564>  // b.plast
  403ec8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403ecc:	cmp	x1, x2
  403ed0:	mov	w19, #0x3c                  	// #60
  403ed4:	mov	w2, #0x46                  	// #70
  403ed8:	csel	w19, w19, w2, ls  // ls = plast
  403edc:	sub	w4, w19, #0xa
  403ee0:	mov	w3, #0x6667                	// #26215
  403ee4:	movk	w3, #0x6666, lsl #16
  403ee8:	smull	x3, w4, w3
  403eec:	asr	x3, x3, #34
  403ef0:	sub	w3, w3, w4, asr #31
  403ef4:	adrp	x2, 405000 <ferror@plt+0x3610>
  403ef8:	add	x2, x2, #0xd18
  403efc:	ldrsb	w3, [x2, w3, sxtw]
  403f00:	lsr	x20, x1, x4
  403f04:	mov	x2, #0xffffffffffffffff    	// #-1
  403f08:	lsl	x2, x2, x4
  403f0c:	bic	x1, x1, x2
  403f10:	strb	w3, [x5]
  403f14:	and	w2, w0, #0x1
  403f18:	cmp	w3, #0x42
  403f1c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403f20:	b.eq	404038 <ferror@plt+0x2648>  // b.none
  403f24:	mov	w2, #0x69                  	// #105
  403f28:	strb	w2, [x5, #1]
  403f2c:	add	x2, x5, #0x3
  403f30:	mov	w3, #0x42                  	// #66
  403f34:	strb	w3, [x5, #2]
  403f38:	b	40403c <ferror@plt+0x264c>
  403f3c:	mov	w19, #0x14                  	// #20
  403f40:	b	403edc <ferror@plt+0x24ec>
  403f44:	mov	w19, #0x1e                  	// #30
  403f48:	b	403edc <ferror@plt+0x24ec>
  403f4c:	mov	w19, #0x28                  	// #40
  403f50:	b	403edc <ferror@plt+0x24ec>
  403f54:	mov	w19, #0x32                  	// #50
  403f58:	b	403edc <ferror@plt+0x24ec>
  403f5c:	sub	w19, w19, #0x14
  403f60:	lsr	x19, x1, x19
  403f64:	add	x19, x19, #0x32
  403f68:	lsr	x19, x19, #2
  403f6c:	mov	x0, #0xf5c3                	// #62915
  403f70:	movk	x0, #0x5c28, lsl #16
  403f74:	movk	x0, #0xc28f, lsl #32
  403f78:	movk	x0, #0x28f5, lsl #48
  403f7c:	umulh	x19, x19, x0
  403f80:	lsr	x19, x19, #2
  403f84:	cmp	x19, #0xa
  403f88:	b.eq	403fd8 <ferror@plt+0x25e8>  // b.none
  403f8c:	cbz	x19, 403fdc <ferror@plt+0x25ec>
  403f90:	bl	401710 <localeconv@plt>
  403f94:	cbz	x0, 40400c <ferror@plt+0x261c>
  403f98:	ldr	x4, [x0]
  403f9c:	cbz	x4, 404018 <ferror@plt+0x2628>
  403fa0:	ldrsb	w1, [x4]
  403fa4:	adrp	x0, 405000 <ferror@plt+0x3610>
  403fa8:	add	x0, x0, #0xd10
  403fac:	cmp	w1, #0x0
  403fb0:	csel	x4, x0, x4, eq  // eq = none
  403fb4:	add	x6, sp, #0x28
  403fb8:	mov	x5, x19
  403fbc:	mov	w3, w20
  403fc0:	adrp	x2, 405000 <ferror@plt+0x3610>
  403fc4:	add	x2, x2, #0xd20
  403fc8:	mov	x1, #0x20                  	// #32
  403fcc:	add	x0, sp, #0x30
  403fd0:	bl	401700 <snprintf@plt>
  403fd4:	b	403ff8 <ferror@plt+0x2608>
  403fd8:	add	w20, w20, #0x1
  403fdc:	add	x4, sp, #0x28
  403fe0:	mov	w3, w20
  403fe4:	adrp	x2, 405000 <ferror@plt+0x3610>
  403fe8:	add	x2, x2, #0xd30
  403fec:	mov	x1, #0x20                  	// #32
  403ff0:	add	x0, sp, #0x30
  403ff4:	bl	401700 <snprintf@plt>
  403ff8:	add	x0, sp, #0x30
  403ffc:	bl	4017d0 <strdup@plt>
  404000:	ldp	x19, x20, [sp, #16]
  404004:	ldp	x29, x30, [sp], #80
  404008:	ret
  40400c:	adrp	x4, 405000 <ferror@plt+0x3610>
  404010:	add	x4, x4, #0xd10
  404014:	b	403fb4 <ferror@plt+0x25c4>
  404018:	adrp	x4, 405000 <ferror@plt+0x3610>
  40401c:	add	x4, x4, #0xd10
  404020:	b	403fb4 <ferror@plt+0x25c4>
  404024:	mov	w20, w1
  404028:	mov	w1, #0x42                  	// #66
  40402c:	strb	w1, [x5]
  404030:	mov	w19, #0xa                   	// #10
  404034:	mov	x1, #0x0                   	// #0
  404038:	add	x2, x5, #0x1
  40403c:	strb	wzr, [x2]
  404040:	cbz	x1, 403fdc <ferror@plt+0x25ec>
  404044:	tbz	w0, #2, 403f5c <ferror@plt+0x256c>
  404048:	sub	w19, w19, #0x14
  40404c:	lsr	x19, x1, x19
  404050:	add	x19, x19, #0x5
  404054:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404058:	movk	x0, #0xcccd
  40405c:	umulh	x19, x19, x0
  404060:	lsr	x19, x19, #3
  404064:	umulh	x0, x19, x0
  404068:	lsr	x0, x0, #3
  40406c:	add	x0, x0, x0, lsl #2
  404070:	cmp	x19, x0, lsl #1
  404074:	b.ne	403f8c <ferror@plt+0x259c>  // b.any
  404078:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40407c:	movk	x0, #0xcccd
  404080:	umulh	x19, x19, x0
  404084:	lsr	x19, x19, #3
  404088:	b	403f8c <ferror@plt+0x259c>
  40408c:	cbz	x0, 40416c <ferror@plt+0x277c>
  404090:	stp	x29, x30, [sp, #-64]!
  404094:	mov	x29, sp
  404098:	stp	x19, x20, [sp, #16]
  40409c:	stp	x21, x22, [sp, #32]
  4040a0:	stp	x23, x24, [sp, #48]
  4040a4:	mov	x19, x0
  4040a8:	mov	x24, x1
  4040ac:	mov	x22, x2
  4040b0:	mov	x23, x3
  4040b4:	ldrsb	w4, [x0]
  4040b8:	cbz	w4, 404174 <ferror@plt+0x2784>
  4040bc:	cmp	x1, #0x0
  4040c0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4040c4:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4040c8:	b.eq	40417c <ferror@plt+0x278c>  // b.none
  4040cc:	mov	x21, #0x0                   	// #0
  4040d0:	mov	x0, #0x0                   	// #0
  4040d4:	b	40412c <ferror@plt+0x273c>
  4040d8:	ldrsb	w1, [x19, #1]
  4040dc:	mov	x20, x19
  4040e0:	cbnz	w1, 4040e8 <ferror@plt+0x26f8>
  4040e4:	add	x20, x19, #0x1
  4040e8:	cmp	x0, #0x0
  4040ec:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4040f0:	b.eq	404124 <ferror@plt+0x2734>  // b.none
  4040f4:	cmp	x0, x20
  4040f8:	b.cs	40418c <ferror@plt+0x279c>  // b.hs, b.nlast
  4040fc:	sub	x1, x20, x0
  404100:	blr	x23
  404104:	cmn	w0, #0x1
  404108:	b.eq	404158 <ferror@plt+0x2768>  // b.none
  40410c:	add	x1, x21, #0x1
  404110:	str	w0, [x24, x21, lsl #2]
  404114:	ldrsb	w0, [x20]
  404118:	cbz	w0, 404150 <ferror@plt+0x2760>
  40411c:	mov	x21, x1
  404120:	mov	x0, #0x0                   	// #0
  404124:	ldrsb	w4, [x19, #1]!
  404128:	cbz	w4, 404154 <ferror@plt+0x2764>
  40412c:	cmp	x22, x21
  404130:	b.ls	404184 <ferror@plt+0x2794>  // b.plast
  404134:	cmp	x0, #0x0
  404138:	csel	x0, x0, x19, ne  // ne = any
  40413c:	cmp	w4, #0x2c
  404140:	b.eq	4040d8 <ferror@plt+0x26e8>  // b.none
  404144:	ldrsb	w1, [x19, #1]
  404148:	cbz	w1, 4040e4 <ferror@plt+0x26f4>
  40414c:	b	404124 <ferror@plt+0x2734>
  404150:	mov	x21, x1
  404154:	mov	w0, w21
  404158:	ldp	x19, x20, [sp, #16]
  40415c:	ldp	x21, x22, [sp, #32]
  404160:	ldp	x23, x24, [sp, #48]
  404164:	ldp	x29, x30, [sp], #64
  404168:	ret
  40416c:	mov	w0, #0xffffffff            	// #-1
  404170:	ret
  404174:	mov	w0, #0xffffffff            	// #-1
  404178:	b	404158 <ferror@plt+0x2768>
  40417c:	mov	w0, #0xffffffff            	// #-1
  404180:	b	404158 <ferror@plt+0x2768>
  404184:	mov	w0, #0xfffffffe            	// #-2
  404188:	b	404158 <ferror@plt+0x2768>
  40418c:	mov	w0, #0xffffffff            	// #-1
  404190:	b	404158 <ferror@plt+0x2768>
  404194:	cbz	x0, 40420c <ferror@plt+0x281c>
  404198:	stp	x29, x30, [sp, #-32]!
  40419c:	mov	x29, sp
  4041a0:	str	x19, [sp, #16]
  4041a4:	mov	x19, x3
  4041a8:	mov	x3, x4
  4041ac:	ldrsb	w4, [x0]
  4041b0:	cmp	x19, #0x0
  4041b4:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4041b8:	b.eq	404214 <ferror@plt+0x2824>  // b.none
  4041bc:	ldr	x5, [x19]
  4041c0:	cmp	x5, x2
  4041c4:	b.hi	40421c <ferror@plt+0x282c>  // b.pmore
  4041c8:	cmp	w4, #0x2b
  4041cc:	b.eq	404204 <ferror@plt+0x2814>  // b.none
  4041d0:	str	xzr, [x19]
  4041d4:	ldr	x4, [x19]
  4041d8:	sub	x2, x2, x4
  4041dc:	add	x1, x1, x4, lsl #2
  4041e0:	bl	40408c <ferror@plt+0x269c>
  4041e4:	cmp	w0, #0x0
  4041e8:	b.le	4041f8 <ferror@plt+0x2808>
  4041ec:	ldr	x1, [x19]
  4041f0:	add	x1, x1, w0, sxtw
  4041f4:	str	x1, [x19]
  4041f8:	ldr	x19, [sp, #16]
  4041fc:	ldp	x29, x30, [sp], #32
  404200:	ret
  404204:	add	x0, x0, #0x1
  404208:	b	4041d4 <ferror@plt+0x27e4>
  40420c:	mov	w0, #0xffffffff            	// #-1
  404210:	ret
  404214:	mov	w0, #0xffffffff            	// #-1
  404218:	b	4041f8 <ferror@plt+0x2808>
  40421c:	mov	w0, #0xffffffff            	// #-1
  404220:	b	4041f8 <ferror@plt+0x2808>
  404224:	cmp	x2, #0x0
  404228:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40422c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404230:	b.eq	40430c <ferror@plt+0x291c>  // b.none
  404234:	stp	x29, x30, [sp, #-64]!
  404238:	mov	x29, sp
  40423c:	stp	x19, x20, [sp, #16]
  404240:	stp	x21, x22, [sp, #32]
  404244:	str	x23, [sp, #48]
  404248:	mov	x19, x0
  40424c:	mov	x21, x1
  404250:	mov	x22, x2
  404254:	mov	x0, #0x0                   	// #0
  404258:	mov	w23, #0x1                   	// #1
  40425c:	b	4042d0 <ferror@plt+0x28e0>
  404260:	ldrsb	w1, [x19, #1]
  404264:	mov	x20, x19
  404268:	cbnz	w1, 404270 <ferror@plt+0x2880>
  40426c:	add	x20, x19, #0x1
  404270:	cmp	x0, #0x0
  404274:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404278:	b.eq	4042cc <ferror@plt+0x28dc>  // b.none
  40427c:	cmp	x0, x20
  404280:	b.cs	404314 <ferror@plt+0x2924>  // b.hs, b.nlast
  404284:	sub	x1, x20, x0
  404288:	blr	x22
  40428c:	tbnz	w0, #31, 4042f8 <ferror@plt+0x2908>
  404290:	add	w1, w0, #0x7
  404294:	cmp	w0, #0x0
  404298:	csel	w1, w1, w0, lt  // lt = tstop
  40429c:	asr	w1, w1, #3
  4042a0:	negs	w3, w0
  4042a4:	and	w0, w0, #0x7
  4042a8:	and	w3, w3, #0x7
  4042ac:	csneg	w0, w0, w3, mi  // mi = first
  4042b0:	lsl	w3, w23, w0
  4042b4:	ldrb	w0, [x21, w1, sxtw]
  4042b8:	orr	w3, w3, w0
  4042bc:	strb	w3, [x21, w1, sxtw]
  4042c0:	ldrsb	w0, [x20]
  4042c4:	cbz	w0, 40431c <ferror@plt+0x292c>
  4042c8:	mov	x0, #0x0                   	// #0
  4042cc:	add	x19, x19, #0x1
  4042d0:	ldrsb	w1, [x19]
  4042d4:	cbz	w1, 4042f4 <ferror@plt+0x2904>
  4042d8:	cmp	x0, #0x0
  4042dc:	csel	x0, x0, x19, ne  // ne = any
  4042e0:	cmp	w1, #0x2c
  4042e4:	b.eq	404260 <ferror@plt+0x2870>  // b.none
  4042e8:	ldrsb	w1, [x19, #1]
  4042ec:	cbz	w1, 40426c <ferror@plt+0x287c>
  4042f0:	b	4042cc <ferror@plt+0x28dc>
  4042f4:	mov	w0, #0x0                   	// #0
  4042f8:	ldp	x19, x20, [sp, #16]
  4042fc:	ldp	x21, x22, [sp, #32]
  404300:	ldr	x23, [sp, #48]
  404304:	ldp	x29, x30, [sp], #64
  404308:	ret
  40430c:	mov	w0, #0xffffffea            	// #-22
  404310:	ret
  404314:	mov	w0, #0xffffffff            	// #-1
  404318:	b	4042f8 <ferror@plt+0x2908>
  40431c:	mov	w0, #0x0                   	// #0
  404320:	b	4042f8 <ferror@plt+0x2908>
  404324:	cmp	x2, #0x0
  404328:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40432c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404330:	b.eq	4043dc <ferror@plt+0x29ec>  // b.none
  404334:	stp	x29, x30, [sp, #-48]!
  404338:	mov	x29, sp
  40433c:	stp	x19, x20, [sp, #16]
  404340:	stp	x21, x22, [sp, #32]
  404344:	mov	x19, x0
  404348:	mov	x21, x1
  40434c:	mov	x22, x2
  404350:	mov	x0, #0x0                   	// #0
  404354:	b	4043a4 <ferror@plt+0x29b4>
  404358:	ldrsb	w1, [x19, #1]
  40435c:	mov	x20, x19
  404360:	cbnz	w1, 404368 <ferror@plt+0x2978>
  404364:	add	x20, x19, #0x1
  404368:	cmp	x0, #0x0
  40436c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404370:	b.eq	4043a0 <ferror@plt+0x29b0>  // b.none
  404374:	cmp	x0, x20
  404378:	b.cs	4043e4 <ferror@plt+0x29f4>  // b.hs, b.nlast
  40437c:	sub	x1, x20, x0
  404380:	blr	x22
  404384:	tbnz	x0, #63, 4043cc <ferror@plt+0x29dc>
  404388:	ldr	x3, [x21]
  40438c:	orr	x0, x3, x0
  404390:	str	x0, [x21]
  404394:	ldrsb	w0, [x20]
  404398:	cbz	w0, 4043ec <ferror@plt+0x29fc>
  40439c:	mov	x0, #0x0                   	// #0
  4043a0:	add	x19, x19, #0x1
  4043a4:	ldrsb	w3, [x19]
  4043a8:	cbz	w3, 4043c8 <ferror@plt+0x29d8>
  4043ac:	cmp	x0, #0x0
  4043b0:	csel	x0, x0, x19, ne  // ne = any
  4043b4:	cmp	w3, #0x2c
  4043b8:	b.eq	404358 <ferror@plt+0x2968>  // b.none
  4043bc:	ldrsb	w1, [x19, #1]
  4043c0:	cbz	w1, 404364 <ferror@plt+0x2974>
  4043c4:	b	4043a0 <ferror@plt+0x29b0>
  4043c8:	mov	w0, #0x0                   	// #0
  4043cc:	ldp	x19, x20, [sp, #16]
  4043d0:	ldp	x21, x22, [sp, #32]
  4043d4:	ldp	x29, x30, [sp], #48
  4043d8:	ret
  4043dc:	mov	w0, #0xffffffea            	// #-22
  4043e0:	ret
  4043e4:	mov	w0, #0xffffffff            	// #-1
  4043e8:	b	4043cc <ferror@plt+0x29dc>
  4043ec:	mov	w0, #0x0                   	// #0
  4043f0:	b	4043cc <ferror@plt+0x29dc>
  4043f4:	stp	x29, x30, [sp, #-80]!
  4043f8:	mov	x29, sp
  4043fc:	str	xzr, [sp, #72]
  404400:	cbz	x0, 40454c <ferror@plt+0x2b5c>
  404404:	stp	x19, x20, [sp, #16]
  404408:	stp	x21, x22, [sp, #32]
  40440c:	str	x23, [sp, #48]
  404410:	mov	x19, x0
  404414:	mov	x23, x1
  404418:	mov	x20, x2
  40441c:	mov	w21, w3
  404420:	str	w3, [x1]
  404424:	str	w3, [x2]
  404428:	bl	401990 <__errno_location@plt>
  40442c:	mov	x22, x0
  404430:	str	wzr, [x0]
  404434:	ldrsb	w0, [x19]
  404438:	cmp	w0, #0x3a
  40443c:	b.eq	404498 <ferror@plt+0x2aa8>  // b.none
  404440:	mov	w2, #0xa                   	// #10
  404444:	add	x1, sp, #0x48
  404448:	mov	x0, x19
  40444c:	bl	401890 <strtol@plt>
  404450:	str	w0, [x23]
  404454:	str	w0, [x20]
  404458:	ldr	w0, [x22]
  40445c:	cbnz	w0, 40457c <ferror@plt+0x2b8c>
  404460:	ldr	x1, [sp, #72]
  404464:	cmp	x1, #0x0
  404468:	ccmp	x1, x19, #0x4, ne  // ne = any
  40446c:	b.eq	404590 <ferror@plt+0x2ba0>  // b.none
  404470:	ldrsb	w2, [x1]
  404474:	cmp	w2, #0x3a
  404478:	b.eq	4044e0 <ferror@plt+0x2af0>  // b.none
  40447c:	cmp	w2, #0x2d
  404480:	b.eq	4044fc <ferror@plt+0x2b0c>  // b.none
  404484:	ldp	x19, x20, [sp, #16]
  404488:	ldp	x21, x22, [sp, #32]
  40448c:	ldr	x23, [sp, #48]
  404490:	ldp	x29, x30, [sp], #80
  404494:	ret
  404498:	add	x19, x19, #0x1
  40449c:	mov	w2, #0xa                   	// #10
  4044a0:	add	x1, sp, #0x48
  4044a4:	mov	x0, x19
  4044a8:	bl	401890 <strtol@plt>
  4044ac:	str	w0, [x20]
  4044b0:	ldr	w0, [x22]
  4044b4:	cbnz	w0, 404554 <ferror@plt+0x2b64>
  4044b8:	ldr	x0, [sp, #72]
  4044bc:	cbz	x0, 404568 <ferror@plt+0x2b78>
  4044c0:	ldrsb	w1, [x0]
  4044c4:	cmp	w1, #0x0
  4044c8:	ccmp	x0, x19, #0x4, eq  // eq = none
  4044cc:	csetm	w0, eq  // eq = none
  4044d0:	ldp	x19, x20, [sp, #16]
  4044d4:	ldp	x21, x22, [sp, #32]
  4044d8:	ldr	x23, [sp, #48]
  4044dc:	b	404490 <ferror@plt+0x2aa0>
  4044e0:	ldrsb	w2, [x1, #1]
  4044e4:	cbnz	w2, 4044fc <ferror@plt+0x2b0c>
  4044e8:	str	w21, [x20]
  4044ec:	ldp	x19, x20, [sp, #16]
  4044f0:	ldp	x21, x22, [sp, #32]
  4044f4:	ldr	x23, [sp, #48]
  4044f8:	b	404490 <ferror@plt+0x2aa0>
  4044fc:	add	x19, x1, #0x1
  404500:	str	xzr, [sp, #72]
  404504:	str	wzr, [x22]
  404508:	mov	w2, #0xa                   	// #10
  40450c:	add	x1, sp, #0x48
  404510:	mov	x0, x19
  404514:	bl	401890 <strtol@plt>
  404518:	str	w0, [x20]
  40451c:	ldr	w0, [x22]
  404520:	cbnz	w0, 4045a4 <ferror@plt+0x2bb4>
  404524:	ldr	x0, [sp, #72]
  404528:	cbz	x0, 4045b8 <ferror@plt+0x2bc8>
  40452c:	ldrsb	w1, [x0]
  404530:	cmp	w1, #0x0
  404534:	ccmp	x0, x19, #0x4, eq  // eq = none
  404538:	csetm	w0, eq  // eq = none
  40453c:	ldp	x19, x20, [sp, #16]
  404540:	ldp	x21, x22, [sp, #32]
  404544:	ldr	x23, [sp, #48]
  404548:	b	404490 <ferror@plt+0x2aa0>
  40454c:	mov	w0, #0x0                   	// #0
  404550:	b	404490 <ferror@plt+0x2aa0>
  404554:	mov	w0, #0xffffffff            	// #-1
  404558:	ldp	x19, x20, [sp, #16]
  40455c:	ldp	x21, x22, [sp, #32]
  404560:	ldr	x23, [sp, #48]
  404564:	b	404490 <ferror@plt+0x2aa0>
  404568:	mov	w0, #0xffffffff            	// #-1
  40456c:	ldp	x19, x20, [sp, #16]
  404570:	ldp	x21, x22, [sp, #32]
  404574:	ldr	x23, [sp, #48]
  404578:	b	404490 <ferror@plt+0x2aa0>
  40457c:	mov	w0, #0xffffffff            	// #-1
  404580:	ldp	x19, x20, [sp, #16]
  404584:	ldp	x21, x22, [sp, #32]
  404588:	ldr	x23, [sp, #48]
  40458c:	b	404490 <ferror@plt+0x2aa0>
  404590:	mov	w0, #0xffffffff            	// #-1
  404594:	ldp	x19, x20, [sp, #16]
  404598:	ldp	x21, x22, [sp, #32]
  40459c:	ldr	x23, [sp, #48]
  4045a0:	b	404490 <ferror@plt+0x2aa0>
  4045a4:	mov	w0, #0xffffffff            	// #-1
  4045a8:	ldp	x19, x20, [sp, #16]
  4045ac:	ldp	x21, x22, [sp, #32]
  4045b0:	ldr	x23, [sp, #48]
  4045b4:	b	404490 <ferror@plt+0x2aa0>
  4045b8:	mov	w0, #0xffffffff            	// #-1
  4045bc:	ldp	x19, x20, [sp, #16]
  4045c0:	ldp	x21, x22, [sp, #32]
  4045c4:	ldr	x23, [sp, #48]
  4045c8:	b	404490 <ferror@plt+0x2aa0>
  4045cc:	cmp	x0, #0x0
  4045d0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4045d4:	b.eq	40469c <ferror@plt+0x2cac>  // b.none
  4045d8:	stp	x29, x30, [sp, #-80]!
  4045dc:	mov	x29, sp
  4045e0:	stp	x19, x20, [sp, #16]
  4045e4:	stp	x21, x22, [sp, #32]
  4045e8:	stp	x23, x24, [sp, #48]
  4045ec:	mov	x20, x1
  4045f0:	add	x24, sp, #0x40
  4045f4:	add	x23, sp, #0x48
  4045f8:	b	404628 <ferror@plt+0x2c38>
  4045fc:	cmp	x19, #0x0
  404600:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404604:	ccmp	x21, x22, #0x0, ne  // ne = any
  404608:	b.ne	404684 <ferror@plt+0x2c94>  // b.any
  40460c:	mov	x2, x21
  404610:	mov	x1, x20
  404614:	mov	x0, x19
  404618:	bl	401760 <strncmp@plt>
  40461c:	cbnz	w0, 404684 <ferror@plt+0x2c94>
  404620:	add	x0, x19, x21
  404624:	add	x20, x20, x22
  404628:	mov	x1, x24
  40462c:	bl	402d6c <ferror@plt+0x137c>
  404630:	mov	x19, x0
  404634:	mov	x1, x23
  404638:	mov	x0, x20
  40463c:	bl	402d6c <ferror@plt+0x137c>
  404640:	mov	x20, x0
  404644:	ldr	x21, [sp, #64]
  404648:	ldr	x22, [sp, #72]
  40464c:	adds	x0, x21, x22
  404650:	b.eq	40467c <ferror@plt+0x2c8c>  // b.none
  404654:	cmp	x0, #0x1
  404658:	b.ne	4045fc <ferror@plt+0x2c0c>  // b.any
  40465c:	cbz	x19, 40466c <ferror@plt+0x2c7c>
  404660:	ldrsb	w0, [x19]
  404664:	cmp	w0, #0x2f
  404668:	b.eq	40467c <ferror@plt+0x2c8c>  // b.none
  40466c:	cbz	x20, 404684 <ferror@plt+0x2c94>
  404670:	ldrsb	w0, [x20]
  404674:	cmp	w0, #0x2f
  404678:	b.ne	4045fc <ferror@plt+0x2c0c>  // b.any
  40467c:	mov	w0, #0x1                   	// #1
  404680:	b	404688 <ferror@plt+0x2c98>
  404684:	mov	w0, #0x0                   	// #0
  404688:	ldp	x19, x20, [sp, #16]
  40468c:	ldp	x21, x22, [sp, #32]
  404690:	ldp	x23, x24, [sp, #48]
  404694:	ldp	x29, x30, [sp], #80
  404698:	ret
  40469c:	mov	w0, #0x0                   	// #0
  4046a0:	ret
  4046a4:	stp	x29, x30, [sp, #-64]!
  4046a8:	mov	x29, sp
  4046ac:	stp	x19, x20, [sp, #16]
  4046b0:	mov	x19, x0
  4046b4:	orr	x0, x0, x1
  4046b8:	cbz	x0, 40473c <ferror@plt+0x2d4c>
  4046bc:	stp	x21, x22, [sp, #32]
  4046c0:	mov	x21, x1
  4046c4:	mov	x22, x2
  4046c8:	cbz	x19, 404750 <ferror@plt+0x2d60>
  4046cc:	cbz	x1, 404768 <ferror@plt+0x2d78>
  4046d0:	stp	x23, x24, [sp, #48]
  4046d4:	mov	x0, x19
  4046d8:	bl	401650 <strlen@plt>
  4046dc:	mov	x23, x0
  4046e0:	mvn	x0, x0
  4046e4:	mov	x20, #0x0                   	// #0
  4046e8:	cmp	x0, x22
  4046ec:	b.cc	40477c <ferror@plt+0x2d8c>  // b.lo, b.ul, b.last
  4046f0:	add	x24, x23, x22
  4046f4:	add	x0, x24, #0x1
  4046f8:	bl	401740 <malloc@plt>
  4046fc:	mov	x20, x0
  404700:	cbz	x0, 404788 <ferror@plt+0x2d98>
  404704:	mov	x2, x23
  404708:	mov	x1, x19
  40470c:	bl	401620 <memcpy@plt>
  404710:	mov	x2, x22
  404714:	mov	x1, x21
  404718:	add	x0, x20, x23
  40471c:	bl	401620 <memcpy@plt>
  404720:	strb	wzr, [x20, x24]
  404724:	ldp	x21, x22, [sp, #32]
  404728:	ldp	x23, x24, [sp, #48]
  40472c:	mov	x0, x20
  404730:	ldp	x19, x20, [sp, #16]
  404734:	ldp	x29, x30, [sp], #64
  404738:	ret
  40473c:	adrp	x0, 404000 <ferror@plt+0x2610>
  404740:	add	x0, x0, #0xc10
  404744:	bl	4017d0 <strdup@plt>
  404748:	mov	x20, x0
  40474c:	b	40472c <ferror@plt+0x2d3c>
  404750:	mov	x1, x2
  404754:	mov	x0, x21
  404758:	bl	4018d0 <strndup@plt>
  40475c:	mov	x20, x0
  404760:	ldp	x21, x22, [sp, #32]
  404764:	b	40472c <ferror@plt+0x2d3c>
  404768:	mov	x0, x19
  40476c:	bl	4017d0 <strdup@plt>
  404770:	mov	x20, x0
  404774:	ldp	x21, x22, [sp, #32]
  404778:	b	40472c <ferror@plt+0x2d3c>
  40477c:	ldp	x21, x22, [sp, #32]
  404780:	ldp	x23, x24, [sp, #48]
  404784:	b	40472c <ferror@plt+0x2d3c>
  404788:	ldp	x21, x22, [sp, #32]
  40478c:	ldp	x23, x24, [sp, #48]
  404790:	b	40472c <ferror@plt+0x2d3c>
  404794:	stp	x29, x30, [sp, #-32]!
  404798:	mov	x29, sp
  40479c:	stp	x19, x20, [sp, #16]
  4047a0:	mov	x20, x0
  4047a4:	mov	x19, x1
  4047a8:	mov	x2, #0x0                   	// #0
  4047ac:	cbz	x1, 4047bc <ferror@plt+0x2dcc>
  4047b0:	mov	x0, x1
  4047b4:	bl	401650 <strlen@plt>
  4047b8:	mov	x2, x0
  4047bc:	mov	x1, x19
  4047c0:	mov	x0, x20
  4047c4:	bl	4046a4 <ferror@plt+0x2cb4>
  4047c8:	ldp	x19, x20, [sp, #16]
  4047cc:	ldp	x29, x30, [sp], #32
  4047d0:	ret
  4047d4:	stp	x29, x30, [sp, #-288]!
  4047d8:	mov	x29, sp
  4047dc:	str	x19, [sp, #16]
  4047e0:	mov	x19, x0
  4047e4:	str	x2, [sp, #240]
  4047e8:	str	x3, [sp, #248]
  4047ec:	str	x4, [sp, #256]
  4047f0:	str	x5, [sp, #264]
  4047f4:	str	x6, [sp, #272]
  4047f8:	str	x7, [sp, #280]
  4047fc:	str	q0, [sp, #112]
  404800:	str	q1, [sp, #128]
  404804:	str	q2, [sp, #144]
  404808:	str	q3, [sp, #160]
  40480c:	str	q4, [sp, #176]
  404810:	str	q5, [sp, #192]
  404814:	str	q6, [sp, #208]
  404818:	str	q7, [sp, #224]
  40481c:	add	x0, sp, #0x120
  404820:	str	x0, [sp, #80]
  404824:	str	x0, [sp, #88]
  404828:	add	x0, sp, #0xf0
  40482c:	str	x0, [sp, #96]
  404830:	mov	w0, #0xffffffd0            	// #-48
  404834:	str	w0, [sp, #104]
  404838:	mov	w0, #0xffffff80            	// #-128
  40483c:	str	w0, [sp, #108]
  404840:	ldp	x2, x3, [sp, #80]
  404844:	stp	x2, x3, [sp, #32]
  404848:	ldp	x2, x3, [sp, #96]
  40484c:	stp	x2, x3, [sp, #48]
  404850:	add	x2, sp, #0x20
  404854:	add	x0, sp, #0x48
  404858:	bl	4018c0 <vasprintf@plt>
  40485c:	tbnz	w0, #31, 40488c <ferror@plt+0x2e9c>
  404860:	sxtw	x2, w0
  404864:	ldr	x1, [sp, #72]
  404868:	mov	x0, x19
  40486c:	bl	4046a4 <ferror@plt+0x2cb4>
  404870:	mov	x19, x0
  404874:	ldr	x0, [sp, #72]
  404878:	bl	4018a0 <free@plt>
  40487c:	mov	x0, x19
  404880:	ldr	x19, [sp, #16]
  404884:	ldp	x29, x30, [sp], #288
  404888:	ret
  40488c:	mov	x19, #0x0                   	// #0
  404890:	b	40487c <ferror@plt+0x2e8c>
  404894:	stp	x29, x30, [sp, #-80]!
  404898:	mov	x29, sp
  40489c:	stp	x19, x20, [sp, #16]
  4048a0:	stp	x21, x22, [sp, #32]
  4048a4:	mov	x19, x0
  4048a8:	ldr	x21, [x0]
  4048ac:	ldrsb	w0, [x21]
  4048b0:	cbz	w0, 4049e4 <ferror@plt+0x2ff4>
  4048b4:	stp	x23, x24, [sp, #48]
  4048b8:	mov	x24, x1
  4048bc:	mov	x22, x2
  4048c0:	mov	w23, w3
  4048c4:	mov	x1, x2
  4048c8:	mov	x0, x21
  4048cc:	bl	4018e0 <strspn@plt>
  4048d0:	add	x20, x21, x0
  4048d4:	ldrsb	w21, [x21, x0]
  4048d8:	cbz	w21, 404950 <ferror@plt+0x2f60>
  4048dc:	cbz	w23, 4049b4 <ferror@plt+0x2fc4>
  4048e0:	mov	w1, w21
  4048e4:	adrp	x0, 405000 <ferror@plt+0x3610>
  4048e8:	add	x0, x0, #0xd38
  4048ec:	bl	4018f0 <strchr@plt>
  4048f0:	cbz	x0, 404970 <ferror@plt+0x2f80>
  4048f4:	strb	w21, [sp, #72]
  4048f8:	strb	wzr, [sp, #73]
  4048fc:	add	x23, x20, #0x1
  404900:	add	x1, sp, #0x48
  404904:	mov	x0, x23
  404908:	bl	402de0 <ferror@plt+0x13f0>
  40490c:	str	x0, [x24]
  404910:	add	x1, x20, x0
  404914:	ldrsb	w1, [x1, #1]
  404918:	cmp	w1, #0x0
  40491c:	ccmp	w21, w1, #0x0, ne  // ne = any
  404920:	b.ne	404960 <ferror@plt+0x2f70>  // b.any
  404924:	add	x0, x0, #0x2
  404928:	add	x21, x20, x0
  40492c:	ldrsb	w1, [x20, x0]
  404930:	cbz	w1, 404940 <ferror@plt+0x2f50>
  404934:	mov	x0, x22
  404938:	bl	4018f0 <strchr@plt>
  40493c:	cbz	x0, 404960 <ferror@plt+0x2f70>
  404940:	str	x21, [x19]
  404944:	mov	x20, x23
  404948:	ldp	x23, x24, [sp, #48]
  40494c:	b	4049d0 <ferror@plt+0x2fe0>
  404950:	str	x20, [x19]
  404954:	mov	x20, #0x0                   	// #0
  404958:	ldp	x23, x24, [sp, #48]
  40495c:	b	4049d0 <ferror@plt+0x2fe0>
  404960:	str	x20, [x19]
  404964:	mov	x20, #0x0                   	// #0
  404968:	ldp	x23, x24, [sp, #48]
  40496c:	b	4049d0 <ferror@plt+0x2fe0>
  404970:	mov	x1, x22
  404974:	mov	x0, x20
  404978:	bl	402de0 <ferror@plt+0x13f0>
  40497c:	str	x0, [x24]
  404980:	add	x21, x20, x0
  404984:	ldrsb	w1, [x20, x0]
  404988:	cbz	w1, 404998 <ferror@plt+0x2fa8>
  40498c:	mov	x0, x22
  404990:	bl	4018f0 <strchr@plt>
  404994:	cbz	x0, 4049a4 <ferror@plt+0x2fb4>
  404998:	str	x21, [x19]
  40499c:	ldp	x23, x24, [sp, #48]
  4049a0:	b	4049d0 <ferror@plt+0x2fe0>
  4049a4:	str	x20, [x19]
  4049a8:	mov	x20, x0
  4049ac:	ldp	x23, x24, [sp, #48]
  4049b0:	b	4049d0 <ferror@plt+0x2fe0>
  4049b4:	mov	x1, x22
  4049b8:	mov	x0, x20
  4049bc:	bl	401960 <strcspn@plt>
  4049c0:	str	x0, [x24]
  4049c4:	add	x0, x20, x0
  4049c8:	str	x0, [x19]
  4049cc:	ldp	x23, x24, [sp, #48]
  4049d0:	mov	x0, x20
  4049d4:	ldp	x19, x20, [sp, #16]
  4049d8:	ldp	x21, x22, [sp, #32]
  4049dc:	ldp	x29, x30, [sp], #80
  4049e0:	ret
  4049e4:	mov	x20, #0x0                   	// #0
  4049e8:	b	4049d0 <ferror@plt+0x2fe0>
  4049ec:	stp	x29, x30, [sp, #-32]!
  4049f0:	mov	x29, sp
  4049f4:	str	x19, [sp, #16]
  4049f8:	mov	x19, x0
  4049fc:	mov	x0, x19
  404a00:	bl	401790 <fgetc@plt>
  404a04:	cmn	w0, #0x1
  404a08:	b.eq	404a1c <ferror@plt+0x302c>  // b.none
  404a0c:	cmp	w0, #0xa
  404a10:	b.ne	4049fc <ferror@plt+0x300c>  // b.any
  404a14:	mov	w0, #0x0                   	// #0
  404a18:	b	404a20 <ferror@plt+0x3030>
  404a1c:	mov	w0, #0x1                   	// #1
  404a20:	ldr	x19, [sp, #16]
  404a24:	ldp	x29, x30, [sp], #32
  404a28:	ret
  404a2c:	nop
  404a30:	stp	x29, x30, [sp, #-64]!
  404a34:	mov	x29, sp
  404a38:	stp	x19, x20, [sp, #16]
  404a3c:	adrp	x20, 416000 <ferror@plt+0x14610>
  404a40:	add	x20, x20, #0xde0
  404a44:	stp	x21, x22, [sp, #32]
  404a48:	adrp	x21, 416000 <ferror@plt+0x14610>
  404a4c:	add	x21, x21, #0xdd8
  404a50:	sub	x20, x20, x21
  404a54:	mov	w22, w0
  404a58:	stp	x23, x24, [sp, #48]
  404a5c:	mov	x23, x1
  404a60:	mov	x24, x2
  404a64:	bl	4015e0 <memcpy@plt-0x40>
  404a68:	cmp	xzr, x20, asr #3
  404a6c:	b.eq	404a98 <ferror@plt+0x30a8>  // b.none
  404a70:	asr	x20, x20, #3
  404a74:	mov	x19, #0x0                   	// #0
  404a78:	ldr	x3, [x21, x19, lsl #3]
  404a7c:	mov	x2, x24
  404a80:	add	x19, x19, #0x1
  404a84:	mov	x1, x23
  404a88:	mov	w0, w22
  404a8c:	blr	x3
  404a90:	cmp	x20, x19
  404a94:	b.ne	404a78 <ferror@plt+0x3088>  // b.any
  404a98:	ldp	x19, x20, [sp, #16]
  404a9c:	ldp	x21, x22, [sp, #32]
  404aa0:	ldp	x23, x24, [sp, #48]
  404aa4:	ldp	x29, x30, [sp], #64
  404aa8:	ret
  404aac:	nop
  404ab0:	ret
  404ab4:	nop
  404ab8:	adrp	x2, 417000 <ferror@plt+0x15610>
  404abc:	mov	x1, #0x0                   	// #0
  404ac0:	ldr	x2, [x2, #504]
  404ac4:	b	4016d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404ac8 <.fini>:
  404ac8:	stp	x29, x30, [sp, #-16]!
  404acc:	mov	x29, sp
  404ad0:	ldp	x29, x30, [sp], #16
  404ad4:	ret
