# Part2-AXI-GPIO

æœ¬ç« å°‡ä»‹ç´¹å¦‚ä½•ä½¿ç”¨ AXI GPIO (General Purpose Input/Output) IPï¼Œé€éè»Ÿé«”ç¨‹å¼æ§åˆ¶æ¿å­ä¸Šçš„ Switch èˆ‡ LEDï¼Œä¸¦é€²ä¸€æ­¥å°‡è³‡æ–™å¯«å…¥ GPIO ä½œç‚ºæ§åˆ¶è¨Šè™Ÿï¼Œé©…å‹•ç¡¬é«”é›»è·¯ï¼ˆå¦‚ Adder/Subtracterï¼‰ã€‚

## Purpose  

é€éæœ¬ç« ç¯€çš„å¯¦ä½œï¼Œå­¸ç¿’å¦‚ä½•ä½¿ç”¨ AXI GPIO IP èˆ‡ Processing System (PS) é€²è¡Œäº’å‹•ï¼Œä¸¦é€éè»Ÿé«”ç¨‹å¼ï¼š

- æ§åˆ¶ GPIO è¼¸å‡ºï¼Œä¾‹å¦‚é»äº® LED æˆ–å‚³é€æ§åˆ¶è¨Šè™Ÿè‡³ç¡¬é«”æ¨¡çµ„ï¼ˆAdder/Subtracterï¼‰

- è®€å– GPIO è¼¸å…¥ï¼Œä¾‹å¦‚å¾ Switch æˆ–å…¶ä»–æ„Ÿæ¸¬è£ç½®ç²å–è¨Šè™Ÿ

- å¯¦ä½œä¸€å€‹ç°¡å–®çš„å¯æ§åˆ¶åŠ æ¸›æ³•é‹ç®—é›»è·¯ï¼Œä¸¦å¯é€é UART äº’å‹•å¼æ§åˆ¶èˆ‡çµæœé¡¯ç¤º

## Part 2.1 Vivado Block Design

1. Create a new Vivado Project  

2. Create a new Block Design

3. å…ˆåŠ å…¥ `ZYNQ7_Processing System` ä¸¦é»é¸ä¸Šæ–¹ `Run Block Automation`  

    ![ZYNQ7_PS](./png/ZYNQ7_PS.png)

4. å° `ZYNQ7 Processing System` é»å…©ä¸‹é€²å…¥è¨­å®šï¼Œé»é¸å·¦å´ `Peripheral I/O pins`ï¼Œå°‡å…¨éƒ¨éƒ½é—œæ‰å¾Œï¼Œæ‰“é–‹`UART0`å°±å¥½  

    ![Zynq_Setting](./png/Zynq_Setting.png)

5. å†åŠ å…¥`å…­å€‹ GPIO`ã€`Adder/Subtracter`ã€`Constant`  

    ![Block_Design_ini](./png/Block_Design_ini.png)

6. é»é¸ä¸Šæ–¹ç¶ è‰²æ©«å¹… `Run Connection Automation`ï¼Œä¸¦å…¨éƒ¨æ‰“å‹¾æŒ‰ `OK`  

    ![Run_Auto](./png/Run_Auto.png)  

    è‡ªå‹•é€£ç·šå®Œæˆå¾Œï¼Œé»é¸ `Regenerate Layout` ï¼Œè®“ Vivado å¹«ä½ è‡ªå‹•æ’ç‰ˆ  

    ![Auto_Done](./png/Auto_Done.png)  

7. ç§»é™¤æ‰€æœ‰ `GPIO` çš„ Port

    ![Remove_GPIO_Port](./png/Remove_GPIO_Port.png)

8. æ¥ä¸‹ä¾†è¦ä¾åºå°å„å€‹ GPIO åšä¸åŒçš„è¨­å®šï¼Œéœ€è¦å°æ¸…æ¥šåç¨±ï¼Œè‹¥æ²’æœ‰ç…§é †åºå‰‡éœ€è¦ä¿®æ”¹ C code  

    - **axi_gpio_0**:  

        ![axi_gpio_0](./png/GPIO_0.png)  

    - **axi_gpio_1**:  

        ![axi_gpio_1](./png/GPIO_1.png)  

    - **axi_gpio_2**:  

        ![axi_gpio_2_Custom](./png/GPIO_2_Custom.png)  

        ![axi_gpio_2](./png/GPIO_2.png)  

    - **axi_gpio_3**:  

        ![axi_gpio_3_Custom](./png/GPIO_3_Custom.png)  

        ![axi_gpio_3](./png/GPIO_3.png)

    - **axi_gpio_4**:  

        ![axi_gpio_4_Custom](./png/GPIO_4_Custom.png)  

        ![axi_gpio_4](./png/GPIO_4.png)  

    - **axi_gpio_5**:  

        ![axi_gpio_5_Custom](./png/GPIO_5_Custom.png)  

        ![axi_gpio_5](./png/GPIO_5.png)  

9. èª¿æ•´ `Constant` è¨­å®š  

    ![Constant](./png/Constant.png)

10. èª¿æ•´ `Adder/Subtracter` è¨­å®š
    ![Adder/Subtracter](./png/Adder_Subtracter.png)

    >ğŸ“Œ Fabric / DSP ?  
    >åœ¨è¨­å®š`Adder/Subtracter`çš„è¨­å®šæ™‚å¯ä»¥çœ‹åˆ°æœ€ä¸Šé¢æœ‰ä¸€å€‹ `implement using` çš„é¸é …ï¼Œåœ¨ FPGA ä¸Šé¢ï¼Œé‹ç®—é‚è¼¯é€šå¸¸æœƒé€é `LUT` å’Œ `DSP` çš„æ–¹å¼ä¸‹å»å¯¦ä½œã€‚  
    >
    >Fabricï¼šä½¿ç”¨ FPGA ä¸­çš„ Lookup Table (LUT) èˆ‡é‚è¼¯é–˜ä¾†å¯¦ç¾åŠ æ¸›æ³•é‚è¼¯ã€‚  
    >
    >- é©åˆä½å…ƒæ•¸è¼ƒå°‘ï¼ˆå¦‚ 8 æˆ– 16-bitï¼‰çš„åŸºæœ¬åŠ æ¸›æ³•é‹ç®—  
    >- ä¸æœƒå ç”¨ DSP è³‡æºï¼Œé©åˆå°å‹é‚è¼¯  
    >
    >DSPï¼šä½¿ç”¨ FPGA å…§å»ºçš„ DSP Sliceï¼Œå³å°ˆç”¨çš„æ•¸ä½è¨Šè™Ÿè™•ç†å™¨è³‡æºã€‚  
    >
    >- é©åˆè™•ç†é«˜ä½å…ƒé‹ç®—ï¼ˆå¦‚ 32-bit åŠ æ³•ã€ä¹˜æ³•ã€MACï¼‰  
    >- é«˜æ•ˆèƒ½ã€é«˜ååï¼Œå¸¸ç”¨æ–¼å½±åƒè™•ç†ã€æ©Ÿå™¨å­¸ç¿’ä¸­çš„ `MAC` é‹ç®—  
    >
    >ğŸ“Œ What's MAC operation?  
    >MACï¼ˆMultiply-Accumulateï¼‰æŒ‡çš„æ˜¯ã€Œä¹˜åŠ é‹ç®—ã€ï¼Œä¾‹å¦‚ `a Ã— b + c`ï¼Œæ˜¯æ•¸ä½æ¿¾æ³¢å™¨ã€CNN ç¥ç¶“ç¶²è·¯ç­‰é‹ç®—æ ¸å¿ƒï¼ŒDSP Slice å°ˆé–€é‡å°æ­¤é¡é‹ç®—è¨­è¨ˆã€‚

11. å°‡ `axi_gpio_2`ã€`axi_gpio_3`ã€`axi_gpio_4`ã€`axi_gpio_5`ã€`Adder/Subtracter`ã€`Constant`ï¼Œä¾ç…§ä¸‹æ–¹åœ–çš„æ–¹å¼åšé€£æ¥  

    ![GPIO_Connection_Done](./png/GPIO_Connection_Done.png)  

12. é€£æ¥å®Œå¾Œé»é¸ä¸Šæ–¹ `Run Connection Automation`ï¼Œä¸¦å…¨éƒ¨æ‰“å‹¾

    ![Run_Auto_GPIO_0_1](./png/Run_Auto_GPIO_0_1.png)  

13. æœ€å¾Œé»é¸ `Validation` å’Œ `Regenerate Layout`ï¼Œçœ‹çœ‹æœ‰æ²’æœ‰éŒ¯èª¤  

    ![Validation](./png/Validation.png)

14. å®Œæ•´é›»è·¯  

    ![Final](./png/Final.png)  

15. Create HDL Wrapper  

16. Generate Bitstream  

17. `File -> Export -> Export Hardware`

    ![Include_Bitstream](./png/Include_Bitstream.png)

18. é€™æ¨£å°±å®Œæˆ Vivado ç«¯çš„é›»è·¯è¨­è¨ˆéƒ¨åˆ†ï¼Œå†ä¾†è¦å» Vitis åšè»Ÿé«”è¨­è¨ˆ

## Part 2.2 Vitis Project

1. ç…§ `Part1` çš„æ–¹å¼å‰µç«‹ä¸€å€‹ Vitis Project  

2. ä½¿ç”¨ Part2.1 ç”¢ç”Ÿçš„ `.xsa` æª”æ¡ˆï¼Œå‰µå»º `Platform Component`  

3. ä¸€æ¨£ä½¿ç”¨ `Example Design` è£¡é¢çš„ `Hello_World` ä½œç‚ºåˆå§‹çš„ `Application Project`

    ![Application_Project](./png/Application_Project.png)  

4. å°‡ `Application Project` å…§çš„ `hello_world.c` æ›¿æ›æˆè©²æ¬¡Labè£¡é¢çš„`src/main.c`  

    ![Main_Change](./png/Main_Change.png)  

5. å…ˆ `build platform`

6. å† `build application`

7. é€£æ¥ä¸Š PYNQ æ¿

8. æ‰“é–‹ `MobaXterm` Serial æ–¹å¼é€£æ¥ä¸Š PYNQ

9. é»é¸`Run`

    ![Run](./png/Run.png)

## Part 2.3 Run & Result

ç•¶åŸ·è¡Œç¨‹å¼å¾Œï¼Œä½¿ç”¨è€…å¯ä»¥é€é UART è¼¸å…¥æ“ä½œæŒ‡ä»¤èˆ‡æ•¸å­—ï¼Œé€²è¡ŒåŠ æ³•æˆ–æ¸›æ³•çš„é‹ç®—ï¼ŒåŒæ™‚è§€å¯Ÿè¼¸å‡ºçµæœèˆ‡ LED é¡¯ç¤ºï¼š

- é€é UART è¼¸å…¥ '+' æˆ– '-'ï¼šæ±ºå®šæ­¤æ¬¡è¦é€²è¡ŒåŠ æ³•æˆ–æ¸›æ³•ã€‚

- è¼¸å…¥ç¬¬ä¸€èˆ‡ç¬¬äºŒå€‹æ“ä½œæ•¸ï¼ˆ0~255ï¼‰ï¼šåˆ†åˆ¥å¯«å…¥è‡³ AXI GPIOï¼Œä½œç‚ºé›»è·¯çš„è¼¸å…¥è³‡æ–™ã€‚

- ç”± Adder/Subtracter æ¨¡çµ„è¨ˆç®—çµæœï¼šå°‡çµæœé€é GPIO å›å‚³åˆ°é›»è…¦é¡¯ç¤ºã€‚

- åŒæ™‚å¯ä½¿ç”¨ Switch åˆ‡æ›ä¸åŒç‹€æ…‹ï¼Œä¸¦é€é LED å¯¦æ™‚é¡¯ç¤ºå°æ‡‰çš„äºŒé€²ä½å€¼ã€‚  

    ![Run_On_Pynq](./png/Run_On_Pynq.png)  

> ğŸ“Œ é€é AXI GPIO IP Block ä¾†å­˜å–ç¡¬é«”ä¸Šçš„ Switch å’Œ LED ç­‰æ¿å­ä¸Šçš„ç¡¬é«”æ™‚ï¼Œé€šå¸¸ä¸éœ€è¦è‡ªå·±æ‰‹å‹•è¨­å®š Constraintï¼ŒVivadoæœƒè‡ªå‹•å¹«ä½ ç”Ÿæˆå…¶å°æ‡‰çš„ `Physical Constraint`  

```xdc
e.g.:project\project.gen\sources_1\bd\design_1\ip\design_1_axi_gpio_0_0  

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN {sws_2bits_tri_i_0} [get_ports gpio_io_i[0]]

set_property BOARD_PART_PIN {sws_2bits_tri_i_1} [get_ports gpio_io_i[1]]

```

## Additional  

[Extra1-Vitis-Change-xsa-and-Update-Bitstream](../Extra1-Vitis-Change-xsa-and-Update-Bitstream/)

[Extra2-AXI-Mapping](../Extra2-AXI-Mapping/)

[Extra3-AXI-Protocol](../Extra3-AXI-Protocol/)
