0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/kagan/Documents/Vivado Projects/SoC_Full_Adder/SoC_Full_Adder.sim/sim_1/impl/timing/xsim/SOCadder_tb_time_impl.v,1645448801,verilog,,,,SOCadder;glbl,,,,,,,,
C:/Users/kagan/Documents/Vivado Projects/SoC_Full_Adder/SoC_Full_Adder.srcs/sim_1/new/SOCadder_tb.vhd,1645445863,vhdl,,,,socadder_tb,,,,,,,,
