vendor_name = ModelSim
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/logic_processor.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/onchip_memory.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/onchip_memory.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/FT245_communication.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/altpll_myfirstfpga.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/altpll_myfirstfpga.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/mux_myfirstfpga.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/mux_myfirstfpga.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.out.sdc
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/comm_pll.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/comm_pll.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/altpll_myfirstfpga_altpll.v
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll.v
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/altsyncram_uvn3.tdf
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/decode_jsa.tdf
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/mux_iob.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/mux_p7e.tdf
design_name = DE0_myfirstfpga
instance = comp, \DAC0_wr~output\, DAC0_wr~output, DE0_myfirstfpga, 1
instance = comp, \ext_rdl~output\, ext_rdl~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_wr~output\, DAC1_wr~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_cs~output\, DAC1_cs~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_cs~output\, DAC0_cs~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut1~output\, LogicOut1~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut2~output\, LogicOut2~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut3~output\, LogicOut3~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut4~output\, LogicOut4~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[11]~output\, DAC0_output[11]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[10]~output\, DAC0_output[10]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[9]~output\, DAC0_output[9]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[8]~output\, DAC0_output[8]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[7]~output\, DAC0_output[7]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[6]~output\, DAC0_output[6]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[5]~output\, DAC0_output[5]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[4]~output\, DAC0_output[4]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[3]~output\, DAC0_output[3]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[2]~output\, DAC0_output[2]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[1]~output\, DAC0_output[1]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[0]~output\, DAC0_output[0]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[11]~output\, DAC1_output[11]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[10]~output\, DAC1_output[10]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[9]~output\, DAC1_output[9]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[8]~output\, DAC1_output[8]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[7]~output\, DAC1_output[7]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[6]~output\, DAC1_output[6]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[5]~output\, DAC1_output[5]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[4]~output\, DAC1_output[4]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[3]~output\, DAC1_output[3]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[2]~output\, DAC1_output[2]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[1]~output\, DAC1_output[1]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[0]~output\, DAC1_output[0]~output, DE0_myfirstfpga, 1
instance = comp, \LED[7]~output\, LED[7]~output, DE0_myfirstfpga, 1
instance = comp, \LED[6]~output\, LED[6]~output, DE0_myfirstfpga, 1
instance = comp, \LED[5]~output\, LED[5]~output, DE0_myfirstfpga, 1
instance = comp, \LED[4]~output\, LED[4]~output, DE0_myfirstfpga, 1
instance = comp, \LED[3]~output\, LED[3]~output, DE0_myfirstfpga, 1
instance = comp, \LED[2]~output\, LED[2]~output, DE0_myfirstfpga, 1
instance = comp, \LED[1]~output\, LED[1]~output, DE0_myfirstfpga, 1
instance = comp, \LED[0]~output\, LED[0]~output, DE0_myfirstfpga, 1
instance = comp, \clk_50MHz~input\, clk_50MHz~input, DE0_myfirstfpga, 1
instance = comp, \comm_pll|altpll_component|auto_generated|pll1\, comm_pll|altpll_component|auto_generated|pll1, DE0_myfirstfpga, 1
instance = comp, \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, DE0_myfirstfpga, 1
instance = comp, \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_myfirstfpga, 1
instance = comp, \ext_data[0]~input\, ext_data[0]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[2]~input\, ext_data[2]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.IDLE~feeder\, comm_inst|comm_state.IDLE~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.IDLE\, comm_inst|comm_state.IDLE, DE0_myfirstfpga, 1
instance = comp, \ext_rxfl~input\, ext_rxfl~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_rdl~1\, comm_inst|comm_rdl~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.RECEIVE~0\, comm_inst|comm_state.RECEIVE~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.RECEIVE\, comm_inst|comm_state.RECEIVE, DE0_myfirstfpga, 1
instance = comp, \ext_data[3]~input\, ext_data[3]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[4]~input\, ext_data[4]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[5]~input\, ext_data[5]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[6]~input\, ext_data[6]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[7]~input\, ext_data[7]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~0\, comm_inst|Selector56~0, DE0_myfirstfpga, 1
instance = comp, \ext_data[1]~input\, ext_data[1]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector57~0\, comm_inst|Selector57~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector57~1\, comm_inst|Selector57~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.BURST1\, comm_inst|command.BURST1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector58~0\, comm_inst|Selector58~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.BURST2\, comm_inst|command.BURST2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector7~1\, comm_inst|Selector7~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector54~0\, comm_inst|Selector54~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector41~0\, comm_inst|Selector41~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector44~0\, comm_inst|Selector44~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector44~1\, comm_inst|Selector44~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector44~2\, comm_inst|Selector44~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[11]\, comm_inst|count[11], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector46~0\, comm_inst|Selector46~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector49~0\, comm_inst|Selector49~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~0\, comm_inst|Selector55~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~1\, comm_inst|Selector55~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~0\, comm_inst|Add2~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~2\, comm_inst|Selector55~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~3\, comm_inst|Selector55~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[0]\, comm_inst|count[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~2\, comm_inst|Add2~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector54~1\, comm_inst|Selector54~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector54~2\, comm_inst|Selector54~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector54~3\, comm_inst|Selector54~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[1]\, comm_inst|count[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~4\, comm_inst|Add2~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector53~0\, comm_inst|Selector53~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector53~1\, comm_inst|Selector53~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector53~2\, comm_inst|Selector53~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[2]\, comm_inst|count[2], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~6\, comm_inst|Add2~6, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector52~0\, comm_inst|Selector52~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector52~1\, comm_inst|Selector52~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector52~2\, comm_inst|Selector52~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[3]\, comm_inst|count[3], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~8\, comm_inst|Add2~8, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector51~0\, comm_inst|Selector51~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector51~1\, comm_inst|Selector51~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector51~2\, comm_inst|Selector51~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[4]\, comm_inst|count[4], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~10\, comm_inst|Add2~10, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector50~0\, comm_inst|Selector50~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector50~1\, comm_inst|Selector50~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector50~2\, comm_inst|Selector50~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[5]\, comm_inst|count[5], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~12\, comm_inst|Add2~12, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector49~1\, comm_inst|Selector49~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector49~2\, comm_inst|Selector49~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[6]\, comm_inst|count[6], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~14\, comm_inst|Add2~14, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector48~0\, comm_inst|Selector48~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector48~1\, comm_inst|Selector48~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector48~2\, comm_inst|Selector48~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[7]\, comm_inst|count[7], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~16\, comm_inst|Add2~16, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector47~0\, comm_inst|Selector47~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector47~1\, comm_inst|Selector47~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector47~2\, comm_inst|Selector47~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[8]\, comm_inst|count[8], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~18\, comm_inst|Add2~18, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector46~1\, comm_inst|Selector46~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector46~2\, comm_inst|Selector46~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[9]\, comm_inst|count[9], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~20\, comm_inst|Add2~20, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector45~0\, comm_inst|Selector45~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector45~1\, comm_inst|Selector45~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector45~2\, comm_inst|Selector45~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[10]\, comm_inst|count[10], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~22\, comm_inst|Add2~22, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan2~2\, comm_inst|LessThan2~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan2~1\, comm_inst|LessThan2~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector43~0\, comm_inst|Selector43~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector43~1\, comm_inst|Selector43~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector43~2\, comm_inst|Selector43~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[12]\, comm_inst|count[12], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~24\, comm_inst|Add2~24, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector42~0\, comm_inst|Selector42~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector42~1\, comm_inst|Selector42~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector42~2\, comm_inst|Selector42~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[13]\, comm_inst|count[13], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~26\, comm_inst|Add2~26, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~28\, comm_inst|Add2~28, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan2~3\, comm_inst|LessThan2~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan2~0\, comm_inst|LessThan2~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan2~4\, comm_inst|LessThan2~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~0\, comm_inst|Selector59~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~1\, comm_inst|Selector59~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~2\, comm_inst|Selector59~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.WRITE1\, comm_inst|command.WRITE1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector60~1\, comm_inst|Selector60~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.WRITE2\, comm_inst|command.WRITE2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector41~1\, comm_inst|Selector41~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector41~2\, comm_inst|Selector41~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[14]\, comm_inst|count[14], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~30\, comm_inst|Add2~30, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector40~0\, comm_inst|Selector40~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector40~1\, comm_inst|Selector40~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector40~2\, comm_inst|Selector40~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[15]\, comm_inst|count[15], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~4\, comm_inst|Mux2~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~3\, comm_inst|Mux2~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~1\, comm_inst|Mux2~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~0\, comm_inst|Mux2~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~2\, comm_inst|Mux2~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~5\, comm_inst|Mux2~5, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~3\, comm_inst|Selector56~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~4\, comm_inst|Selector56~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector61~0\, comm_inst|Selector61~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector61~1\, comm_inst|Selector61~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.SETADDR1\, comm_inst|command.SETADDR1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector62~0\, comm_inst|Selector62~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.SETADDR2\, comm_inst|command.SETADDR2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~1\, comm_inst|Selector56~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~2\, comm_inst|Selector56~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~5\, comm_inst|Selector56~5, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.NONE\, comm_inst|command.NONE, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector7~0\, comm_inst|Selector7~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector63~0\, comm_inst|Selector63~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector63~1\, comm_inst|Selector63~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.CHANNEL1\, comm_inst|command.CHANNEL1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[7]~0\, comm_inst|channel[7]~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[0]\, comm_inst|channel[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[2]\, comm_inst|channel[2], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[1]~feeder\, comm_inst|channel[1]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[1]\, comm_inst|channel[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[3]\, comm_inst|channel[3], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[6]~feeder\, comm_inst|channel[6]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[6]\, comm_inst|channel[6], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[7]~feeder\, comm_inst|channel[7]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[7]\, comm_inst|channel[7], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[4]\, comm_inst|channel[4], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[5]~feeder\, comm_inst|channel[5]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[5]\, comm_inst|channel[5], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Equal0~0\, comm_inst|Equal0~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Equal0~1\, comm_inst|Equal0~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector64~0\, comm_inst|Selector64~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[1]~1\, comm_inst|run_count[1]~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[0]~2\, comm_inst|run_count[0]~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[0]\, comm_inst|run_count[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[1]~3\, comm_inst|run_count[1]~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[1]\, comm_inst|run_count[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[1]~0\, comm_inst|run_count[1]~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_wavex~0\, comm_inst|run_wavex~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_wavex\, comm_inst|run_wavex, DE0_myfirstfpga, 1
instance = comp, \button1~input\, button1~input, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|process_0~0\, DAC0_inst|process_0~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[0]~14\, DAC0_inst|read_addr_i[0]~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[0]~32\, DAC0_inst|count[0]~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[0]\, DAC0_inst|count[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~31\, DAC0_inst|count~31, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[1]~34\, DAC0_inst|count[1]~34, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[1]\, DAC0_inst|count[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[2]~36\, DAC0_inst|count[2]~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[2]\, DAC0_inst|count[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[3]~38\, DAC0_inst|count[3]~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[3]\, DAC0_inst|count[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[4]~40\, DAC0_inst|count[4]~40, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[4]\, DAC0_inst|count[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[5]~42\, DAC0_inst|count[5]~42, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[5]\, DAC0_inst|count[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[6]~44\, DAC0_inst|count[6]~44, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[6]\, DAC0_inst|count[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[7]~46\, DAC0_inst|count[7]~46, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[7]\, DAC0_inst|count[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[8]~48\, DAC0_inst|count[8]~48, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[8]\, DAC0_inst|count[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[9]~50\, DAC0_inst|count[9]~50, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[9]\, DAC0_inst|count[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[10]~52\, DAC0_inst|count[10]~52, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[10]\, DAC0_inst|count[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[11]~54\, DAC0_inst|count[11]~54, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[11]\, DAC0_inst|count[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[12]~56\, DAC0_inst|count[12]~56, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[12]\, DAC0_inst|count[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[13]~58\, DAC0_inst|count[13]~58, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[13]\, DAC0_inst|count[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[14]~60\, DAC0_inst|count[14]~60, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[14]\, DAC0_inst|count[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[15]~62\, DAC0_inst|count[15]~62, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count[15]\, DAC0_inst|count[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~16\, DAC0_inst|count~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[15]\, DAC0_inst|time_dac_i[15], DE0_myfirstfpga, 1
instance = comp, \comm_inst|inc_addr~0\, comm_inst|inc_addr~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|chanx_wren\, comm_inst|chanx_wren, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector26~0\, comm_inst|Selector26~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector28~0\, comm_inst|Selector28~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector29~0\, comm_inst|Selector29~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector30~0\, comm_inst|Selector30~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector31~0\, comm_inst|Selector31~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector33~0\, comm_inst|Selector33~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector34~0\, comm_inst|Selector34~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector36~0\, comm_inst|Selector36~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector37~0\, comm_inst|Selector37~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector38~0\, comm_inst|Selector38~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~0\, comm_inst|Add0~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector39~0\, comm_inst|Selector39~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector39~1\, comm_inst|Selector39~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[0]\, comm_inst|addr_comm[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~2\, comm_inst|Add0~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector38~1\, comm_inst|Selector38~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[1]\, comm_inst|addr_comm[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~4\, comm_inst|Add0~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector37~1\, comm_inst|Selector37~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[2]\, comm_inst|addr_comm[2], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~6\, comm_inst|Add0~6, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector36~1\, comm_inst|Selector36~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[3]\, comm_inst|addr_comm[3], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~8\, comm_inst|Add0~8, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector35~0\, comm_inst|Selector35~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector35~1\, comm_inst|Selector35~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[4]\, comm_inst|addr_comm[4], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~10\, comm_inst|Add0~10, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector34~1\, comm_inst|Selector34~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[5]\, comm_inst|addr_comm[5], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~12\, comm_inst|Add0~12, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector33~1\, comm_inst|Selector33~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[6]\, comm_inst|addr_comm[6], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~14\, comm_inst|Add0~14, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector32~0\, comm_inst|Selector32~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector32~1\, comm_inst|Selector32~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[7]\, comm_inst|addr_comm[7], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~16\, comm_inst|Add0~16, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector31~1\, comm_inst|Selector31~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[8]\, comm_inst|addr_comm[8], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~18\, comm_inst|Add0~18, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector30~1\, comm_inst|Selector30~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[9]\, comm_inst|addr_comm[9], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~20\, comm_inst|Add0~20, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector29~1\, comm_inst|Selector29~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[10]\, comm_inst|addr_comm[10], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~22\, comm_inst|Add0~22, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector28~1\, comm_inst|Selector28~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[11]\, comm_inst|addr_comm[11], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~24\, comm_inst|Add0~24, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector27~0\, comm_inst|Selector27~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector27~1\, comm_inst|Selector27~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[12]\, comm_inst|addr_comm[12], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add0~26\, comm_inst|Add0~26, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector26~1\, comm_inst|Selector26~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[13]\, comm_inst|addr_comm[13], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1\, mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector18~0\, comm_inst|Selector18~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[15]\, comm_inst|data_out[15], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a15\, mem0|altsyncram_component|auto_generated|ram_block1a15, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0\, mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a31\, mem0|altsyncram_component|auto_generated|ram_block1a31, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14\, mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode~21\, DAC0_inst|dac_read_mode~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode~22\, DAC0_inst|dac_read_mode~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_T\, DAC0_inst|dac_read_mode.READ_T, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[0]~0\, DAC0_inst|time_dac_read[0]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[15]\, DAC0_inst|time_dac_read[15], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector19~0\, comm_inst|Selector19~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[14]\, comm_inst|data_out[14], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a14\, mem0|altsyncram_component|auto_generated|ram_block1a14, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a30\, mem0|altsyncram_component|auto_generated|ram_block1a30, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13\, mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[14]\, DAC0_inst|time_dac_read[14], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector20~0\, comm_inst|Selector20~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[13]\, comm_inst|data_out[13], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a13\, mem0|altsyncram_component|auto_generated|ram_block1a13, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a29\, mem0|altsyncram_component|auto_generated|ram_block1a29, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12\, mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[13]\, DAC0_inst|time_dac_read[13], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector21~0\, comm_inst|Selector21~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[12]\, comm_inst|data_out[12], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a12\, mem0|altsyncram_component|auto_generated|ram_block1a12, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a28\, mem0|altsyncram_component|auto_generated|ram_block1a28, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11\, mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[12]\, DAC0_inst|time_dac_read[12], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector22~0\, comm_inst|Selector22~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[11]\, comm_inst|data_out[11], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a11\, mem0|altsyncram_component|auto_generated|ram_block1a11, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a27\, mem0|altsyncram_component|auto_generated|ram_block1a27, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10\, mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[11]\, DAC0_inst|time_dac_read[11], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector23~0\, comm_inst|Selector23~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[10]\, comm_inst|data_out[10], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a10\, mem0|altsyncram_component|auto_generated|ram_block1a10, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a26\, mem0|altsyncram_component|auto_generated|ram_block1a26, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9\, mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[10]\, DAC0_inst|time_dac_read[10], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector24~0\, comm_inst|Selector24~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[9]\, comm_inst|data_out[9], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a9\, mem0|altsyncram_component|auto_generated|ram_block1a9, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a25\, mem0|altsyncram_component|auto_generated|ram_block1a25, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8\, mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[9]\, DAC0_inst|time_dac_read[9], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector25~0\, comm_inst|Selector25~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[8]\, comm_inst|data_out[8], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a8\, mem0|altsyncram_component|auto_generated|ram_block1a8, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a24\, mem0|altsyncram_component|auto_generated|ram_block1a24, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7\, mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[8]\, DAC0_inst|time_dac_read[8], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector60~0\, comm_inst|Selector60~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[7]\, comm_inst|data_out[7], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a23\, mem0|altsyncram_component|auto_generated|ram_block1a23, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a7\, mem0|altsyncram_component|auto_generated|ram_block1a7, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6\, mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[7]\, DAC0_inst|time_dac_read[7], DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[6]\, comm_inst|data_out[6], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a22\, mem0|altsyncram_component|auto_generated|ram_block1a22, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a6\, mem0|altsyncram_component|auto_generated|ram_block1a6, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5\, mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[6]\, DAC0_inst|time_dac_read[6], DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[5]\, comm_inst|data_out[5], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a5\, mem0|altsyncram_component|auto_generated|ram_block1a5, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a21\, mem0|altsyncram_component|auto_generated|ram_block1a21, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4\, mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[5]\, DAC0_inst|time_dac_read[5], DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[4]\, comm_inst|data_out[4], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a20\, mem0|altsyncram_component|auto_generated|ram_block1a20, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a4\, mem0|altsyncram_component|auto_generated|ram_block1a4, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3\, mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[4]\, DAC0_inst|time_dac_read[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[3]\, DAC0_inst|time_dac_read[3], DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[2]\, comm_inst|data_out[2], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a18\, mem0|altsyncram_component|auto_generated|ram_block1a18, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a2\, mem0|altsyncram_component|auto_generated|ram_block1a2, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0\, mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[2]\, DAC0_inst|time_dac_read[2], DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[1]\, comm_inst|data_out[1], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a1\, mem0|altsyncram_component|auto_generated|ram_block1a1, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a17\, mem0|altsyncram_component|auto_generated|ram_block1a17, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1\, mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[1]\, DAC0_inst|time_dac_read[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~0\, DAC0_inst|Add1~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~2\, DAC0_inst|Add1~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~4\, DAC0_inst|Add1~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~6\, DAC0_inst|Add1~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~8\, DAC0_inst|Add1~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~10\, DAC0_inst|Add1~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~12\, DAC0_inst|Add1~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~14\, DAC0_inst|Add1~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~16\, DAC0_inst|Add1~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~18\, DAC0_inst|Add1~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~20\, DAC0_inst|Add1~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~22\, DAC0_inst|Add1~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~24\, DAC0_inst|Add1~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~26\, DAC0_inst|Add1~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~28\, DAC0_inst|Add1~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~30\, DAC0_inst|Add1~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[15]~0\, DAC0_inst|time_dac_i[15]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[14]\, DAC0_inst|time_dac_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~31\, DAC0_inst|Add1~31, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[14]~1\, DAC0_inst|time_dac_i[14]~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[13]\, DAC0_inst|time_dac_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~32\, DAC0_inst|Add1~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[13]~2\, DAC0_inst|time_dac_i[13]~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[12]\, DAC0_inst|time_dac_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~33\, DAC0_inst|Add1~33, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[12]~3\, DAC0_inst|time_dac_i[12]~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[11]\, DAC0_inst|time_dac_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~34\, DAC0_inst|Add1~34, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[11]~4\, DAC0_inst|time_dac_i[11]~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[10]\, DAC0_inst|time_dac_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~35\, DAC0_inst|Add1~35, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[10]~5\, DAC0_inst|time_dac_i[10]~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[9]\, DAC0_inst|time_dac_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~36\, DAC0_inst|Add1~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[9]~6\, DAC0_inst|time_dac_i[9]~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[8]\, DAC0_inst|time_dac_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~37\, DAC0_inst|Add1~37, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[8]~7\, DAC0_inst|time_dac_i[8]~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[7]\, DAC0_inst|time_dac_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~38\, DAC0_inst|Add1~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[7]~8\, DAC0_inst|time_dac_i[7]~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[6]\, DAC0_inst|time_dac_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~39\, DAC0_inst|Add1~39, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[6]~9\, DAC0_inst|time_dac_i[6]~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[5]\, DAC0_inst|time_dac_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~40\, DAC0_inst|Add1~40, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[5]~10\, DAC0_inst|time_dac_i[5]~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[4]\, DAC0_inst|time_dac_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~41\, DAC0_inst|Add1~41, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[4]~11\, DAC0_inst|time_dac_i[4]~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[3]~feeder\, DAC0_inst|time_dac_i[3]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[3]\, DAC0_inst|time_dac_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[3]~16\, DAC0_inst|time_dac_i[3]~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[3]~12\, DAC0_inst|time_dac_i[3]~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[2]~feeder\, DAC0_inst|time_dac_i[2]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[2]\, DAC0_inst|time_dac_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[2]~17\, DAC0_inst|time_dac_i[2]~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[2]~13\, DAC0_inst|time_dac_i[2]~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[1]~feeder\, DAC0_inst|time_dac_i[1]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[1]\, DAC0_inst|time_dac_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~2\, DAC0_inst|LessThan1~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~1\, DAC0_inst|LessThan1~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~3\, DAC0_inst|LessThan1~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[0]\, comm_inst|data_out[0], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a0\, mem0|altsyncram_component|auto_generated|ram_block1a0, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a16\, mem0|altsyncram_component|auto_generated|ram_block1a16, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15\, mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[0]\, DAC0_inst|time_dac_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~0\, DAC0_inst|LessThan1~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~4\, DAC0_inst|LessThan1~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[1]~18\, DAC0_inst|time_dac_i[1]~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[1]~14\, DAC0_inst|time_dac_i[1]~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[0]~feeder\, DAC0_inst|time_dac_i[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[0]\, DAC0_inst|time_dac_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[0]~19\, DAC0_inst|time_dac_i[0]~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[0]~15\, DAC0_inst|time_dac_i[0]~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~0\, DAC0_inst|Add3~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~2\, DAC0_inst|Add3~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~4\, DAC0_inst|Add3~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~6\, DAC0_inst|Add3~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~8\, DAC0_inst|Add3~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~10\, DAC0_inst|Add3~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~12\, DAC0_inst|Add3~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~14\, DAC0_inst|Add3~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~16\, DAC0_inst|Add3~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~18\, DAC0_inst|Add3~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~20\, DAC0_inst|Add3~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~22\, DAC0_inst|Add3~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~24\, DAC0_inst|Add3~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~26\, DAC0_inst|Add3~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~28\, DAC0_inst|Add3~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~17\, DAC0_inst|count~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~18\, DAC0_inst|count~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~19\, DAC0_inst|count~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~20\, DAC0_inst|count~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~21\, DAC0_inst|count~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~22\, DAC0_inst|count~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~23\, DAC0_inst|count~23, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~24\, DAC0_inst|count~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~25\, DAC0_inst|count~25, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~26\, DAC0_inst|count~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~27\, DAC0_inst|count~27, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~28\, DAC0_inst|count~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~29\, DAC0_inst|count~29, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|count~30\, DAC0_inst|count~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~1\, DAC0_inst|LessThan2~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~3\, DAC0_inst|LessThan2~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~5\, DAC0_inst|LessThan2~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~7\, DAC0_inst|LessThan2~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~9\, DAC0_inst|LessThan2~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~11\, DAC0_inst|LessThan2~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~13\, DAC0_inst|LessThan2~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~15\, DAC0_inst|LessThan2~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~17\, DAC0_inst|LessThan2~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~19\, DAC0_inst|LessThan2~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~21\, DAC0_inst|LessThan2~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~23\, DAC0_inst|LessThan2~23, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~25\, DAC0_inst|LessThan2~25, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~27\, DAC0_inst|LessThan2~27, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~29\, DAC0_inst|LessThan2~29, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan2~30\, DAC0_inst|LessThan2~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|timing~0\, DAC0_inst|timing~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|timing\, DAC0_inst|timing, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode~17\, DAC0_inst|dac_read_mode~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_V\, DAC0_inst|dac_read_mode.READ_V, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode~19\, DAC0_inst|dac_read_mode~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_dV_float\, DAC0_inst|dac_read_mode.READ_dV_float, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode~18\, DAC0_inst|dac_read_mode~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_dV\, DAC0_inst|dac_read_mode.READ_dV, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode~16\, DAC0_inst|dac_read_mode~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.DONE\, DAC0_inst|dac_read_mode.DONE, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode~20\, DAC0_inst|dac_read_mode~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.NONE\, DAC0_inst|dac_read_mode.NONE, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[13]~16\, DAC0_inst|read_addr_i[13]~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[13]~17\, DAC0_inst|read_addr_i[13]~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[0]\, DAC0_inst|read_addr_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[1]~18\, DAC0_inst|read_addr_i[1]~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[1]\, DAC0_inst|read_addr_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[2]~20\, DAC0_inst|read_addr_i[2]~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[2]\, DAC0_inst|read_addr_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[3]~22\, DAC0_inst|read_addr_i[3]~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[3]\, DAC0_inst|read_addr_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[4]~24\, DAC0_inst|read_addr_i[4]~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[4]\, DAC0_inst|read_addr_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[5]~26\, DAC0_inst|read_addr_i[5]~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[5]\, DAC0_inst|read_addr_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[6]~28\, DAC0_inst|read_addr_i[6]~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[6]\, DAC0_inst|read_addr_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[7]~30\, DAC0_inst|read_addr_i[7]~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[7]\, DAC0_inst|read_addr_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[8]~32\, DAC0_inst|read_addr_i[8]~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[8]\, DAC0_inst|read_addr_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[9]~34\, DAC0_inst|read_addr_i[9]~34, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[9]\, DAC0_inst|read_addr_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[10]~36\, DAC0_inst|read_addr_i[10]~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[10]\, DAC0_inst|read_addr_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[11]~38\, DAC0_inst|read_addr_i[11]~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[11]\, DAC0_inst|read_addr_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[12]~40\, DAC0_inst|read_addr_i[12]~40, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[12]\, DAC0_inst|read_addr_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[13]~42\, DAC0_inst|read_addr_i[13]~42, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr_i[13]\, DAC0_inst|read_addr_i[13], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder\, mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|address_reg_b[0]\, mem0|altsyncram_component|auto_generated|address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|out_address_reg_b[0]\, mem0|altsyncram_component|auto_generated|out_address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[3]\, comm_inst|data_out[3], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a19\, mem0|altsyncram_component|auto_generated|ram_block1a19, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a3\, mem0|altsyncram_component|auto_generated|ram_block1a3, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2\, mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~0\, DAC0_inst|Equal0~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~3\, DAC0_inst|Equal0~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~2\, DAC0_inst|Equal0~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~1\, DAC0_inst|Equal0~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~4\, DAC0_inst|Equal0~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state~0\, DAC0_inst|dac_state~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state\, DAC0_inst|dac_state, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|wr_i\, DAC0_inst|wr_i, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_rdl~2\, comm_inst|comm_rdl~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_rdl\, comm_inst|comm_rdl, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|process_0~0\, DAC1_inst|process_0~0, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0\, mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[0]~14\, DAC1_inst|read_addr_i[0]~14, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1\, mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[1]~18\, DAC1_inst|read_addr_i[1]~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[1]\, DAC1_inst|read_addr_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[2]~20\, DAC1_inst|read_addr_i[2]~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[2]\, DAC1_inst|read_addr_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[3]~22\, DAC1_inst|read_addr_i[3]~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[3]\, DAC1_inst|read_addr_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[4]~24\, DAC1_inst|read_addr_i[4]~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[4]\, DAC1_inst|read_addr_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[5]~26\, DAC1_inst|read_addr_i[5]~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[5]\, DAC1_inst|read_addr_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[6]~28\, DAC1_inst|read_addr_i[6]~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[6]\, DAC1_inst|read_addr_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[7]~30\, DAC1_inst|read_addr_i[7]~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[7]\, DAC1_inst|read_addr_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[8]~32\, DAC1_inst|read_addr_i[8]~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[8]\, DAC1_inst|read_addr_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[9]~34\, DAC1_inst|read_addr_i[9]~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[9]\, DAC1_inst|read_addr_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[10]~36\, DAC1_inst|read_addr_i[10]~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[10]\, DAC1_inst|read_addr_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[11]~38\, DAC1_inst|read_addr_i[11]~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[11]\, DAC1_inst|read_addr_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[12]~40\, DAC1_inst|read_addr_i[12]~40, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[12]\, DAC1_inst|read_addr_i[12], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a0\, mem1|altsyncram_component|auto_generated|ram_block1a0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[13]~42\, DAC1_inst|read_addr_i[13]~42, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[13]\, DAC1_inst|read_addr_i[13], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder\, mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|address_reg_b[0]\, mem1|altsyncram_component|auto_generated|address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|out_address_reg_b[0]\, mem1|altsyncram_component|auto_generated|out_address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a16\, mem1|altsyncram_component|auto_generated|ram_block1a16, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15\, mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a31\, mem1|altsyncram_component|auto_generated|ram_block1a31, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a15\, mem1|altsyncram_component|auto_generated|ram_block1a15, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14\, mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode~17\, DAC1_inst|dac_read_mode~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_V\, DAC1_inst|dac_read_mode.READ_V, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode~19\, DAC1_inst|dac_read_mode~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_dV_float\, DAC1_inst|dac_read_mode.READ_dV_float, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode~18\, DAC1_inst|dac_read_mode~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_dV\, DAC1_inst|dac_read_mode.READ_dV, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode~16\, DAC1_inst|dac_read_mode~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.DONE\, DAC1_inst|dac_read_mode.DONE, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|timing~0\, DAC1_inst|timing~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|timing\, DAC1_inst|timing, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode~21\, DAC1_inst|dac_read_mode~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode~22\, DAC1_inst|dac_read_mode~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_T\, DAC1_inst|dac_read_mode.READ_T, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[0]~0\, DAC1_inst|time_dac_read[0]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[15]\, DAC1_inst|time_dac_read[15], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a14\, mem1|altsyncram_component|auto_generated|ram_block1a14, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a30\, mem1|altsyncram_component|auto_generated|ram_block1a30, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13\, mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[14]\, DAC1_inst|time_dac_read[14], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a13\, mem1|altsyncram_component|auto_generated|ram_block1a13, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a29\, mem1|altsyncram_component|auto_generated|ram_block1a29, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12\, mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[13]\, DAC1_inst|time_dac_read[13], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a12\, mem1|altsyncram_component|auto_generated|ram_block1a12, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a28\, mem1|altsyncram_component|auto_generated|ram_block1a28, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11\, mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[12]\, DAC1_inst|time_dac_read[12], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a11\, mem1|altsyncram_component|auto_generated|ram_block1a11, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a27\, mem1|altsyncram_component|auto_generated|ram_block1a27, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10\, mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[11]\, DAC1_inst|time_dac_read[11], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a10\, mem1|altsyncram_component|auto_generated|ram_block1a10, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a26\, mem1|altsyncram_component|auto_generated|ram_block1a26, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9\, mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[10]\, DAC1_inst|time_dac_read[10], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a9\, mem1|altsyncram_component|auto_generated|ram_block1a9, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a25\, mem1|altsyncram_component|auto_generated|ram_block1a25, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8\, mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[9]\, DAC1_inst|time_dac_read[9], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a24\, mem1|altsyncram_component|auto_generated|ram_block1a24, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a8\, mem1|altsyncram_component|auto_generated|ram_block1a8, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7\, mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[8]\, DAC1_inst|time_dac_read[8], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a23\, mem1|altsyncram_component|auto_generated|ram_block1a23, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a7\, mem1|altsyncram_component|auto_generated|ram_block1a7, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6\, mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[7]\, DAC1_inst|time_dac_read[7], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a6\, mem1|altsyncram_component|auto_generated|ram_block1a6, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a22\, mem1|altsyncram_component|auto_generated|ram_block1a22, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5\, mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[6]\, DAC1_inst|time_dac_read[6], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a5\, mem1|altsyncram_component|auto_generated|ram_block1a5, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a21\, mem1|altsyncram_component|auto_generated|ram_block1a21, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4\, mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[5]\, DAC1_inst|time_dac_read[5], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a20\, mem1|altsyncram_component|auto_generated|ram_block1a20, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a4\, mem1|altsyncram_component|auto_generated|ram_block1a4, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3\, mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[4]\, DAC1_inst|time_dac_read[4], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a3\, mem1|altsyncram_component|auto_generated|ram_block1a3, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a19\, mem1|altsyncram_component|auto_generated|ram_block1a19, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2\, mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[3]\, DAC1_inst|time_dac_read[3], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a2\, mem1|altsyncram_component|auto_generated|ram_block1a2, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a18\, mem1|altsyncram_component|auto_generated|ram_block1a18, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0\, mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[2]\, DAC1_inst|time_dac_read[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[1]\, DAC1_inst|time_dac_read[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~0\, DAC1_inst|Add1~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~2\, DAC1_inst|Add1~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~4\, DAC1_inst|Add1~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~6\, DAC1_inst|Add1~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~8\, DAC1_inst|Add1~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~10\, DAC1_inst|Add1~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~12\, DAC1_inst|Add1~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~14\, DAC1_inst|Add1~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~16\, DAC1_inst|Add1~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~18\, DAC1_inst|Add1~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~20\, DAC1_inst|Add1~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~22\, DAC1_inst|Add1~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~24\, DAC1_inst|Add1~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~26\, DAC1_inst|Add1~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~28\, DAC1_inst|Add1~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~30\, DAC1_inst|Add1~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[15]\, DAC1_inst|time_dac_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[15]~0\, DAC1_inst|time_dac_i[15]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~31\, DAC1_inst|Add1~31, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[14]\, DAC1_inst|time_dac_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[14]~1\, DAC1_inst|time_dac_i[14]~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~32\, DAC1_inst|Add1~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[13]\, DAC1_inst|time_dac_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[13]~2\, DAC1_inst|time_dac_i[13]~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[12]\, DAC1_inst|time_dac_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~33\, DAC1_inst|Add1~33, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[12]~3\, DAC1_inst|time_dac_i[12]~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[11]\, DAC1_inst|time_dac_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~34\, DAC1_inst|Add1~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[11]~4\, DAC1_inst|time_dac_i[11]~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[10]\, DAC1_inst|time_dac_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~35\, DAC1_inst|Add1~35, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[10]~5\, DAC1_inst|time_dac_i[10]~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~36\, DAC1_inst|Add1~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[9]\, DAC1_inst|time_dac_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[9]~6\, DAC1_inst|time_dac_i[9]~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[8]\, DAC1_inst|time_dac_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~37\, DAC1_inst|Add1~37, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[8]~7\, DAC1_inst|time_dac_i[8]~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~38\, DAC1_inst|Add1~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[7]\, DAC1_inst|time_dac_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[7]~8\, DAC1_inst|time_dac_i[7]~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[6]\, DAC1_inst|time_dac_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~39\, DAC1_inst|Add1~39, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[6]~9\, DAC1_inst|time_dac_i[6]~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[5]~feeder\, DAC1_inst|time_dac_i[5]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[5]\, DAC1_inst|time_dac_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[5]~16\, DAC1_inst|time_dac_i[5]~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[5]~10\, DAC1_inst|time_dac_i[5]~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[4]~feeder\, DAC1_inst|time_dac_i[4]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[4]\, DAC1_inst|time_dac_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[4]~17\, DAC1_inst|time_dac_i[4]~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[4]~11\, DAC1_inst|time_dac_i[4]~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[3]~feeder\, DAC1_inst|time_dac_i[3]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[3]\, DAC1_inst|time_dac_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[3]~18\, DAC1_inst|time_dac_i[3]~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[3]~12\, DAC1_inst|time_dac_i[3]~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[2]~feeder\, DAC1_inst|time_dac_i[2]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[2]\, DAC1_inst|time_dac_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[2]~19\, DAC1_inst|time_dac_i[2]~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[2]~13\, DAC1_inst|time_dac_i[2]~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[1]~feeder\, DAC1_inst|time_dac_i[1]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[1]\, DAC1_inst|time_dac_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[0]\, DAC1_inst|time_dac_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~0\, DAC1_inst|LessThan1~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~1\, DAC1_inst|LessThan1~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~3\, DAC1_inst|LessThan1~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~2\, DAC1_inst|LessThan1~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~4\, DAC1_inst|LessThan1~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[1]~20\, DAC1_inst|time_dac_i[1]~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[1]~14\, DAC1_inst|time_dac_i[1]~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[0]~feeder\, DAC1_inst|time_dac_i[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[0]\, DAC1_inst|time_dac_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[0]~21\, DAC1_inst|time_dac_i[0]~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[0]~15\, DAC1_inst|time_dac_i[0]~15, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~0\, DAC1_inst|Add3~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~2\, DAC1_inst|Add3~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~4\, DAC1_inst|Add3~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~6\, DAC1_inst|Add3~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~8\, DAC1_inst|Add3~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~10\, DAC1_inst|Add3~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~12\, DAC1_inst|Add3~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~14\, DAC1_inst|Add3~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~16\, DAC1_inst|Add3~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~18\, DAC1_inst|Add3~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~20\, DAC1_inst|Add3~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~22\, DAC1_inst|Add3~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~24\, DAC1_inst|Add3~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~26\, DAC1_inst|Add3~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~28\, DAC1_inst|Add3~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[0]~32\, DAC1_inst|count[0]~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[0]\, DAC1_inst|count[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~31\, DAC1_inst|count~31, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[1]~34\, DAC1_inst|count[1]~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[1]\, DAC1_inst|count[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[2]~36\, DAC1_inst|count[2]~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[2]\, DAC1_inst|count[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[3]~38\, DAC1_inst|count[3]~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[3]\, DAC1_inst|count[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[4]~40\, DAC1_inst|count[4]~40, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[4]\, DAC1_inst|count[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[5]~42\, DAC1_inst|count[5]~42, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[5]\, DAC1_inst|count[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[6]~44\, DAC1_inst|count[6]~44, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[6]\, DAC1_inst|count[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[7]~46\, DAC1_inst|count[7]~46, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[7]\, DAC1_inst|count[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[8]~48\, DAC1_inst|count[8]~48, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[8]\, DAC1_inst|count[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[9]~50\, DAC1_inst|count[9]~50, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[9]\, DAC1_inst|count[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[10]~52\, DAC1_inst|count[10]~52, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[10]\, DAC1_inst|count[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[11]~54\, DAC1_inst|count[11]~54, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[11]\, DAC1_inst|count[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[12]~56\, DAC1_inst|count[12]~56, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[12]\, DAC1_inst|count[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[13]~58\, DAC1_inst|count[13]~58, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[13]\, DAC1_inst|count[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[14]~60\, DAC1_inst|count[14]~60, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[14]\, DAC1_inst|count[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[15]~62\, DAC1_inst|count[15]~62, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count[15]\, DAC1_inst|count[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~16\, DAC1_inst|count~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~17\, DAC1_inst|count~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~18\, DAC1_inst|count~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~19\, DAC1_inst|count~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~20\, DAC1_inst|count~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~21\, DAC1_inst|count~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~22\, DAC1_inst|count~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~23\, DAC1_inst|count~23, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~24\, DAC1_inst|count~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~25\, DAC1_inst|count~25, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~26\, DAC1_inst|count~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~27\, DAC1_inst|count~27, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~28\, DAC1_inst|count~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~29\, DAC1_inst|count~29, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|count~30\, DAC1_inst|count~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~1\, DAC1_inst|LessThan2~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~3\, DAC1_inst|LessThan2~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~5\, DAC1_inst|LessThan2~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~7\, DAC1_inst|LessThan2~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~9\, DAC1_inst|LessThan2~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~11\, DAC1_inst|LessThan2~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~13\, DAC1_inst|LessThan2~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~15\, DAC1_inst|LessThan2~15, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~17\, DAC1_inst|LessThan2~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~19\, DAC1_inst|LessThan2~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~21\, DAC1_inst|LessThan2~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~23\, DAC1_inst|LessThan2~23, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~25\, DAC1_inst|LessThan2~25, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~27\, DAC1_inst|LessThan2~27, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~29\, DAC1_inst|LessThan2~29, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan2~30\, DAC1_inst|LessThan2~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode~20\, DAC1_inst|dac_read_mode~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.NONE\, DAC1_inst|dac_read_mode.NONE, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[0]~16\, DAC1_inst|read_addr_i[0]~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[0]~17\, DAC1_inst|read_addr_i[0]~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr_i[0]\, DAC1_inst|read_addr_i[0], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a17\, mem1|altsyncram_component|auto_generated|ram_block1a17, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a1\, mem1|altsyncram_component|auto_generated|ram_block1a1, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1\, mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~0\, DAC1_inst|Equal0~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~3\, DAC1_inst|Equal0~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~1\, DAC1_inst|Equal0~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~2\, DAC1_inst|Equal0~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~4\, DAC1_inst|Equal0~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_state~0\, DAC1_inst|dac_state~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_state\, DAC1_inst|dac_state, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|wr_i\, DAC1_inst|wr_i, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[31]~0\, DAC0_inst|dac_dV_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[31]\, DAC0_inst|dac_dV_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~32\, DAC0_inst|dac_dV_i~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[31]\, DAC0_inst|dac_dV_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~0\, DAC0_inst|dac_dV_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[30]\, DAC0_inst|dac_dV_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~33\, DAC0_inst|dac_dV_i~33, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[30]\, DAC0_inst|dac_dV_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~1\, DAC0_inst|dac_dV_i~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[29]\, DAC0_inst|dac_dV_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~34\, DAC0_inst|dac_dV_i~34, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[29]\, DAC0_inst|dac_dV_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~2\, DAC0_inst|dac_dV_i~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[29]~feeder\, DAC0_inst|dac_out_read[29]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[31]~0\, DAC0_inst|dac_out_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[29]\, DAC0_inst|dac_out_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[28]\, DAC0_inst|dac_dV_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~35\, DAC0_inst|dac_dV_i~35, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[28]\, DAC0_inst|dac_dV_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~3\, DAC0_inst|dac_dV_i~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[27]~feeder\, DAC0_inst|dac_out_read[27]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[27]\, DAC0_inst|dac_out_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[27]\, DAC0_inst|dac_dV_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~36\, DAC0_inst|dac_dV_i~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[27]\, DAC0_inst|dac_dV_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~4\, DAC0_inst|dac_dV_i~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[26]\, DAC0_inst|dac_dV_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~37\, DAC0_inst|dac_dV_i~37, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[26]\, DAC0_inst|dac_dV_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~5\, DAC0_inst|dac_dV_i~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[25]\, DAC0_inst|dac_dV_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~38\, DAC0_inst|dac_dV_i~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[25]\, DAC0_inst|dac_dV_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~6\, DAC0_inst|dac_dV_i~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[24]\, DAC0_inst|dac_dV_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~39\, DAC0_inst|dac_dV_i~39, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[24]\, DAC0_inst|dac_dV_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~7\, DAC0_inst|dac_dV_i~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[24]~feeder\, DAC0_inst|dac_out_read[24]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[24]\, DAC0_inst|dac_out_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[23]\, DAC0_inst|dac_dV_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~40\, DAC0_inst|dac_dV_i~40, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[23]\, DAC0_inst|dac_dV_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~8\, DAC0_inst|dac_dV_i~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[22]\, DAC0_inst|dac_dV_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~41\, DAC0_inst|dac_dV_i~41, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[22]\, DAC0_inst|dac_dV_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~9\, DAC0_inst|dac_dV_i~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[21]\, DAC0_inst|dac_dV_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~42\, DAC0_inst|dac_dV_i~42, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[21]\, DAC0_inst|dac_dV_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~10\, DAC0_inst|dac_dV_i~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[21]~feeder\, DAC0_inst|dac_out_read[21]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[21]\, DAC0_inst|dac_out_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[20]\, DAC0_inst|dac_dV_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~43\, DAC0_inst|dac_dV_i~43, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[20]\, DAC0_inst|dac_dV_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~11\, DAC0_inst|dac_dV_i~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[19]\, DAC0_inst|dac_out_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[19]\, DAC0_inst|dac_dV_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~44\, DAC0_inst|dac_dV_i~44, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[19]\, DAC0_inst|dac_dV_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~12\, DAC0_inst|dac_dV_i~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[18]\, DAC0_inst|dac_dV_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~45\, DAC0_inst|dac_dV_i~45, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[18]\, DAC0_inst|dac_dV_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~13\, DAC0_inst|dac_dV_i~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[17]\, DAC0_inst|dac_dV_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~46\, DAC0_inst|dac_dV_i~46, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[17]\, DAC0_inst|dac_dV_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~14\, DAC0_inst|dac_dV_i~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[17]\, DAC0_inst|dac_out_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[16]\, DAC0_inst|dac_out_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[16]\, DAC0_inst|dac_dV_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~47\, DAC0_inst|dac_dV_i~47, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[16]\, DAC0_inst|dac_dV_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~15\, DAC0_inst|dac_dV_i~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[15]~1\, DAC0_inst|dac_dV_read[15]~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[15]\, DAC0_inst|dac_dV_read[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~48\, DAC0_inst|dac_dV_i~48, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[15]\, DAC0_inst|dac_dV_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~16\, DAC0_inst|dac_dV_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[14]\, DAC0_inst|dac_dV_read[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~49\, DAC0_inst|dac_dV_i~49, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[14]\, DAC0_inst|dac_dV_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~17\, DAC0_inst|dac_dV_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[13]\, DAC0_inst|dac_dV_read[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~50\, DAC0_inst|dac_dV_i~50, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[13]\, DAC0_inst|dac_dV_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~18\, DAC0_inst|dac_dV_i~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[12]\, DAC0_inst|dac_dV_read[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~51\, DAC0_inst|dac_dV_i~51, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[12]\, DAC0_inst|dac_dV_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~19\, DAC0_inst|dac_dV_i~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[11]\, DAC0_inst|dac_dV_read[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~52\, DAC0_inst|dac_dV_i~52, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[11]\, DAC0_inst|dac_dV_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~20\, DAC0_inst|dac_dV_i~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[10]\, DAC0_inst|dac_dV_read[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~53\, DAC0_inst|dac_dV_i~53, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[10]\, DAC0_inst|dac_dV_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~21\, DAC0_inst|dac_dV_i~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[9]\, DAC0_inst|dac_dV_read[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~54\, DAC0_inst|dac_dV_i~54, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[9]\, DAC0_inst|dac_dV_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~22\, DAC0_inst|dac_dV_i~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[8]\, DAC0_inst|dac_dV_read[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~55\, DAC0_inst|dac_dV_i~55, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[8]\, DAC0_inst|dac_dV_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~23\, DAC0_inst|dac_dV_i~23, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[7]\, DAC0_inst|dac_dV_read[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~56\, DAC0_inst|dac_dV_i~56, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[7]\, DAC0_inst|dac_dV_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~24\, DAC0_inst|dac_dV_i~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[6]\, DAC0_inst|dac_dV_read[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~57\, DAC0_inst|dac_dV_i~57, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[6]\, DAC0_inst|dac_dV_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~25\, DAC0_inst|dac_dV_i~25, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[5]\, DAC0_inst|dac_dV_read[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~58\, DAC0_inst|dac_dV_i~58, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[5]\, DAC0_inst|dac_dV_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~26\, DAC0_inst|dac_dV_i~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[4]\, DAC0_inst|dac_dV_read[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~59\, DAC0_inst|dac_dV_i~59, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[4]\, DAC0_inst|dac_dV_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~27\, DAC0_inst|dac_dV_i~27, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[3]\, DAC0_inst|dac_dV_read[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~60\, DAC0_inst|dac_dV_i~60, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[3]\, DAC0_inst|dac_dV_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~28\, DAC0_inst|dac_dV_i~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[2]\, DAC0_inst|dac_dV_read[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~61\, DAC0_inst|dac_dV_i~61, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[2]\, DAC0_inst|dac_dV_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~29\, DAC0_inst|dac_dV_i~29, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[1]\, DAC0_inst|dac_dV_read[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~62\, DAC0_inst|dac_dV_i~62, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[1]\, DAC0_inst|dac_dV_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~30\, DAC0_inst|dac_dV_i~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[0]\, DAC0_inst|dac_dV_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~63\, DAC0_inst|dac_dV_i~63, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[0]\, DAC0_inst|dac_dV_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~31\, DAC0_inst|dac_dV_i~31, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[0]~52\, DAC0_inst|dac_out_i[0]~52, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[0]\, DAC0_inst|dac_out_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~51\, DAC0_inst|dac_out_i~51, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[1]~54\, DAC0_inst|dac_out_i[1]~54, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[1]\, DAC0_inst|dac_out_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~50\, DAC0_inst|dac_out_i~50, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[2]~56\, DAC0_inst|dac_out_i[2]~56, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[2]\, DAC0_inst|dac_out_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~49\, DAC0_inst|dac_out_i~49, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[3]~58\, DAC0_inst|dac_out_i[3]~58, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[3]\, DAC0_inst|dac_out_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~48\, DAC0_inst|dac_out_i~48, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[4]~60\, DAC0_inst|dac_out_i[4]~60, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[4]\, DAC0_inst|dac_out_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~47\, DAC0_inst|dac_out_i~47, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[5]~62\, DAC0_inst|dac_out_i[5]~62, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[5]\, DAC0_inst|dac_out_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~46\, DAC0_inst|dac_out_i~46, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[6]~64\, DAC0_inst|dac_out_i[6]~64, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[6]\, DAC0_inst|dac_out_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~45\, DAC0_inst|dac_out_i~45, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[7]~66\, DAC0_inst|dac_out_i[7]~66, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[7]\, DAC0_inst|dac_out_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~44\, DAC0_inst|dac_out_i~44, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[8]~68\, DAC0_inst|dac_out_i[8]~68, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[8]\, DAC0_inst|dac_out_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~43\, DAC0_inst|dac_out_i~43, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[9]~70\, DAC0_inst|dac_out_i[9]~70, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[9]\, DAC0_inst|dac_out_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~42\, DAC0_inst|dac_out_i~42, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[10]~72\, DAC0_inst|dac_out_i[10]~72, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[10]\, DAC0_inst|dac_out_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~41\, DAC0_inst|dac_out_i~41, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[11]~74\, DAC0_inst|dac_out_i[11]~74, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[11]\, DAC0_inst|dac_out_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~40\, DAC0_inst|dac_out_i~40, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[12]~76\, DAC0_inst|dac_out_i[12]~76, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[12]\, DAC0_inst|dac_out_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~39\, DAC0_inst|dac_out_i~39, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[13]~78\, DAC0_inst|dac_out_i[13]~78, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[13]\, DAC0_inst|dac_out_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~38\, DAC0_inst|dac_out_i~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[14]~80\, DAC0_inst|dac_out_i[14]~80, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[14]\, DAC0_inst|dac_out_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~37\, DAC0_inst|dac_out_i~37, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[15]~82\, DAC0_inst|dac_out_i[15]~82, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[15]\, DAC0_inst|dac_out_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~36\, DAC0_inst|dac_out_i~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[16]~84\, DAC0_inst|dac_out_i[16]~84, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[16]\, DAC0_inst|dac_out_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~35\, DAC0_inst|dac_out_i~35, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[17]~86\, DAC0_inst|dac_out_i[17]~86, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[17]\, DAC0_inst|dac_out_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~34\, DAC0_inst|dac_out_i~34, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[18]~88\, DAC0_inst|dac_out_i[18]~88, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[18]\, DAC0_inst|dac_out_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[18]\, DAC0_inst|dac_out_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~33\, DAC0_inst|dac_out_i~33, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[19]~90\, DAC0_inst|dac_out_i[19]~90, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[19]\, DAC0_inst|dac_out_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~32\, DAC0_inst|dac_out_i~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[20]~92\, DAC0_inst|dac_out_i[20]~92, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[20]\, DAC0_inst|dac_out_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[20]\, DAC0_inst|dac_out_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[0]~11\, DAC0_inst|databus_q[0]~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[21]~94\, DAC0_inst|dac_out_i[21]~94, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[21]\, DAC0_inst|dac_out_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[1]~10\, DAC0_inst|databus_q[1]~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[22]~96\, DAC0_inst|dac_out_i[22]~96, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[22]\, DAC0_inst|dac_out_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[22]~feeder\, DAC0_inst|dac_out_read[22]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[22]\, DAC0_inst|dac_out_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[2]~9\, DAC0_inst|databus_q[2]~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[23]~98\, DAC0_inst|dac_out_i[23]~98, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[23]\, DAC0_inst|dac_out_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[23]~feeder\, DAC0_inst|dac_out_read[23]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[23]\, DAC0_inst|dac_out_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[3]~8\, DAC0_inst|databus_q[3]~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[24]~100\, DAC0_inst|dac_out_i[24]~100, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[24]\, DAC0_inst|dac_out_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[4]~7\, DAC0_inst|databus_q[4]~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[25]~102\, DAC0_inst|dac_out_i[25]~102, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[25]\, DAC0_inst|dac_out_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[25]~feeder\, DAC0_inst|dac_out_read[25]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[25]\, DAC0_inst|dac_out_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[5]~6\, DAC0_inst|databus_q[5]~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[26]~104\, DAC0_inst|dac_out_i[26]~104, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[26]\, DAC0_inst|dac_out_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[26]~feeder\, DAC0_inst|dac_out_read[26]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[26]\, DAC0_inst|dac_out_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[6]~5\, DAC0_inst|databus_q[6]~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[27]~106\, DAC0_inst|dac_out_i[27]~106, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[27]\, DAC0_inst|dac_out_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[7]~4\, DAC0_inst|databus_q[7]~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[28]~108\, DAC0_inst|dac_out_i[28]~108, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[28]\, DAC0_inst|dac_out_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[28]~feeder\, DAC0_inst|dac_out_read[28]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[28]\, DAC0_inst|dac_out_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[8]~3\, DAC0_inst|databus_q[8]~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[29]~110\, DAC0_inst|dac_out_i[29]~110, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[29]\, DAC0_inst|dac_out_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[9]~2\, DAC0_inst|databus_q[9]~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[30]~112\, DAC0_inst|dac_out_i[30]~112, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[30]\, DAC0_inst|dac_out_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[30]~feeder\, DAC0_inst|dac_out_read[30]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[30]\, DAC0_inst|dac_out_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[10]~1\, DAC0_inst|databus_q[10]~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[31]~114\, DAC0_inst|dac_out_i[31]~114, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[31]\, DAC0_inst|dac_out_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[31]~feeder\, DAC0_inst|dac_out_read[31]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[31]\, DAC0_inst|dac_out_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[11]~0\, DAC0_inst|databus_q[11]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[11]\, DAC0_inst|databus_q[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[10]\, DAC0_inst|databus_q[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[9]\, DAC0_inst|databus_q[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[8]\, DAC0_inst|databus_q[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[7]\, DAC0_inst|databus_q[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[6]\, DAC0_inst|databus_q[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[5]\, DAC0_inst|databus_q[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[4]\, DAC0_inst|databus_q[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[3]\, DAC0_inst|databus_q[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[2]\, DAC0_inst|databus_q[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[1]\, DAC0_inst|databus_q[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|databus_q[0]\, DAC0_inst|databus_q[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[31]~0\, DAC1_inst|dac_dV_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[31]\, DAC1_inst|dac_dV_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~32\, DAC1_inst|dac_dV_i~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[31]\, DAC1_inst|dac_dV_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~0\, DAC1_inst|dac_dV_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[31]~0\, DAC1_inst|dac_out_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[30]\, DAC1_inst|dac_out_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[30]\, DAC1_inst|dac_dV_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~33\, DAC1_inst|dac_dV_i~33, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[30]\, DAC1_inst|dac_dV_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~1\, DAC1_inst|dac_dV_i~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[29]\, DAC1_inst|dac_dV_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~34\, DAC1_inst|dac_dV_i~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[29]\, DAC1_inst|dac_dV_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~2\, DAC1_inst|dac_dV_i~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[28]\, DAC1_inst|dac_dV_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~35\, DAC1_inst|dac_dV_i~35, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[28]\, DAC1_inst|dac_dV_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~3\, DAC1_inst|dac_dV_i~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[27]\, DAC1_inst|dac_dV_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~36\, DAC1_inst|dac_dV_i~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[27]\, DAC1_inst|dac_dV_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~4\, DAC1_inst|dac_dV_i~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[27]~feeder\, DAC1_inst|dac_out_read[27]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[27]\, DAC1_inst|dac_out_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[26]~feeder\, DAC1_inst|dac_out_read[26]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[26]\, DAC1_inst|dac_out_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[26]\, DAC1_inst|dac_dV_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~37\, DAC1_inst|dac_dV_i~37, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[26]\, DAC1_inst|dac_dV_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~5\, DAC1_inst|dac_dV_i~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[25]\, DAC1_inst|dac_dV_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~38\, DAC1_inst|dac_dV_i~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[25]\, DAC1_inst|dac_dV_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~6\, DAC1_inst|dac_dV_i~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[24]\, DAC1_inst|dac_dV_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~39\, DAC1_inst|dac_dV_i~39, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[24]\, DAC1_inst|dac_dV_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~7\, DAC1_inst|dac_dV_i~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[23]\, DAC1_inst|dac_dV_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~40\, DAC1_inst|dac_dV_i~40, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[23]\, DAC1_inst|dac_dV_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~8\, DAC1_inst|dac_dV_i~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[22]\, DAC1_inst|dac_dV_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~41\, DAC1_inst|dac_dV_i~41, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[22]\, DAC1_inst|dac_dV_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~9\, DAC1_inst|dac_dV_i~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[21]\, DAC1_inst|dac_dV_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~42\, DAC1_inst|dac_dV_i~42, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[21]\, DAC1_inst|dac_dV_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~10\, DAC1_inst|dac_dV_i~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[20]\, DAC1_inst|dac_dV_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~43\, DAC1_inst|dac_dV_i~43, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[20]\, DAC1_inst|dac_dV_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~11\, DAC1_inst|dac_dV_i~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[20]~feeder\, DAC1_inst|dac_out_read[20]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[20]\, DAC1_inst|dac_out_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[19]\, DAC1_inst|dac_out_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[19]\, DAC1_inst|dac_dV_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~44\, DAC1_inst|dac_dV_i~44, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[19]\, DAC1_inst|dac_dV_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~12\, DAC1_inst|dac_dV_i~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[18]\, DAC1_inst|dac_out_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[18]\, DAC1_inst|dac_dV_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~45\, DAC1_inst|dac_dV_i~45, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[18]\, DAC1_inst|dac_dV_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~13\, DAC1_inst|dac_dV_i~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[17]\, DAC1_inst|dac_out_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[17]\, DAC1_inst|dac_dV_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~46\, DAC1_inst|dac_dV_i~46, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[17]\, DAC1_inst|dac_dV_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~14\, DAC1_inst|dac_dV_i~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[16]\, DAC1_inst|dac_dV_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~47\, DAC1_inst|dac_dV_i~47, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[16]\, DAC1_inst|dac_dV_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~15\, DAC1_inst|dac_dV_i~15, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[16]\, DAC1_inst|dac_out_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[15]~1\, DAC1_inst|dac_dV_read[15]~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[15]\, DAC1_inst|dac_dV_read[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~48\, DAC1_inst|dac_dV_i~48, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[15]\, DAC1_inst|dac_dV_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~16\, DAC1_inst|dac_dV_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[14]\, DAC1_inst|dac_dV_read[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~49\, DAC1_inst|dac_dV_i~49, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[14]\, DAC1_inst|dac_dV_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~17\, DAC1_inst|dac_dV_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[13]\, DAC1_inst|dac_dV_read[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~50\, DAC1_inst|dac_dV_i~50, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[13]\, DAC1_inst|dac_dV_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~18\, DAC1_inst|dac_dV_i~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[12]\, DAC1_inst|dac_dV_read[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~51\, DAC1_inst|dac_dV_i~51, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[12]\, DAC1_inst|dac_dV_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~19\, DAC1_inst|dac_dV_i~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[11]\, DAC1_inst|dac_dV_read[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~52\, DAC1_inst|dac_dV_i~52, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[11]\, DAC1_inst|dac_dV_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~20\, DAC1_inst|dac_dV_i~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[10]\, DAC1_inst|dac_dV_read[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~53\, DAC1_inst|dac_dV_i~53, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[10]\, DAC1_inst|dac_dV_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~21\, DAC1_inst|dac_dV_i~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[9]\, DAC1_inst|dac_dV_read[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~54\, DAC1_inst|dac_dV_i~54, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[9]\, DAC1_inst|dac_dV_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~22\, DAC1_inst|dac_dV_i~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[8]\, DAC1_inst|dac_dV_read[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~55\, DAC1_inst|dac_dV_i~55, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[8]\, DAC1_inst|dac_dV_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~23\, DAC1_inst|dac_dV_i~23, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[7]\, DAC1_inst|dac_dV_read[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~56\, DAC1_inst|dac_dV_i~56, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[7]\, DAC1_inst|dac_dV_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~24\, DAC1_inst|dac_dV_i~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[6]\, DAC1_inst|dac_dV_read[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~57\, DAC1_inst|dac_dV_i~57, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[6]\, DAC1_inst|dac_dV_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~25\, DAC1_inst|dac_dV_i~25, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[5]\, DAC1_inst|dac_dV_read[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~58\, DAC1_inst|dac_dV_i~58, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[5]\, DAC1_inst|dac_dV_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~26\, DAC1_inst|dac_dV_i~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[4]\, DAC1_inst|dac_dV_read[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~59\, DAC1_inst|dac_dV_i~59, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[4]\, DAC1_inst|dac_dV_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~27\, DAC1_inst|dac_dV_i~27, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[3]\, DAC1_inst|dac_dV_read[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~60\, DAC1_inst|dac_dV_i~60, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[3]\, DAC1_inst|dac_dV_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~28\, DAC1_inst|dac_dV_i~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[2]\, DAC1_inst|dac_dV_read[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~61\, DAC1_inst|dac_dV_i~61, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[2]\, DAC1_inst|dac_dV_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~29\, DAC1_inst|dac_dV_i~29, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[1]\, DAC1_inst|dac_dV_read[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~62\, DAC1_inst|dac_dV_i~62, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[1]\, DAC1_inst|dac_dV_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~30\, DAC1_inst|dac_dV_i~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[0]\, DAC1_inst|dac_dV_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~63\, DAC1_inst|dac_dV_i~63, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[0]\, DAC1_inst|dac_dV_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~31\, DAC1_inst|dac_dV_i~31, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[0]~52\, DAC1_inst|dac_out_i[0]~52, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[0]\, DAC1_inst|dac_out_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~51\, DAC1_inst|dac_out_i~51, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[1]~54\, DAC1_inst|dac_out_i[1]~54, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[1]\, DAC1_inst|dac_out_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~50\, DAC1_inst|dac_out_i~50, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[2]~56\, DAC1_inst|dac_out_i[2]~56, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[2]\, DAC1_inst|dac_out_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~49\, DAC1_inst|dac_out_i~49, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[3]~58\, DAC1_inst|dac_out_i[3]~58, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[3]\, DAC1_inst|dac_out_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~48\, DAC1_inst|dac_out_i~48, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[4]~60\, DAC1_inst|dac_out_i[4]~60, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[4]\, DAC1_inst|dac_out_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~47\, DAC1_inst|dac_out_i~47, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[5]~62\, DAC1_inst|dac_out_i[5]~62, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[5]\, DAC1_inst|dac_out_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~46\, DAC1_inst|dac_out_i~46, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[6]~64\, DAC1_inst|dac_out_i[6]~64, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[6]\, DAC1_inst|dac_out_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~45\, DAC1_inst|dac_out_i~45, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[7]~66\, DAC1_inst|dac_out_i[7]~66, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[7]\, DAC1_inst|dac_out_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~44\, DAC1_inst|dac_out_i~44, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[8]~68\, DAC1_inst|dac_out_i[8]~68, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[8]\, DAC1_inst|dac_out_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~43\, DAC1_inst|dac_out_i~43, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[9]~70\, DAC1_inst|dac_out_i[9]~70, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[9]\, DAC1_inst|dac_out_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~42\, DAC1_inst|dac_out_i~42, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[10]~72\, DAC1_inst|dac_out_i[10]~72, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[10]\, DAC1_inst|dac_out_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~41\, DAC1_inst|dac_out_i~41, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[11]~74\, DAC1_inst|dac_out_i[11]~74, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[11]\, DAC1_inst|dac_out_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~40\, DAC1_inst|dac_out_i~40, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[12]~76\, DAC1_inst|dac_out_i[12]~76, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[12]\, DAC1_inst|dac_out_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~39\, DAC1_inst|dac_out_i~39, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[13]~78\, DAC1_inst|dac_out_i[13]~78, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[13]\, DAC1_inst|dac_out_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~38\, DAC1_inst|dac_out_i~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[14]~80\, DAC1_inst|dac_out_i[14]~80, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[14]\, DAC1_inst|dac_out_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~37\, DAC1_inst|dac_out_i~37, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[15]~82\, DAC1_inst|dac_out_i[15]~82, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[15]\, DAC1_inst|dac_out_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~36\, DAC1_inst|dac_out_i~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[16]~84\, DAC1_inst|dac_out_i[16]~84, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[16]\, DAC1_inst|dac_out_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~35\, DAC1_inst|dac_out_i~35, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[17]~86\, DAC1_inst|dac_out_i[17]~86, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[17]\, DAC1_inst|dac_out_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~34\, DAC1_inst|dac_out_i~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[18]~88\, DAC1_inst|dac_out_i[18]~88, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[18]\, DAC1_inst|dac_out_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~33\, DAC1_inst|dac_out_i~33, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[19]~90\, DAC1_inst|dac_out_i[19]~90, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[19]\, DAC1_inst|dac_out_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~32\, DAC1_inst|dac_out_i~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[20]~92\, DAC1_inst|dac_out_i[20]~92, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[20]\, DAC1_inst|dac_out_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[0]~11\, DAC1_inst|databus_q[0]~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[21]~94\, DAC1_inst|dac_out_i[21]~94, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[21]\, DAC1_inst|dac_out_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[21]\, DAC1_inst|dac_out_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[1]~10\, DAC1_inst|databus_q[1]~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[22]~96\, DAC1_inst|dac_out_i[22]~96, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[22]\, DAC1_inst|dac_out_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[22]~feeder\, DAC1_inst|dac_out_read[22]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[22]\, DAC1_inst|dac_out_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[2]~9\, DAC1_inst|databus_q[2]~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[23]~98\, DAC1_inst|dac_out_i[23]~98, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[23]\, DAC1_inst|dac_out_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[23]~feeder\, DAC1_inst|dac_out_read[23]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[23]\, DAC1_inst|dac_out_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[3]~8\, DAC1_inst|databus_q[3]~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[24]~100\, DAC1_inst|dac_out_i[24]~100, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[24]\, DAC1_inst|dac_out_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[24]~feeder\, DAC1_inst|dac_out_read[24]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[24]\, DAC1_inst|dac_out_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[4]~7\, DAC1_inst|databus_q[4]~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[25]~102\, DAC1_inst|dac_out_i[25]~102, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[25]\, DAC1_inst|dac_out_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[25]~feeder\, DAC1_inst|dac_out_read[25]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[25]\, DAC1_inst|dac_out_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[5]~6\, DAC1_inst|databus_q[5]~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[26]~104\, DAC1_inst|dac_out_i[26]~104, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[26]\, DAC1_inst|dac_out_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[6]~5\, DAC1_inst|databus_q[6]~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[27]~106\, DAC1_inst|dac_out_i[27]~106, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[27]\, DAC1_inst|dac_out_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[7]~4\, DAC1_inst|databus_q[7]~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[28]~108\, DAC1_inst|dac_out_i[28]~108, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[28]\, DAC1_inst|dac_out_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[28]~feeder\, DAC1_inst|dac_out_read[28]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[28]\, DAC1_inst|dac_out_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[8]~3\, DAC1_inst|databus_q[8]~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[29]~110\, DAC1_inst|dac_out_i[29]~110, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[29]\, DAC1_inst|dac_out_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[29]~feeder\, DAC1_inst|dac_out_read[29]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[29]\, DAC1_inst|dac_out_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[9]~2\, DAC1_inst|databus_q[9]~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[30]~112\, DAC1_inst|dac_out_i[30]~112, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[30]\, DAC1_inst|dac_out_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[10]~1\, DAC1_inst|databus_q[10]~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[31]~114\, DAC1_inst|dac_out_i[31]~114, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[31]\, DAC1_inst|dac_out_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[31]\, DAC1_inst|dac_out_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[11]~0\, DAC1_inst|databus_q[11]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[11]\, DAC1_inst|databus_q[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[10]\, DAC1_inst|databus_q[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[9]\, DAC1_inst|databus_q[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[8]\, DAC1_inst|databus_q[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[7]\, DAC1_inst|databus_q[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[6]\, DAC1_inst|databus_q[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[5]\, DAC1_inst|databus_q[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[4]\, DAC1_inst|databus_q[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[3]\, DAC1_inst|databus_q[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[2]\, DAC1_inst|databus_q[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[1]\, DAC1_inst|databus_q[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|databus_q[0]\, DAC1_inst|databus_q[0], DE0_myfirstfpga, 1
instance = comp, \button0~input\, button0~input, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[7]~0\, LED_mux|LPM_MUX_component|auto_generated|result_node[7]~0, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[6]~1\, LED_mux|LPM_MUX_component|auto_generated|result_node[6]~1, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[5]~2\, LED_mux|LPM_MUX_component|auto_generated|result_node[5]~2, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[4]~3\, LED_mux|LPM_MUX_component|auto_generated|result_node[4]~3, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[3]~4\, LED_mux|LPM_MUX_component|auto_generated|result_node[3]~4, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[2]~5\, LED_mux|LPM_MUX_component|auto_generated|result_node[2]~5, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[1]~6\, LED_mux|LPM_MUX_component|auto_generated|result_node[1]~6, DE0_myfirstfpga, 1
instance = comp, \LED_mux|LPM_MUX_component|auto_generated|result_node[0]~7\, LED_mux|LPM_MUX_component|auto_generated|result_node[0]~7, DE0_myfirstfpga, 1
instance = comp, \LogicIn1~input\, LogicIn1~input, DE0_myfirstfpga, 1
instance = comp, \LogicIn2~input\, LogicIn2~input, DE0_myfirstfpga, 1
