{"sha": "a0a6e3f70ada6957540ae9c57c255338cebe54d3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTBhNmUzZjcwYWRhNjk1NzU0MGFlOWM1N2MyNTUzMzhjZWJlNTRkMw==", "commit": {"author": {"name": "Matthew Gretton-Dann", "email": "matthew.gretton-dann@arm.com", "date": "2012-03-13T10:53:57Z"}, "committer": {"name": "Matthew Gretton-Dann", "email": "mgretton@gcc.gnu.org", "date": "2012-03-13T10:53:57Z"}, "message": "neon.ml (ops): Fixup expected instructions for unsigned vector compares.\n\n\t* gcc/config/arm/neon.ml (ops): Fixup expected instructions for\n\tunsigned vector compares.\n\nFrom-SVN: r185328", "tree": {"sha": "42462955e0d31178ecd401ffc15b2dedfc518665", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/42462955e0d31178ecd401ffc15b2dedfc518665"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a0a6e3f70ada6957540ae9c57c255338cebe54d3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a0a6e3f70ada6957540ae9c57c255338cebe54d3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a0a6e3f70ada6957540ae9c57c255338cebe54d3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a0a6e3f70ada6957540ae9c57c255338cebe54d3/comments", "author": {"login": "matt-gretton-dann", "id": 53790742, "node_id": "MDQ6VXNlcjUzNzkwNzQy", "avatar_url": "https://avatars.githubusercontent.com/u/53790742?v=4", "gravatar_id": "", "url": "https://api.github.com/users/matt-gretton-dann", "html_url": "https://github.com/matt-gretton-dann", "followers_url": "https://api.github.com/users/matt-gretton-dann/followers", "following_url": "https://api.github.com/users/matt-gretton-dann/following{/other_user}", "gists_url": "https://api.github.com/users/matt-gretton-dann/gists{/gist_id}", "starred_url": "https://api.github.com/users/matt-gretton-dann/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/matt-gretton-dann/subscriptions", "organizations_url": "https://api.github.com/users/matt-gretton-dann/orgs", "repos_url": "https://api.github.com/users/matt-gretton-dann/repos", "events_url": "https://api.github.com/users/matt-gretton-dann/events{/privacy}", "received_events_url": "https://api.github.com/users/matt-gretton-dann/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "9ec960239680726720385bcb82725d0c14204546", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9ec960239680726720385bcb82725d0c14204546", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9ec960239680726720385bcb82725d0c14204546"}], "stats": {"total": 27, "additions": 21, "deletions": 6}, "files": [{"sha": "c8de4f9124561e67d9f69fadd94a3bf22f30f1e6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0a6e3f70ada6957540ae9c57c255338cebe54d3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0a6e3f70ada6957540ae9c57c255338cebe54d3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a0a6e3f70ada6957540ae9c57c255338cebe54d3", "patch": "@@ -1,3 +1,8 @@\n+2012-03-13  Matthew Gretton-Dann  <matthew.gretton-dann@arm.com>\n+\n+\t* config/arm/neon.ml (ops): Fixup expected instructions for\n+\tunsigned vector compares.\n+\n 2012-03-13  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* config/i386/i386.c (ix86_decompose_address): Prevent %fs:(%reg)"}, {"sha": "85eb5ec42f2bf1f712c24307510c695d6e836fca", "filename": "gcc/config/arm/neon.ml", "status": "modified", "additions": 16, "deletions": 6, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0a6e3f70ada6957540ae9c57c255338cebe54d3/gcc%2Fconfig%2Farm%2Fneon.ml", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0a6e3f70ada6957540ae9c57c255338cebe54d3/gcc%2Fconfig%2Farm%2Fneon.ml", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fneon.ml?ref=a0a6e3f70ada6957540ae9c57c255338cebe54d3", "patch": "@@ -780,14 +780,19 @@ let ops =\n \n     (* Comparison, greater-than or equal.  *)\n     Vcge, [], All (3, Dreg), \"vcge\", cmp_sign_matters, F32 :: s_8_32;\n-    Vcge, [Builtin_name \"vcgeu\"], All (3, Dreg), \"vcge\", cmp_sign_matters, u_8_32;\n+    Vcge, [Instruction_name [\"vcge\"]; Builtin_name \"vcgeu\"],\n+      All (3, Dreg), \"vcge\", cmp_sign_matters,\n+      u_8_32;\n     Vcge, [], All (3, Qreg), \"vcgeQ\", cmp_sign_matters, F32 :: s_8_32;\n-    Vcge, [Builtin_name \"vcgeu\"], All (3, Qreg), \"vcgeQ\", cmp_sign_matters, u_8_32;\n+    Vcge, [Instruction_name [\"vcge\"]; Builtin_name \"vcgeu\"],\n+      All (3, Qreg), \"vcgeQ\", cmp_sign_matters,\n+      u_8_32;\n \n     (* Comparison, less-than or equal.  *)\n     Vcle, [Flipped \"vcge\"], All (3, Dreg), \"vcle\", cmp_sign_matters,\n       F32 :: s_8_32;\n-    Vcle, [Flipped \"vcgeu\"], All (3, Dreg), \"vcle\", cmp_sign_matters,\n+    Vcle, [Instruction_name [\"vcge\"]; Flipped \"vcgeu\"],\n+      All (3, Dreg), \"vcle\", cmp_sign_matters,\n       u_8_32;\n     Vcle, [Instruction_name [\"vcge\"]; Flipped \"vcgeQ\"],\n       All (3, Qreg), \"vcleQ\", cmp_sign_matters,\n@@ -798,14 +803,19 @@ let ops =\n \n     (* Comparison, greater-than.  *)\n     Vcgt, [], All (3, Dreg), \"vcgt\", cmp_sign_matters, F32 :: s_8_32;\n-    Vcgt, [Builtin_name \"vcgtu\"], All (3, Dreg), \"vcgt\", cmp_sign_matters, u_8_32;\n+    Vcgt, [Instruction_name [\"vcgt\"]; Builtin_name \"vcgtu\"],\n+      All (3, Dreg), \"vcgt\", cmp_sign_matters,\n+      u_8_32;\n     Vcgt, [], All (3, Qreg), \"vcgtQ\", cmp_sign_matters, F32 :: s_8_32;\n-    Vcgt, [Builtin_name \"vcgtu\"], All (3, Qreg), \"vcgtQ\", cmp_sign_matters, u_8_32;\n+    Vcgt, [Instruction_name [\"vcgt\"]; Builtin_name \"vcgtu\"],\n+      All (3, Qreg), \"vcgtQ\", cmp_sign_matters,\n+      u_8_32;\n \n     (* Comparison, less-than.  *)\n     Vclt, [Flipped \"vcgt\"], All (3, Dreg), \"vclt\", cmp_sign_matters,\n       F32 :: s_8_32;\n-    Vclt, [Flipped \"vcgtu\"], All (3, Dreg), \"vclt\", cmp_sign_matters,\n+    Vclt, [Instruction_name [\"vcgt\"]; Flipped \"vcgtu\"],\n+      All (3, Dreg), \"vclt\", cmp_sign_matters,\n       u_8_32;\n     Vclt, [Instruction_name [\"vcgt\"]; Flipped \"vcgtQ\"],\n       All (3, Qreg), \"vcltQ\", cmp_sign_matters,"}]}