// Seed: 1971335150
module module_0 ();
  assign id_1 = (1);
  wire id_2;
  always @(*);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1] = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0();
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_7, id_8;
  module_0();
endmodule
