TimeQuest Timing Analyzer report for lcd_char
Tue Mar 20 15:40:50 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; lcd_char                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processors 3-4         ;   1.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303 ; 33.0 MHz  ; 0.000 ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; clk    ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { video_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 97.24 MHz  ; 97.24 MHz       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 224.67 MHz ; 224.67 MHz      ; clk                                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 15.549 ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 20.019 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; clk                                                      ; 0.493 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.742  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 14.868 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                               ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 15.549 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 4.372      ;
; 15.728 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 4.193      ;
; 15.849 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 4.072      ;
; 15.922 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.999      ;
; 15.942 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.979      ;
; 16.071 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.850      ;
; 16.087 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.834      ;
; 16.124 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.797      ;
; 16.221 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.700      ;
; 16.282 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.639      ;
; 16.493 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.428      ;
; 16.601 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.320      ;
; 16.629 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.292      ;
; 16.655 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.266      ;
; 16.685 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.236      ;
; 16.710 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.211      ;
; 16.724 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.197      ;
; 16.745 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.176      ;
; 16.747 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.174      ;
; 16.771 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.150      ;
; 16.772 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 3.149      ;
; 16.775 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.146      ;
; 16.797 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.124      ;
; 16.801 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.120      ;
; 16.827 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.094      ;
; 16.831 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.090      ;
; 16.856 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.065      ;
; 16.870 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.051      ;
; 16.874 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.047      ;
; 16.891 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.030      ;
; 16.893 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.028      ;
; 16.897 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.024      ;
; 16.917 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.004      ;
; 16.921 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.000      ;
; 16.943 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.978      ;
; 16.944 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.977      ;
; 16.947 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.974      ;
; 16.973 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.948      ;
; 16.974 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.947      ;
; 16.977 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.944      ;
; 17.002 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.919      ;
; 17.016 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.905      ;
; 17.020 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.901      ;
; 17.037 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.884      ;
; 17.039 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.882      ;
; 17.043 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.878      ;
; 17.063 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.858      ;
; 17.067 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.854      ;
; 17.068 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.853      ;
; 17.089 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.832      ;
; 17.090 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.831      ;
; 17.093 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.828      ;
; 17.094 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.827      ;
; 17.119 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.802      ;
; 17.120 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.801      ;
; 17.123 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.798      ;
; 17.124 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.797      ;
; 17.148 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.773      ;
; 17.162 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.759      ;
; 17.166 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.755      ;
; 17.181 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.740      ;
; 17.183 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.738      ;
; 17.185 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.736      ;
; 17.186 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 2.735      ;
; 17.189 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.732      ;
; 17.190 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 2.731      ;
; 17.209 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.712      ;
; 17.213 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.708      ;
; 17.214 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.707      ;
; 17.215 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.706      ;
; 17.235 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.686      ;
; 17.236 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.685      ;
; 17.239 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.682      ;
; 17.240 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.681      ;
; 17.241 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.680      ;
; 17.265 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.656      ;
; 17.266 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.655      ;
; 17.269 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.652      ;
; 17.270 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.651      ;
; 17.271 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.650      ;
; 17.294 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.627      ;
; 17.308 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.613      ;
; 17.312 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.609      ;
; 17.327 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.594      ;
; 17.328 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.593      ;
; 17.329 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.592      ;
; 17.331 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.590      ;
; 17.335 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.586      ;
; 17.354 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.567      ;
; 17.355 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.566      ;
; 17.359 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.562      ;
; 17.360 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.561      ;
; 17.361 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.560      ;
; 17.371 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.550      ;
; 17.381 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.540      ;
; 17.382 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.539      ;
; 17.384 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 20.000       ; -0.081     ; 2.536      ;
; 17.386 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.535      ;
; 17.387 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.534      ;
; 17.400 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.080     ; 2.521      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.019 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.472     ; 9.813      ;
; 20.020 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.471     ; 9.813      ;
; 20.416 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.470     ; 9.418      ;
; 20.417 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.469     ; 9.418      ;
; 20.543 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[18] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.474     ; 9.287      ;
; 20.543 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[22] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.474     ; 9.287      ;
; 20.544 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[21] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.474     ; 9.286      ;
; 20.545 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[16] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.474     ; 9.285      ;
; 20.545 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.474     ; 9.285      ;
; 20.545 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[23] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.474     ; 9.285      ;
; 20.940 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[18] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.472     ; 8.892      ;
; 20.940 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[22] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.472     ; 8.892      ;
; 20.941 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[21] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.472     ; 8.891      ;
; 20.942 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[16] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.472     ; 8.890      ;
; 20.942 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.472     ; 8.890      ;
; 20.942 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[23] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.472     ; 8.890      ;
; 21.196 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[8]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.481     ; 8.627      ;
; 21.373 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[6]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.451      ;
; 21.375 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[2]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.449      ;
; 21.376 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.448      ;
; 21.377 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[0]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.447      ;
; 21.377 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[1]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.447      ;
; 21.378 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.446      ;
; 21.378 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[4]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.446      ;
; 21.382 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[13] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.481     ; 8.441      ;
; 21.383 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.481     ; 8.440      ;
; 21.383 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[12] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.481     ; 8.440      ;
; 21.383 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.481     ; 8.440      ;
; 21.384 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[14] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.481     ; 8.439      ;
; 21.385 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[11] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.481     ; 8.438      ;
; 21.428 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[9]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 8.396      ;
; 21.561 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[8]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.479     ; 8.264      ;
; 21.770 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[6]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.056      ;
; 21.772 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[2]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.054      ;
; 21.773 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.053      ;
; 21.774 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[0]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.052      ;
; 21.774 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[1]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.052      ;
; 21.775 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.051      ;
; 21.775 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[4]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.051      ;
; 21.779 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[13] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.479     ; 8.046      ;
; 21.780 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.479     ; 8.045      ;
; 21.780 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[12] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.479     ; 8.045      ;
; 21.780 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.479     ; 8.045      ;
; 21.781 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[14] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.479     ; 8.044      ;
; 21.782 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[11] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.479     ; 8.043      ;
; 21.825 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[9]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 8.001      ;
; 22.033 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[7]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.480     ; 7.791      ;
; 22.430 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[7]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.478     ; 7.396      ;
; 23.058 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 7.171      ;
; 23.058 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 7.171      ;
; 23.058 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 7.171      ;
; 23.078 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 7.151      ;
; 23.078 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 7.151      ;
; 23.078 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 7.151      ;
; 23.254 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.975      ;
; 23.254 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.975      ;
; 23.254 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.975      ;
; 23.395 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 6.832      ;
; 23.395 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 6.832      ;
; 23.395 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 6.832      ;
; 23.914 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.315      ;
; 23.914 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.315      ;
; 23.914 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.315      ;
; 23.945 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.284      ;
; 23.945 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.284      ;
; 23.945 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.284      ;
; 23.957 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 6.242      ;
; 24.124 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 6.075      ;
; 24.165 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.064      ;
; 24.165 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.064      ;
; 24.165 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 6.064      ;
; 24.252 ; color_bar:color_bar_m0|h_cnt[2]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 5.947      ;
; 24.263 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.966      ;
; 24.263 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.966      ;
; 24.263 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.966      ;
; 24.325 ; color_bar:color_bar_m0|active_x[6]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.904      ;
; 24.325 ; color_bar:color_bar_m0|active_x[6]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.904      ;
; 24.325 ; color_bar:color_bar_m0|active_x[6]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.904      ;
; 24.335 ; color_bar:color_bar_m0|h_cnt[6]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 5.864      ;
; 24.341 ; color_bar:color_bar_m0|h_cnt[8]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 5.858      ;
; 24.397 ; color_bar:color_bar_m0|h_cnt[1]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 5.802      ;
; 24.430 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[0]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.768      ;
; 24.430 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[7]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.768      ;
; 24.430 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[3]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.768      ;
; 24.430 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[4]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.768      ;
; 24.430 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[5]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.768      ;
; 24.430 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[6]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.768      ;
; 24.430 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[8]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.768      ;
; 24.460 ; color_bar:color_bar_m0|active_x[7]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.769      ;
; 24.460 ; color_bar:color_bar_m0|active_x[7]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.769      ;
; 24.460 ; color_bar:color_bar_m0|active_x[7]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 5.769      ;
; 24.472 ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 5.760      ;
; 24.473 ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.071     ; 5.760      ;
; 24.485 ; color_bar:color_bar_m0|h_cnt[9]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 5.714      ;
; 24.505 ; color_bar:color_bar_m0|v_active                                                                                                              ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 5.739      ;
; 24.505 ; color_bar:color_bar_m0|v_active                                                                                                              ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 5.739      ;
; 24.505 ; color_bar:color_bar_m0|v_active                                                                                                              ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 5.739      ;
; 24.530 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_active       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.668      ;
; 24.597 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[0]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.601      ;
; 24.597 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[7]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.106     ; 5.601      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; color_bar:color_bar_m0|active_x[0]                                      ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; color_bar:color_bar_m0|hs_reg                                           ; color_bar:color_bar_m0|hs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.180      ;
; 0.453 ; color_bar:color_bar_m0|h_active                                         ; color_bar:color_bar_m0|h_active                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; color_bar:color_bar_m0|vs_reg                                           ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; color_bar:color_bar_m0|v_active                                         ; color_bar:color_bar_m0|v_active                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.191      ;
; 0.492 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.219      ;
; 0.501 ; color_bar:color_bar_m0|vs_reg                                           ; color_bar:color_bar_m0|vs_reg_d0                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.507 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.234      ;
; 0.518 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0         ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.248      ;
; 0.522 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.249      ;
; 0.523 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.250      ;
; 0.524 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.253      ;
; 0.524 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.251      ;
; 0.534 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.261      ;
; 0.541 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1         ; osd_display:osd_display_m0|pos_vs_d0                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.547 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.274      ;
; 0.685 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.977      ;
; 0.698 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[8]  ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[8]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[16] ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16]                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.700 ; color_bar:color_bar_m0|video_active_d0                                  ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; color_bar:color_bar_m0|hs_reg                                           ; color_bar:color_bar_m0|hs_reg_d0                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.995      ;
; 0.707 ; osd_display:osd_display_m0|pos_vs_d0                                    ; osd_display:osd_display_m0|pos_vs_d1                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.725 ; color_bar:color_bar_m0|v_cnt[0]                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.737 ; osd_display:osd_display_m0|osd_ram_addr[1]                              ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; osd_display:osd_display_m0|osd_ram_addr[2]                              ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.745 ; color_bar:color_bar_m0|h_cnt[11]                                        ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; color_bar:color_bar_m0|v_cnt[9]                                         ; color_bar:color_bar_m0|v_cnt[9]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; color_bar:color_bar_m0|v_cnt[2]                                         ; color_bar:color_bar_m0|v_cnt[2]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; color_bar:color_bar_m0|v_cnt[11]                                        ; color_bar:color_bar_m0|v_cnt[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; color_bar:color_bar_m0|v_cnt[10]                                        ; color_bar:color_bar_m0|v_cnt[10]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.753 ; color_bar:color_bar_m0|v_cnt[1]                                         ; color_bar:color_bar_m0|v_cnt[1]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; color_bar:color_bar_m0|v_cnt[1]                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; osd_display:osd_display_m0|osd_ram_addr[0]                              ; osd_display:osd_display_m0|osd_ram_addr[0]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.758 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.761 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; color_bar:color_bar_m0|h_cnt[3]                                         ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.491      ;
; 0.762 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; osd_display:osd_display_m0|osd_x[1]                                     ; osd_display:osd_display_m0|osd_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_ram_addr[11]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; color_bar:color_bar_m0|h_cnt[7]                                         ; color_bar:color_bar_m0|h_cnt[7]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; color_bar:color_bar_m0|h_cnt[6]                                         ; color_bar:color_bar_m0|h_cnt[6]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; osd_display:osd_display_m0|osd_ram_addr[13]                             ; osd_display:osd_display_m0|osd_ram_addr[13]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_ram_addr[9]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_ram_addr[7]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_ram_addr[4]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; color_bar:color_bar_m0|h_cnt[4]                                         ; color_bar:color_bar_m0|h_cnt[4]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; osd_display:osd_display_m0|osd_x[2]                                     ; osd_display:osd_display_m0|osd_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.060      ;
; 0.766 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_ram_addr[12]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_ram_addr[10]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_ram_addr[8]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.496      ;
; 0.768 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.497      ;
; 0.769 ; color_bar:color_bar_m0|h_cnt[1]                                         ; color_bar:color_bar_m0|h_cnt[1]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; color_bar:color_bar_m0|h_cnt[2]                                         ; color_bar:color_bar_m0|h_cnt[2]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.774 ; color_bar:color_bar_m0|h_cnt[8]                                         ; color_bar:color_bar_m0|h_cnt[8]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.779 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.506      ;
; 0.779 ; color_bar:color_bar_m0|h_cnt[9]                                         ; color_bar:color_bar_m0|h_cnt[9]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.781 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.781 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.781 ; color_bar:color_bar_m0|h_cnt[11]                                        ; color_bar:color_bar_m0|h_cnt[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.787 ; osd_display:osd_display_m0|osd_x[0]                                     ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.788 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_ram_addr[6]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[0]  ; osd_display:osd_display_m0|v_data[7]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.793 ; color_bar:color_bar_m0|h_cnt[0]                                         ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.087      ;
; 0.817 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.546      ;
; 0.836 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.565      ;
; 0.837 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 0.841 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.570      ;
; 0.849 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.143      ;
; 0.849 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.143      ;
; 0.870 ; osd_display:osd_display_m0|osd_ram_addr[13]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.599      ;
; 0.891 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.620      ;
; 0.912 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[19]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.206      ;
; 0.913 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[16]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.207      ;
; 0.913 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[21]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.207      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                               ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.493 ; ax_pwm:ax_pwm_m0|period_cnt[21] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.785      ;
; 0.744 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.750 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; ax_pwm:ax_pwm_m0|period_cnt[21] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.045      ;
; 0.757 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.050      ;
; 0.763 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.766 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.772 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.790 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.083      ;
; 0.947 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.956 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.248      ;
; 1.084 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.377      ;
; 1.098 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.105 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.398      ;
; 1.106 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.399      ;
; 1.108 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.403      ;
; 1.112 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.405      ;
; 1.114 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.407      ;
; 1.115 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.117 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.121 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.414      ;
; 1.128 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.142 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.437      ;
; 1.229 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.522      ;
; 1.230 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.524      ;
; 1.238 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.531      ;
; 1.239 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.533      ;
; 1.242 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.534      ;
; 1.245 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.538      ;
; 1.246 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.539      ;
; 1.248 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.252 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.545      ;
; 1.254 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.547      ;
; 1.255 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.548      ;
; 1.257 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.551      ;
; 1.259 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.551      ;
; 1.261 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.554      ;
; 1.273 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.568      ;
; 1.284 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.577      ;
; 1.285 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.577      ;
; 1.301 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.594      ;
; 1.319 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.612      ;
; 1.326 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.618      ;
; 1.354 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.646      ;
; 1.369 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.662      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 103.53 MHz ; 103.53 MHz      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 241.6 MHz  ; 241.6 MHz       ; clk                                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 15.861 ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 20.644 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; clk                                                      ; 0.457 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.753  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 14.866 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 15.861 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.072     ; 4.069      ;
; 16.017 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.914      ;
; 16.129 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.802      ;
; 16.179 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.752      ;
; 16.211 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.720      ;
; 16.319 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.612      ;
; 16.331 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.600      ;
; 16.397 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.534      ;
; 16.455 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.476      ;
; 16.536 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.395      ;
; 16.733 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 3.198      ;
; 16.973 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.958      ;
; 16.978 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.071     ; 2.953      ;
; 16.999 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.932      ;
; 17.038 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.893      ;
; 17.040 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.891      ;
; 17.079 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.852      ;
; 17.099 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.832      ;
; 17.106 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.825      ;
; 17.119 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.812      ;
; 17.123 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.808      ;
; 17.125 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.806      ;
; 17.164 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.767      ;
; 17.164 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.767      ;
; 17.166 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.765      ;
; 17.203 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.728      ;
; 17.203 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.728      ;
; 17.205 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.726      ;
; 17.225 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.706      ;
; 17.232 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.699      ;
; 17.245 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.686      ;
; 17.249 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.682      ;
; 17.251 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.680      ;
; 17.254 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.677      ;
; 17.290 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.641      ;
; 17.290 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.641      ;
; 17.291 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.640      ;
; 17.292 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.639      ;
; 17.329 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.602      ;
; 17.329 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.602      ;
; 17.330 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.601      ;
; 17.331 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.600      ;
; 17.351 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.580      ;
; 17.358 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.573      ;
; 17.371 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.560      ;
; 17.375 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.556      ;
; 17.377 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.554      ;
; 17.377 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.554      ;
; 17.380 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.551      ;
; 17.401 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.072     ; 2.529      ;
; 17.405 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.072     ; 2.525      ;
; 17.416 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.515      ;
; 17.416 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.515      ;
; 17.417 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.514      ;
; 17.418 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.513      ;
; 17.420 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.511      ;
; 17.455 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.476      ;
; 17.455 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.476      ;
; 17.456 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.475      ;
; 17.457 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.474      ;
; 17.459 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.472      ;
; 17.477 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.454      ;
; 17.484 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.447      ;
; 17.497 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.434      ;
; 17.499 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.432      ;
; 17.501 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.430      ;
; 17.503 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.428      ;
; 17.503 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.428      ;
; 17.503 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.428      ;
; 17.506 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.425      ;
; 17.542 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.389      ;
; 17.542 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.389      ;
; 17.543 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.388      ;
; 17.544 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.387      ;
; 17.546 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.385      ;
; 17.546 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.385      ;
; 17.581 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.350      ;
; 17.581 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.350      ;
; 17.582 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.349      ;
; 17.582 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.072     ; 2.348      ;
; 17.583 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.348      ;
; 17.585 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.346      ;
; 17.585 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.346      ;
; 17.603 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.328      ;
; 17.610 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.321      ;
; 17.623 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.308      ;
; 17.623 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.308      ;
; 17.625 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.306      ;
; 17.626 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.305      ;
; 17.627 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.304      ;
; 17.629 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.302      ;
; 17.629 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.302      ;
; 17.629 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.302      ;
; 17.632 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.299      ;
; 17.657 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.072     ; 2.273      ;
; 17.668 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.263      ;
; 17.668 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.263      ;
; 17.669 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 20.000       ; -0.072     ; 2.261      ;
; 17.669 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.262      ;
; 17.672 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.259      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.644 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.413     ; 9.248      ;
; 20.645 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.412     ; 9.248      ;
; 21.014 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.416     ; 8.875      ;
; 21.015 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.415     ; 8.875      ;
; 21.177 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[18] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.415     ; 8.713      ;
; 21.177 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[22] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.415     ; 8.713      ;
; 21.178 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[16] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.415     ; 8.712      ;
; 21.178 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.415     ; 8.712      ;
; 21.178 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[21] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.415     ; 8.712      ;
; 21.178 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[23] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.415     ; 8.712      ;
; 21.547 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[18] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.418     ; 8.340      ;
; 21.547 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[22] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.418     ; 8.340      ;
; 21.548 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[16] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.418     ; 8.339      ;
; 21.548 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.418     ; 8.339      ;
; 21.548 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[21] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.418     ; 8.339      ;
; 21.548 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[23] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.418     ; 8.339      ;
; 21.886 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[8]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.422     ; 7.997      ;
; 22.032 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[6]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.852      ;
; 22.033 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[2]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.851      ;
; 22.035 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[0]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.849      ;
; 22.035 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.849      ;
; 22.036 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[1]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.848      ;
; 22.036 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.848      ;
; 22.036 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[4]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.848      ;
; 22.050 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[13] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.422     ; 7.833      ;
; 22.051 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.422     ; 7.832      ;
; 22.051 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[12] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.422     ; 7.832      ;
; 22.051 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.422     ; 7.832      ;
; 22.052 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[14] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.422     ; 7.831      ;
; 22.053 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[11] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.422     ; 7.830      ;
; 22.076 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[9]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.808      ;
; 22.255 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[8]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.425     ; 7.625      ;
; 22.402 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[6]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.479      ;
; 22.403 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[2]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.478      ;
; 22.405 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[0]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.476      ;
; 22.405 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.476      ;
; 22.406 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[1]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.475      ;
; 22.406 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.475      ;
; 22.406 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[4]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.475      ;
; 22.420 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[13] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.425     ; 7.460      ;
; 22.421 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.425     ; 7.459      ;
; 22.421 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[12] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.425     ; 7.459      ;
; 22.421 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.425     ; 7.459      ;
; 22.422 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[14] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.425     ; 7.458      ;
; 22.423 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[11] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.425     ; 7.457      ;
; 22.446 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[9]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 7.435      ;
; 22.626 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[7]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.421     ; 7.258      ;
; 22.996 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[7]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 6.885      ;
; 23.454 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.786      ;
; 23.454 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.786      ;
; 23.454 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.786      ;
; 23.472 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.768      ;
; 23.472 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.768      ;
; 23.472 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.768      ;
; 23.618 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.622      ;
; 23.618 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.622      ;
; 23.618 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.622      ;
; 23.750 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.490      ;
; 23.750 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.490      ;
; 23.750 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.490      ;
; 24.196 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.044      ;
; 24.196 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.044      ;
; 24.196 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.044      ;
; 24.229 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.011      ;
; 24.229 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.011      ;
; 24.229 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 6.011      ;
; 24.395 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 5.816      ;
; 24.447 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 5.764      ;
; 24.554 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.686      ;
; 24.554 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.686      ;
; 24.554 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.686      ;
; 24.569 ; color_bar:color_bar_m0|h_cnt[2]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 5.642      ;
; 24.614 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.626      ;
; 24.614 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.626      ;
; 24.614 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.626      ;
; 24.679 ; color_bar:color_bar_m0|active_x[6]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.561      ;
; 24.679 ; color_bar:color_bar_m0|active_x[6]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.561      ;
; 24.679 ; color_bar:color_bar_m0|active_x[6]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.561      ;
; 24.701 ; color_bar:color_bar_m0|h_cnt[8]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 5.510      ;
; 24.701 ; color_bar:color_bar_m0|h_cnt[1]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 5.510      ;
; 24.728 ; color_bar:color_bar_m0|h_cnt[6]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 5.483      ;
; 24.764 ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.062     ; 5.479      ;
; 24.765 ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.061     ; 5.479      ;
; 24.824 ; color_bar:color_bar_m0|v_active                                                                                                              ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.051     ; 5.430      ;
; 24.824 ; color_bar:color_bar_m0|v_active                                                                                                              ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.051     ; 5.430      ;
; 24.824 ; color_bar:color_bar_m0|v_active                                                                                                              ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.051     ; 5.430      ;
; 24.825 ; color_bar:color_bar_m0|h_cnt[9]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 5.386      ;
; 24.835 ; color_bar:color_bar_m0|active_x[7]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.405      ;
; 24.835 ; color_bar:color_bar_m0|active_x[7]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.405      ;
; 24.835 ; color_bar:color_bar_m0|active_x[7]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.065     ; 5.405      ;
; 24.860 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[0]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.350      ;
; 24.860 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[7]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.350      ;
; 24.860 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[3]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.350      ;
; 24.860 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[4]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.350      ;
; 24.860 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[5]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.350      ;
; 24.860 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[6]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.350      ;
; 24.860 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[8]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.350      ;
; 24.912 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[0]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.298      ;
; 24.912 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[7]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.298      ;
; 24.912 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[3]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.095     ; 5.298      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; color_bar:color_bar_m0|vs_reg                                           ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:color_bar_m0|v_active                                         ; color_bar:color_bar_m0|v_active                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:color_bar_m0|active_x[0]                                      ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:color_bar_m0|hs_reg                                           ; color_bar:color_bar_m0|hs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:color_bar_m0|h_active                                         ; color_bar:color_bar_m0|h_active                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.079      ;
; 0.440 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.089      ;
; 0.462 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.111      ;
; 0.470 ; color_bar:color_bar_m0|vs_reg                                           ; color_bar:color_bar_m0|vs_reg_d0                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.478 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.127      ;
; 0.487 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0         ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.134      ;
; 0.489 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.138      ;
; 0.491 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.137      ;
; 0.491 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.140      ;
; 0.492 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.141      ;
; 0.500 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.149      ;
; 0.506 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1         ; osd_display:osd_display_m0|pos_vs_d0                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.510 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.159      ;
; 0.620 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.644 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[8]  ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[8]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[16] ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16]                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.647 ; color_bar:color_bar_m0|video_active_d0                                  ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.649 ; color_bar:color_bar_m0|hs_reg                                           ; color_bar:color_bar_m0|hs_reg_d0                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.653 ; color_bar:color_bar_m0|v_cnt[0]                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.655 ; osd_display:osd_display_m0|pos_vs_d0                                    ; osd_display:osd_display_m0|pos_vs_d1                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.665 ; color_bar:color_bar_m0|h_cnt[11]                                        ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.933      ;
; 0.685 ; osd_display:osd_display_m0|osd_ram_addr[1]                              ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.689 ; osd_display:osd_display_m0|osd_ram_addr[2]                              ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.694 ; color_bar:color_bar_m0|v_cnt[9]                                         ; color_bar:color_bar_m0|v_cnt[9]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; color_bar:color_bar_m0|v_cnt[11]                                        ; color_bar:color_bar_m0|v_cnt[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; color_bar:color_bar_m0|v_cnt[2]                                         ; color_bar:color_bar_m0|v_cnt[2]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; color_bar:color_bar_m0|v_cnt[10]                                        ; color_bar:color_bar_m0|v_cnt[10]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; color_bar:color_bar_m0|v_cnt[1]                                         ; color_bar:color_bar_m0|v_cnt[1]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; color_bar:color_bar_m0|v_cnt[1]                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.703 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.705 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; color_bar:color_bar_m0|h_cnt[3]                                         ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.352      ;
; 0.706 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_ram_addr[11]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; osd_display:osd_display_m0|osd_ram_addr[13]                             ; osd_display:osd_display_m0|osd_ram_addr[13]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; osd_display:osd_display_m0|osd_ram_addr[0]                              ; osd_display:osd_display_m0|osd_ram_addr[0]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; osd_display:osd_display_m0|osd_x[1]                                     ; osd_display:osd_display_m0|osd_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; color_bar:color_bar_m0|h_cnt[6]                                         ; color_bar:color_bar_m0|h_cnt[6]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_ram_addr[9]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_ram_addr[7]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; color_bar:color_bar_m0|h_cnt[7]                                         ; color_bar:color_bar_m0|h_cnt[7]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; osd_display:osd_display_m0|osd_x[2]                                     ; osd_display:osd_display_m0|osd_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_ram_addr[4]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; color_bar:color_bar_m0|h_cnt[4]                                         ; color_bar:color_bar_m0|h_cnt[4]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_ram_addr[12]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_ram_addr[10]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_ram_addr[8]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; color_bar:color_bar_m0|h_cnt[1]                                         ; color_bar:color_bar_m0|h_cnt[1]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.360      ;
; 0.714 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.365      ;
; 0.716 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.363      ;
; 0.717 ; color_bar:color_bar_m0|h_cnt[2]                                         ; color_bar:color_bar_m0|h_cnt[2]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; color_bar:color_bar_m0|h_cnt[8]                                         ; color_bar:color_bar_m0|h_cnt[8]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.725 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.725 ; color_bar:color_bar_m0|h_cnt[11]                                        ; color_bar:color_bar_m0|h_cnt[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; color_bar:color_bar_m0|h_cnt[9]                                         ; color_bar:color_bar_m0|h_cnt[9]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.729 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_ram_addr[6]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[0]  ; osd_display:osd_display_m0|v_data[7]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; osd_display:osd_display_m0|osd_x[0]                                     ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.740 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.741 ; color_bar:color_bar_m0|h_cnt[0]                                         ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.755 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.401      ;
; 0.770 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.416      ;
; 0.773 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.419      ;
; 0.778 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.424      ;
; 0.802 ; osd_display:osd_display_m0|osd_ram_addr[13]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.448      ;
; 0.808 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.076      ;
; 0.808 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.076      ;
; 0.808 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.076      ;
; 0.813 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[16]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.082      ;
; 0.813 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[19]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.082      ;
; 0.813 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[23]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.082      ;
; 0.814 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[18]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.083      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.457 ; ax_pwm:ax_pwm_m0|period_cnt[21] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.724      ;
; 0.692 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.699 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; ax_pwm:ax_pwm_m0|period_cnt[21] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.970      ;
; 0.708 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.717 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.985      ;
; 0.738 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.005      ;
; 0.852 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.119      ;
; 0.864 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.131      ;
; 0.969 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.237      ;
; 1.013 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.027 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.301      ;
; 1.038 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.305      ;
; 1.040 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.309      ;
; 1.053 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.320      ;
; 1.055 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.322      ;
; 1.112 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.379      ;
; 1.112 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.380      ;
; 1.113 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.380      ;
; 1.113 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.380      ;
; 1.115 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.382      ;
; 1.116 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.383      ;
; 1.116 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.383      ;
; 1.117 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.384      ;
; 1.126 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.394      ;
; 1.134 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.402      ;
; 1.135 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.407      ;
; 1.140 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.407      ;
; 1.140 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.408      ;
; 1.141 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.408      ;
; 1.141 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.408      ;
; 1.142 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.409      ;
; 1.148 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.415      ;
; 1.149 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.419      ;
; 1.154 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.423      ;
; 1.160 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.427      ;
; 1.162 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.429      ;
; 1.168 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.435      ;
; 1.177 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.444      ;
; 1.233 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.500      ;
; 1.234 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.501      ;
; 1.234 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.502      ;
; 1.234 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.502      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 18.112 ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 26.016 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.163 ; 0.000         ;
; clk                                                      ; 0.198 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.264  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 14.888 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 18.112 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.036     ; 1.839      ;
; 18.198 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.754      ;
; 18.260 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.692      ;
; 18.278 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.674      ;
; 18.304 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.648      ;
; 18.342 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.610      ;
; 18.359 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.593      ;
; 18.364 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.588      ;
; 18.417 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.535      ;
; 18.434 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.518      ;
; 18.509 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.443      ;
; 18.510 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.442      ;
; 18.514 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.438      ;
; 18.522 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.430      ;
; 18.545 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.407      ;
; 18.547 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.405      ;
; 18.560 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.392      ;
; 18.574 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.378      ;
; 18.577 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.375      ;
; 18.578 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.374      ;
; 18.578 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.374      ;
; 18.582 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.370      ;
; 18.587 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.365      ;
; 18.590 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.362      ;
; 18.590 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.362      ;
; 18.613 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.339      ;
; 18.613 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.339      ;
; 18.626 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.326      ;
; 18.628 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.324      ;
; 18.642 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.310      ;
; 18.643 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.309      ;
; 18.645 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.307      ;
; 18.646 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.306      ;
; 18.646 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.306      ;
; 18.647 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.305      ;
; 18.650 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.302      ;
; 18.655 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.297      ;
; 18.658 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.294      ;
; 18.658 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.294      ;
; 18.660 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.035     ; 1.292      ;
; 18.681 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.271      ;
; 18.681 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.271      ;
; 18.694 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.258      ;
; 18.696 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.256      ;
; 18.710 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.242      ;
; 18.711 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.241      ;
; 18.712 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.240      ;
; 18.713 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.239      ;
; 18.714 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.238      ;
; 18.714 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.238      ;
; 18.715 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.237      ;
; 18.716 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.236      ;
; 18.718 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.234      ;
; 18.723 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.229      ;
; 18.725 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.227      ;
; 18.726 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.226      ;
; 18.726 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.226      ;
; 18.749 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.203      ;
; 18.749 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.203      ;
; 18.762 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.190      ;
; 18.763 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.189      ;
; 18.764 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.188      ;
; 18.778 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.174      ;
; 18.779 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.173      ;
; 18.780 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.172      ;
; 18.780 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.172      ;
; 18.781 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.171      ;
; 18.782 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.170      ;
; 18.782 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.170      ;
; 18.783 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.169      ;
; 18.784 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.168      ;
; 18.784 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.168      ;
; 18.786 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.166      ;
; 18.791 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.161      ;
; 18.793 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.159      ;
; 18.794 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.158      ;
; 18.794 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.158      ;
; 18.794 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.158      ;
; 18.817 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.135      ;
; 18.817 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.135      ;
; 18.830 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.122      ;
; 18.830 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.122      ;
; 18.831 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.121      ;
; 18.832 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.120      ;
; 18.833 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.036     ; 1.118      ;
; 18.836 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 20.000       ; -0.036     ; 1.115      ;
; 18.840 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.111      ;
; 18.844 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.107      ;
; 18.846 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.106      ;
; 18.847 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.105      ;
; 18.848 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.104      ;
; 18.848 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.104      ;
; 18.849 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.103      ;
; 18.850 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.102      ;
; 18.850 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.102      ;
; 18.851 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.101      ;
; 18.852 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.100      ;
; 18.852 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.100      ;
; 18.853 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.098      ;
; 18.859 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.093      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 26.016 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.214     ; 4.060      ;
; 26.017 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.214     ; 4.059      ;
; 26.189 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.215     ; 3.886      ;
; 26.190 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[17] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.215     ; 3.885      ;
; 26.217 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[18] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.216     ; 3.857      ;
; 26.217 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[22] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.216     ; 3.857      ;
; 26.218 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[16] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.216     ; 3.856      ;
; 26.218 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.216     ; 3.856      ;
; 26.218 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[23] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.216     ; 3.856      ;
; 26.219 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[21] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.216     ; 3.855      ;
; 26.390 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[18] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.217     ; 3.683      ;
; 26.390 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[22] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.217     ; 3.683      ;
; 26.391 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[16] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.217     ; 3.682      ;
; 26.391 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.217     ; 3.682      ;
; 26.391 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[23] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.217     ; 3.682      ;
; 26.392 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[21] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.217     ; 3.681      ;
; 26.534 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[8]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.532      ;
; 26.614 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[13] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.225     ; 3.451      ;
; 26.614 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.225     ; 3.451      ;
; 26.615 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.225     ; 3.450      ;
; 26.615 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[12] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.225     ; 3.450      ;
; 26.616 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[14] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.225     ; 3.449      ;
; 26.617 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[11] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.225     ; 3.448      ;
; 26.634 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[6]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.433      ;
; 26.636 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[2]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.431      ;
; 26.637 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.430      ;
; 26.638 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[0]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.429      ;
; 26.638 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[1]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.429      ;
; 26.638 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.429      ;
; 26.638 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[4]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.429      ;
; 26.653 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[9]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.414      ;
; 26.707 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[8]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.225     ; 3.358      ;
; 26.787 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[13] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.226     ; 3.277      ;
; 26.787 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.226     ; 3.277      ;
; 26.788 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.226     ; 3.276      ;
; 26.788 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[12] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.226     ; 3.276      ;
; 26.789 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[14] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.226     ; 3.275      ;
; 26.790 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[11] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.226     ; 3.274      ;
; 26.807 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[6]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.259      ;
; 26.809 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[2]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.257      ;
; 26.810 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.256      ;
; 26.811 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[0]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.255      ;
; 26.811 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[1]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.255      ;
; 26.811 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.255      ;
; 26.811 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[4]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.255      ;
; 26.826 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[9]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.240      ;
; 26.884 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data[7]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.223     ; 3.183      ;
; 27.057 ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data[7]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.224     ; 3.009      ;
; 27.185 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 3.075      ;
; 27.185 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 3.075      ;
; 27.185 ; color_bar:color_bar_m0|active_x[10]                                                                                                          ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 3.075      ;
; 27.199 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 3.061      ;
; 27.199 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 3.061      ;
; 27.199 ; color_bar:color_bar_m0|active_x[1]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 3.061      ;
; 27.272 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.988      ;
; 27.272 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.988      ;
; 27.272 ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.988      ;
; 27.337 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.923      ;
; 27.337 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.923      ;
; 27.337 ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.923      ;
; 27.387 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.856      ;
; 27.415 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.828      ;
; 27.461 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.799      ;
; 27.461 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.799      ;
; 27.461 ; color_bar:color_bar_m0|active_x[5]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.799      ;
; 27.478 ; color_bar:color_bar_m0|h_cnt[2]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.765      ;
; 27.482 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.778      ;
; 27.482 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.778      ;
; 27.482 ; color_bar:color_bar_m0|active_x[2]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.778      ;
; 27.547 ; color_bar:color_bar_m0|h_cnt[6]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.696      ;
; 27.550 ; color_bar:color_bar_m0|h_cnt[1]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.693      ;
; 27.589 ; color_bar:color_bar_m0|h_cnt[8]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.654      ;
; 27.610 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[0]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.632      ;
; 27.610 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[7]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.632      ;
; 27.610 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[3]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.632      ;
; 27.610 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[4]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.632      ;
; 27.610 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[5]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.632      ;
; 27.610 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[6]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.632      ;
; 27.610 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[8]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.632      ;
; 27.617 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_active       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.625      ;
; 27.636 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.624      ;
; 27.636 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.624      ;
; 27.636 ; color_bar:color_bar_m0|active_x[3]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.624      ;
; 27.638 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[0]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.604      ;
; 27.638 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[7]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.604      ;
; 27.638 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[3]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.604      ;
; 27.638 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[4]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.604      ;
; 27.638 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[5]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.604      ;
; 27.638 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[6]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.604      ;
; 27.638 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_cnt[8]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.604      ;
; 27.645 ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; color_bar:color_bar_m0|v_active       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 2.597      ;
; 27.651 ; color_bar:color_bar_m0|h_cnt[9]                                                                                                              ; color_bar:color_bar_m0|vs_reg         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.592      ;
; 27.695 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[10]      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.548      ;
; 27.695 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[1]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.548      ;
; 27.695 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[2]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.548      ;
; 27.695 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[9]       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.548      ;
; 27.695 ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; color_bar:color_bar_m0|v_cnt[11]      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.548      ;
; 27.696 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_r_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.564      ;
; 27.696 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_g_reg[7]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.564      ;
; 27.696 ; color_bar:color_bar_m0|active_x[9]                                                                                                           ; color_bar:color_bar_m0|rgb_b_reg[0]   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.030     ; 2.564      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.163 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.168 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.176 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.179 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.501      ;
; 0.180 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.183 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.186 ; color_bar:color_bar_m0|active_x[0]                                      ; color_bar:color_bar_m0|active_x[0]                                                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; color_bar:color_bar_m0|hs_reg                                           ; color_bar:color_bar_m0|hs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; color_bar:color_bar_m0|h_active                                         ; color_bar:color_bar_m0|h_active                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; color_bar:color_bar_m0|vs_reg                                           ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:color_bar_m0|v_active                                         ; color_bar:color_bar_m0|v_active                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.513      ;
; 0.191 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.514      ;
; 0.191 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.514      ;
; 0.193 ; color_bar:color_bar_m0|vs_reg                                           ; color_bar:color_bar_m0|vs_reg_d0                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.196 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.519      ;
; 0.197 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.520      ;
; 0.203 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0         ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.213 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1         ; osd_display:osd_display_m0|pos_vs_d0                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.264 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[8]  ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[8]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[16] ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16]                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; color_bar:color_bar_m0|video_active_d0                                  ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; color_bar:color_bar_m0|hs_reg                                           ; color_bar:color_bar_m0|hs_reg_d0                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.273 ; osd_display:osd_display_m0|pos_vs_d0                                    ; osd_display:osd_display_m0|pos_vs_d1                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; color_bar:color_bar_m0|v_cnt[0]                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.282 ; color_bar:color_bar_m0|h_cnt[11]                                        ; color_bar:color_bar_m0|active_x[11]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.293 ; osd_display:osd_display_m0|osd_ram_addr[1]                              ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; osd_display:osd_display_m0|osd_ram_addr[2]                              ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.298 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a4~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.621      ;
; 0.298 ; osd_display:osd_display_m0|osd_ram_addr[0]                              ; osd_display:osd_display_m0|osd_ram_addr[0]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; color_bar:color_bar_m0|v_cnt[11]                                        ; color_bar:color_bar_m0|v_cnt[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; color_bar:color_bar_m0|v_cnt[9]                                         ; color_bar:color_bar_m0|v_cnt[9]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.621      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; color_bar:color_bar_m0|v_cnt[2]                                         ; color_bar:color_bar_m0|v_cnt[2]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; color_bar:color_bar_m0|v_cnt[10]                                        ; color_bar:color_bar_m0|v_cnt[10]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; color_bar:color_bar_m0|v_cnt[1]                                         ; color_bar:color_bar_m0|v_cnt[1]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; color_bar:color_bar_m0|v_cnt[1]                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; osd_display:osd_display_m0|osd_ram_addr[13]                             ; osd_display:osd_display_m0|osd_ram_addr[13]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_ram_addr[11]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd_display:osd_display_m0|osd_ram_addr[3]                              ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; color_bar:color_bar_m0|h_cnt[3]                                         ; color_bar:color_bar_m0|h_cnt[3]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; osd_display:osd_display_m0|osd_x[2]                                     ; osd_display:osd_display_m0|osd_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_ram_addr[7]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.628      ;
; 0.306 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_ram_addr[9]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; osd_display:osd_display_m0|osd_ram_addr[8]                              ; osd_display:osd_display_m0|osd_ram_addr[8]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; osd_display:osd_display_m0|osd_ram_addr[4]                              ; osd_display:osd_display_m0|osd_ram_addr[4]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; osd_display:osd_display_m0|osd_x[1]                                     ; osd_display:osd_display_m0|osd_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; color_bar:color_bar_m0|h_cnt[7]                                         ; color_bar:color_bar_m0|h_cnt[7]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; color_bar:color_bar_m0|h_cnt[6]                                         ; color_bar:color_bar_m0|h_cnt[6]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; osd_display:osd_display_m0|osd_ram_addr[12]                             ; osd_display:osd_display_m0|osd_ram_addr[12]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_ram_addr[10]                                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]     ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; color_bar:color_bar_m0|h_cnt[4]                                         ; color_bar:color_bar_m0|h_cnt[4]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; osd_display:osd_display_m0|osd_ram_addr[7]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.630      ;
; 0.308 ; color_bar:color_bar_m0|h_cnt[1]                                         ; color_bar:color_bar_m0|h_cnt[1]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; color_bar:color_bar_m0|h_cnt[2]                                         ; color_bar:color_bar_m0|h_cnt[2]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; color_bar:color_bar_m0|h_cnt[8]                                         ; color_bar:color_bar_m0|h_cnt[8]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; color_bar:color_bar_m0|h_cnt[11]                                        ; color_bar:color_bar_m0|h_cnt[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[0]  ; osd_display:osd_display_m0|v_data[7]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; color_bar:color_bar_m0|h_cnt[9]                                         ; color_bar:color_bar_m0|h_cnt[9]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_ram_addr[6]                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.320 ; osd_display:osd_display_m0|osd_x[0]                                     ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]      ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; color_bar:color_bar_m0|h_cnt[0]                                         ; color_bar:color_bar_m0|h_cnt[0]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; osd_display:osd_display_m0|osd_ram_addr[9]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.643      ;
; 0.328 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; osd_display:osd_display_m0|region_active_d0                             ; osd_display:osd_display_m0|osd_x[0]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.331 ; osd_display:osd_display_m0|osd_ram_addr[5]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.653      ;
; 0.332 ; osd_display:osd_display_m0|osd_ram_addr[10]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.654      ;
; 0.335 ; osd_display:osd_display_m0|osd_ram_addr[11]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.657      ;
; 0.342 ; osd_display:osd_display_m0|osd_ram_addr[13]                             ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.664      ;
; 0.355 ; osd_display:osd_display_m0|osd_ram_addr[6]                              ; osd_display:osd_display_m0|osd_rom:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated|ram_block1a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.677      ;
; 0.368 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[21]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.489      ;
; 0.369 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[16]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.369 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16] ; osd_display:osd_display_m0|v_data[19]                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.198 ; ax_pwm:ax_pwm_m0|period_cnt[21] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.297 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; ax_pwm:ax_pwm_m0|period_cnt[21] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.313 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.366 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.486      ;
; 0.369 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.489      ;
; 0.425 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.546      ;
; 0.446 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.452 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.454 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.466 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.470 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.595      ;
; 0.508 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.510 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ax_pwm:ax_pwm_m0|period_cnt[13] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ax_pwm:ax_pwm_m0|period_cnt[1]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; ax_pwm:ax_pwm_m0|period_cnt[17] ; ax_pwm:ax_pwm_m0|period_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; ax_pwm:ax_pwm_m0|period_cnt[15] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.635      ;
; 0.515 ; ax_pwm:ax_pwm_m0|period_cnt[19] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; ax_pwm:ax_pwm_m0|period_cnt[11] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; ax_pwm:ax_pwm_m0|period_cnt[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; ax_pwm:ax_pwm_m0|period_cnt[12] ; ax_pwm:ax_pwm_m0|period_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; ax_pwm:ax_pwm_m0|period_cnt[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; ax_pwm:ax_pwm_m0|period_cnt[0]  ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; ax_pwm:ax_pwm_m0|period_cnt[14] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; ax_pwm:ax_pwm_m0|period_cnt[2]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; ax_pwm:ax_pwm_m0|period_cnt[10] ; ax_pwm:ax_pwm_m0|period_cnt[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; ax_pwm:ax_pwm_m0|period_cnt[4]  ; ax_pwm:ax_pwm_m0|period_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; ax_pwm:ax_pwm_m0|period_cnt[18] ; ax_pwm:ax_pwm_m0|period_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; ax_pwm:ax_pwm_m0|period_cnt[16] ; ax_pwm:ax_pwm_m0|period_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.536 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.658      ;
; 0.541 ; ax_pwm:ax_pwm_m0|duty_r[0]      ; ax_pwm:ax_pwm_m0|period_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.661      ;
; 0.549 ; ax_pwm:ax_pwm_m0|period_cnt[20] ; ax_pwm:ax_pwm_m0|pwm_r          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.669      ;
; 0.574 ; ax_pwm:ax_pwm_m0|period_cnt[9]  ; ax_pwm:ax_pwm_m0|period_cnt[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.695      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 15.549 ; 0.163 ; N/A      ; N/A     ; 9.264               ;
;  clk                                                      ; 15.549 ; 0.198 ; N/A      ; N/A     ; 9.264               ;
;  video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 20.019 ; 0.163 ; N/A      ; N/A     ; 14.866              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_dclk ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pwm  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------+
; Input Transition Times                                   ;
+-------+--------------+-----------------+-----------------+
; Pin   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------+--------------+-----------------+-----------------+
; clk   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_dclk ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_hs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_vs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_de   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_r[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_r[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_r[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_r[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; lcd_r[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_r[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_r[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_r[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_g[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_b[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lcd_pwm  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_dclk ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; lcd_r[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pwm  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_dclk ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_hs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_vs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_de   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_r[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_r[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_r[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_r[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_r[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_r[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_r[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_r[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_g[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_b[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_pwm  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                      ; clk                                                      ; 320      ; 0        ; 0        ; 0        ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2040     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                      ; clk                                                      ; 320      ; 0        ; 0        ; 0        ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2040     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 94    ; 94   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk                                                      ; clk                                                      ; Base      ; Constrained ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_dclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_pwm     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_dclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_pwm     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 20 15:40:46 2018
Info: Command: quartus_sta lcd_char -c lcd_char
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lcd_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.549               0.000 clk 
    Info (332119):    20.019               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.493               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.742               0.000 clk 
    Info (332119):    14.868               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.861               0.000 clk 
    Info (332119):    20.644               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.457               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.753               0.000 clk 
    Info (332119):    14.866               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.112               0.000 clk 
    Info (332119):    26.016               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.163               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.198               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.264               0.000 clk 
    Info (332119):    14.888               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 642 megabytes
    Info: Processing ended: Tue Mar 20 15:40:50 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


