<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Select source for SPIS1 signals (HPS Pins or FPGA Interface) - pinmux_spis1_usefpga</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Select source for SPIS1 signals (HPS Pins or FPGA Interface) - pinmux_spis1_usefpga</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">Component : ALT_PINMUX_FPGA_INTERFACE_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Selection between HPS Pin and FPGA Interface for SPIS1 signals</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p>NOTE: These registers should not be modified after IO configuration.There is no support for dynamically changing the Pin Mux selections.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">Selection for SPIS1 signals</a> </td></tr>
<tr>
<td align="left">[31:1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Selection for SPIS1 signals - sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf2680b258830de336cdf8e4975dfcfe9"></a><a class="anchor" id="ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL"></a></p>
<p>Select connection for SPIS1.</p>
<p>0 : SPIS1 uses HPS IO Pins.</p>
<p>1 : SPIS1 uses the FPGA Inteface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2954c906c174bf33443da3d76879b193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga2954c906c174bf33443da3d76879b193">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2954c906c174bf33443da3d76879b193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ab3bfe89cc3a6b14f349676183679c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga68ab3bfe89cc3a6b14f349676183679c">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga68ab3bfe89cc3a6b14f349676183679c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cb54d33963921912882423f24a6f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gad5cb54d33963921912882423f24a6f0b">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad5cb54d33963921912882423f24a6f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5056d4cb2e11407220db6c1f8a8700bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga5056d4cb2e11407220db6c1f8a8700bf">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga5056d4cb2e11407220db6c1f8a8700bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7139a55be40acdc0e1c93bceb5ff4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gab7139a55be40acdc0e1c93bceb5ff4be">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gab7139a55be40acdc0e1c93bceb5ff4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b38e492d475302add39b03266ff670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga55b38e492d475302add39b03266ff670">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga55b38e492d475302add39b03266ff670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a29f2e1d2fef3ca4bad1cfcd74d4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga16a29f2e1d2fef3ca4bad1cfcd74d4b9">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga16a29f2e1d2fef3ca4bad1cfcd74d4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf2a889ccfd6a42e76cb4450744b219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga0bf2a889ccfd6a42e76cb4450744b219">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga0bf2a889ccfd6a42e76cb4450744b219"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8370bf043c1523a468333c9d7d33e321"></a><a class="anchor" id="ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga09c4ec8bfd95a22ac69653093a3da41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga09c4ec8bfd95a22ac69653093a3da41d">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga09c4ec8bfd95a22ac69653093a3da41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9e8c9112a7cfcf5fb0c6e69db0ad1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gadf9e8c9112a7cfcf5fb0c6e69db0ad1f">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gadf9e8c9112a7cfcf5fb0c6e69db0ad1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454f71e1a454598f3d6572994b53f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gaf454f71e1a454598f3d6572994b53f5d">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_WIDTH</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gaf454f71e1a454598f3d6572994b53f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a84e85f0fb0ad0ba74220704b040fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga62a84e85f0fb0ad0ba74220704b040fe">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_SET_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga62a84e85f0fb0ad0ba74220704b040fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eff184cb743fb7a79f49e3efecb3785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga9eff184cb743fb7a79f49e3efecb3785">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_CLR_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga9eff184cb743fb7a79f49e3efecb3785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42bbc2ce3d94ed4ca03819a081fbc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gac42bbc2ce3d94ed4ca03819a081fbc87">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac42bbc2ce3d94ed4ca03819a081fbc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbbb711d71aefa308ece087491455bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gafcbbb711d71aefa308ece087491455bd">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xfffffffe) &gt;&gt; 1)</td></tr>
<tr class="separator:gafcbbb711d71aefa308ece087491455bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97b79dcff51f533c0a970fd5e70ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gaf97b79dcff51f533c0a970fd5e70ad12">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0xfffffffe)</td></tr>
<tr class="separator:gaf97b79dcff51f533c0a970fd5e70ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s">ALT_PINMUX_FPGA_SPIS1_USEFPGA_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac14cc311b04b7afdfed75b5150cca846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gac14cc311b04b7afdfed75b5150cca846">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac14cc311b04b7afdfed75b5150cca846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ce66583e1f664d4a0acdbbd1fb6dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga83ce66583e1f664d4a0acdbbd1fb6dec">ALT_PINMUX_FPGA_SPIS1_USEFPGA_OFST</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:ga83ce66583e1f664d4a0acdbbd1fb6dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga952ce10333d44d0bf8a2ec78aa13502e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s">ALT_PINMUX_FPGA_SPIS1_USEFPGA_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga952ce10333d44d0bf8a2ec78aa13502e">ALT_PINMUX_FPGA_SPIS1_USEFPGA_t</a></td></tr>
<tr class="separator:ga952ce10333d44d0bf8a2ec78aa13502e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s" id="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_FPGA_SPIS1_USEFPGA_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS1_USEFPGA</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa92f3af51719ded0322456408f89767e"></a>uint32_t</td>
<td class="fieldname">
sel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">Selection for SPIS1 signals</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a261e2c53b1c687bd84bda87a881b0940"></a>const uint32_t</td>
<td class="fieldname">
Reserved: 31</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga2954c906c174bf33443da3d76879b193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga68ab3bfe89cc3a6b14f349676183679c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5cb54d33963921912882423f24a6f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5056d4cb2e11407220db6c1f8a8700bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7139a55be40acdc0e1c93bceb5ff4be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga55b38e492d475302add39b03266ff670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16a29f2e1d2fef3ca4bad1cfcd74d4b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0bf2a889ccfd6a42e76cb4450744b219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga09c4ec8bfd95a22ac69653093a3da41d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf9e8c9112a7cfcf5fb0c6e69db0ad1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf454f71e1a454598f3d6572994b53f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_WIDTH&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga62a84e85f0fb0ad0ba74220704b040fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_SET_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9eff184cb743fb7a79f49e3efecb3785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_CLR_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac42bbc2ce3d94ed4ca03819a081fbc87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafcbbb711d71aefa308ece087491455bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xfffffffe) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf97b79dcff51f533c0a970fd5e70ad12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0xfffffffe)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac14cc311b04b7afdfed75b5150cca846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS1_USEFPGA</a> register. </p>

</div>
</div>
<a class="anchor" id="ga83ce66583e1f664d4a0acdbbd1fb6dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_OFST&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS1_USEFPGA</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga952ce10333d44d0bf8a2ec78aa13502e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s">ALT_PINMUX_FPGA_SPIS1_USEFPGA_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga952ce10333d44d0bf8a2ec78aa13502e">ALT_PINMUX_FPGA_SPIS1_USEFPGA_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS1_USEFPGA</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
