extern crate rand;

use std::cmp;
use rand::random;
use emulator;

pub struct CPU {
    v_regs: [u8; emulator::NUM_REGS],
    i_reg: u16,
    pc_reg: u16,
    sp_reg: u8,
    delay_timer_reg: u8,
    sound_timer_reg: u8,

    memory: Vec<u8>,
    stack: [u16; emulator::NUM_STACK_FRAMES],

    pub g_mem: [[bool; emulator::WIDTH as usize]; emulator::HEIGHT as usize],
}

impl CPU {
    pub fn new(memory: Vec<u8>) -> CPU {
        CPU {
            v_regs: [0; 16],
            i_reg: 0,
            pc_reg: emulator::PROGRAM_OFFSET as u16,
            sp_reg: 0,
            delay_timer_reg: 0,
            sound_timer_reg: 0,
            memory: memory,
            g_mem: [[false; emulator::WIDTH as usize]; emulator::HEIGHT as usize],
            stack: [0; emulator::NUM_STACK_FRAMES]
        }
    }

    pub fn tick(&mut self) {
        self.print_state();
        let opcode = self.fetch_opcode();
        self.pc_reg += 2;

        match opcode & 0xF000 {
            0x0000 => match opcode & 0x00FF {
                        0x00E0 => self.op_00e0(opcode),
                        0x00EE => self.op_00ee(opcode),
                        _      => println!("Unkown opcode: {:x}", opcode),
                    },
            0x1000 => self.op_1nnn(opcode),
            0x2000 => self.op_2nnn(opcode),
            0x3000 => self.op_3xnn(opcode),
            0x4000 => self.op_4xnn(opcode),
            0x5000 => self.op_5xy0(opcode),
            0x6000 => self.op_6xnn(opcode),
            0x7000 => self.op_7xnn(opcode),
            0x8000 => match opcode & 0x000F {
                        0x0000 => self.op_8xy0(opcode),
                        0x0001 => self.op_8xy1(opcode),
                        0x0002 => self.op_8xy2(opcode),
                        0x0003 => self.op_8xy3(opcode),
                        0x0004 => self.op_8xy4(opcode),
                        0x0005 => self.op_8xy5(opcode),
                        0x0006 => self.op_8xy6(opcode),
                        0x0007 => self.op_8xy7(opcode),
                        0x000E => self.op_8xye(opcode),
                        _      => println!("Unkown opcode: {:x}", opcode),
                    },
            0x9000 => self.op_9xy0(opcode),
            0xA000 => self.op_annn(opcode),
            0xB000 => self.op_bnnn(opcode),
            0xC000 => self.op_cxnn(opcode),
            0xD000 => self.op_dxyn(opcode),
            0xE000 => match opcode & 0x00FF {
                        0x009E => self.op_ex9e(opcode),
                        0x00A1 => self.op_exa1(opcode),
                        _      => println!("Unkown opcode: {:x}", opcode),
                    },
            0xF000 => match opcode & 0x00FF {
                        0x0007 => self.op_fx07(opcode),
                        0x000A => self.op_fx0a(opcode),
                        0x0015 => self.op_fx15(opcode),
                        0x0018 => self.op_fx18(opcode),
                        0x001E => self.op_fx1e(opcode),
                        0x0029 => self.op_fx29(opcode),
                        0x0033 => self.op_fx33(opcode),
                        0x0055 => self.op_fx55(opcode),
                        0x0065 => self.op_fx65(opcode),
                        _      => println!("Unkown opcode: {:x}", opcode),
                    },
            _       => println!("Unkown opcode: {:x}", opcode),
        };
    }

    fn fetch_opcode(&self) -> u16 {
        (self.memory[self.pc_reg as usize] as u16) << 8 |
        self.memory[(self.pc_reg as usize) + 1] as u16
    }

    fn print_state(&self) {
        println!("-----------------------");

        for (i, reg) in self.v_regs.iter().enumerate() {
            println!("V{:X}: {:x}", i, reg)
        }

        println!("PC: {:x}", self.pc_reg);
        println!("SP: {:x}", self.sp_reg);
        println!("Stack: {:?}", self.stack);
        println!("I: {:x}", self.i_reg);
        println!("Next opcode: {:#X}", self.fetch_opcode());
    }

    // Clears the screen.
    fn op_00e0(&mut self, opcode: u16) {
        for y in 0..emulator::WIDTH {
            for x in 0..emulator::HEIGHT {
                self.g_mem[x as usize][y as usize] = false;
            }
        }
    }

    // Returns from a subroutine.
    fn op_00ee(&mut self, opcode: u16) {
        self.pc_reg = self.stack[(self.sp_reg - 1) as usize] as u16;
        self.sp_reg -= 1;
    }

    // Jumps to address NNN.
    fn op_1nnn(&mut self, opcode: u16) {
        self.pc_reg = (opcode << 4 >> 4) as u16;
    }

    // Calls subroutine at NNN.
    fn op_2nnn(&mut self, opcode: u16) {
        self.stack[self.sp_reg as usize] = self.pc_reg + 2;
        self.sp_reg += 1;
        self.pc_reg = (opcode << 4 >> 4) as u16;
    }

    // Skips the next instruction if VX equals NN.
    fn op_3xnn(&mut self, opcode: u16) {
        if self.v_regs[(opcode << 4 >> 12) as usize] == (opcode << 8 >> 8) as u8 {
            self.pc_reg += 2;
        }
    }

    // Skips the next instruction if VX doesn't equal NN.
    fn op_4xnn(&mut self, opcode: u16) {
        if self.v_regs[(opcode << 4 >> 12) as usize] != (opcode << 8 >> 8) as u8 {
            self.pc_reg += 2;
        }
    }

    // Skips the next instruction if VX equals VY.
    fn op_5xy0(&mut self, opcode: u16) {
        if self.v_regs[(opcode << 4 >> 12) as usize] ==
           self.v_regs[(opcode << 8 >> 12) as usize] {
            self.pc_reg += 2;
        }
    }

    // Sets VX to NN.
    fn op_6xnn(&mut self, opcode: u16) {
        self.v_regs[(opcode << 4 >> 12) as usize] = (opcode << 8 >> 8) as u8;
    }

    // Adds NN to VX.
    fn op_7xnn(&mut self, opcode: u16) {
        self.v_regs[(opcode << 4 >> 12) as usize] += (opcode << 8 >> 8) as u8;
    }

    // Sets VX to VY.
    fn op_8xy0(&mut self, opcode: u16) {
        self.v_regs[(opcode << 4 >> 12) as usize] =
        self.v_regs[(opcode << 8 >> 12) as usize];
    }

    // Sets VX to VX OR VY.
    fn op_8xy1(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        self.v_regs[vx_index] = self.v_regs[vx_index] |
                                self.v_regs[(opcode << 8 >> 12) as usize];
    }

    // Sets VX to VX AND VY.
    fn op_8xy2(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        self.v_regs[vx_index] = self.v_regs[vx_index] &
                                self.v_regs[(opcode << 8 >> 12) as usize];
    }

    // Sets VX to VX XOR VY.
    fn op_8xy3(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        self.v_regs[vx_index] = self.v_regs[vx_index] ^
                                self.v_regs[(opcode << 8 >> 12) as usize];
    }

    // Adds VY to VX. VF is set to 1 when there's a carry, and to 0 when there
    // isn't.
    fn op_8xy4(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        let (res, overflow) = self.v_regs[vx_index].
            overflowing_add(self.v_regs[(opcode << 8 >> 12) as usize]);

        self.v_regs[vx_index] = res;
        self.v_regs[0xF] = overflow as u8;
    }

    // VY is subtracted from VX. VF is set to 0 when there's a borrow, and 1
    // when there isn't.
    fn op_8xy5(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        let (res, overflow) = self.v_regs[vx_index].
            overflowing_sub(self.v_regs[(opcode << 8 >> 12) as usize]);

        self.v_regs[vx_index] = res;
        self.v_regs[0xF] = !overflow as u8;
    }

    // Shifts VX right by one. VF is set to the value of the least significant
    // bit of VX before the shift.
    fn op_8xy6(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        self.v_regs[0xF] = (opcode << 7 >> 15) as u8;
        self.v_regs[vx_index] = self.v_regs[vx_index] >> 1;
    }

    // Sets VX to VY minus VX. VF is set to 0 when there's a borrow, and 1
    // when there isn't.
    fn op_8xy7(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        let (res, overflow) = self.v_regs[(opcode << 8 >> 12) as usize].
            overflowing_sub(self.v_regs[vx_index as usize]);

        self.v_regs[vx_index] = res;
        self.v_regs[0xF] = !overflow as u8;
    }

    // Shifts VX left by one. VF is set to the value of the most significant
    // bit of VX before the shift.
    fn op_8xye(&mut self, opcode: u16) {
        let vx_index = (opcode << 4 >> 12) as usize;
        self.v_regs[0xF] = (opcode << 4 >> 15) as u8;
        self.v_regs[vx_index] = self.v_regs[vx_index] << 1;
    }

    // Skips the next instruction if VX doesn't equal VY.
    fn op_9xy0(&mut self, opcode: u16) {
        if self.v_regs[(opcode << 4 >> 12) as usize] !=
           self.v_regs[(opcode << 8 >> 12) as usize] {
            self.pc_reg += 2;
        }    }

    // Sets I to the address NNN.
    fn op_annn(&mut self, opcode: u16) {
        self.i_reg = opcode << 4 >> 4;
    }

    // Jumps to the address NNN plus V0.
    fn op_bnnn(&mut self, opcode: u16) {
        self.pc_reg = opcode << 4 >> 4 as u16 + self.v_regs[0] as u16;
    }

    // Sets VX to the result of a bitwise AND on a random number and NN.
    fn op_cxnn(&mut self, opcode: u16) {
        let random_number = random::<u8>();

        self.v_regs[(opcode << 4 >> 12) as usize] =
            random_number & (opcode << 8 >> 8) as u8;
    }

    // Draws a sprite at coordinate (VX, VY) that has a width of 8 pixels and
    // a height of N pixels. Each row of 8 pixels is read as bit-coded
    // starting from memory location I. VF is set to 1 if any screen pixels
    // are flipped from set to unset when the sprite is drawn, and to 0 if
    // that doesnâ€™t happen.
    fn op_dxyn(&mut self, opcode: u16) {
        let x_index = self.v_regs[(opcode << 4 >> 12) as usize] as usize;
        let y_index = self.v_regs[(opcode << 8 >> 12) as usize] as usize;
        let height = (opcode << 12 >> 12) as usize;

        let mut flipped = false;

        for y in 0..height {
            let row = self.memory[self.i_reg as usize + y];
            for x in 0..8 {
                if row & ((0x80 >> x as u8)) != 0 {
                    flipped |= self.g_mem[y_index][x_index] as bool;
                    self.g_mem[y_index][x_index] ^= true;
                }
            }
        }

        self.v_regs[0xF] = flipped as u8;
    }

    // Skips the next instruction if the key stored in VX is pressed.
    fn op_ex9e(&mut self, opcode: u16) {
        panic!("Uninplemented opcode: {:x}", opcode);
    }

    // Skips the next instruction if the key stored in VX isn't pressed.
    fn op_exa1(&mut self, opcode: u16) {
        panic!("Uninplemented opcode: {:x}", opcode);
    }

    // Sets VX to the value of the delay timer.
    fn op_fx07(&mut self, opcode: u16) {
        self.v_regs[(opcode << 4 >> 12) as usize] = self.delay_timer_reg;
    }

    // A key press is awaited, and then stored in VX.
    fn op_fx0a(&mut self, opcode: u16) {
        panic!("Uninplemented opcode: {:x}", opcode);
    }

    // Sets the delay timer to VX.
    fn op_fx15(&mut self, opcode: u16) {
        self.delay_timer_reg = self.v_regs[(opcode << 4 >> 12) as usize];
    }

    // Sets the sound timer to VX.
    fn op_fx18(&mut self, opcode: u16) {
        self.sound_timer_reg = self.v_regs[(opcode << 4 >> 12) as usize];
    }

    // Adds VX to I.
    fn op_fx1e(&mut self, opcode: u16) {
        self.i_reg += self.v_regs[(opcode << 4 >> 12) as usize] as u16;
    }

    // Sets I to the location of the sprite for the character in VX.
    // Characters 0-F (in hexadecimal) are represented by a 4x5 font.
    fn op_fx29(&mut self, opcode: u16) {
        self.i_reg = self.v_regs[(opcode << 4 >> 12) as usize] as u16 * 5;
    }

    // Stores the binary-coded decimal representation of VX, with the most
    // significant of three digits at the address in I, the middle digit at I
    // plus 1, and the least significant digit at I plus 2.
    fn op_fx33(&mut self, opcode: u16) {
        let vx = self.v_regs[(opcode << 4 >> 12) as usize];
        self.memory[self.i_reg as usize] = vx / 100;
        self.memory[self.i_reg as usize + 1] = (vx / 10) % 10;
        self.memory[self.i_reg as usize + 2] = vx % 10;
    }

    // Stores V0 to VX (including VX) in memory starting at address I.
    fn op_fx55(&mut self, opcode: u16) {
        for i in 0..0x10 {
            self.memory[self.i_reg as usize + i] = self.v_regs[i as usize];
        }
    }

    // Fills V0 to VX (including VX) with values from memory starting at address I.
    fn op_fx65(&mut self, opcode: u16) {
        for i in 0..0x10 {
            self.v_regs[i as usize] = self.memory[self.i_reg as usize + i];
        }
    }
}