{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_tx_64.v@288:373@HdlStmProcess", "        s_axis_tdata_masked[j*8 +: 8] = s_axis_tkeep[j] ? s_axis_tdata[j*8 +: 8] : 8'd0;\n    end\nend\n\n// FCS cycle calculation\nalways @* begin\n    casez (s_tkeep_reg)\n        8'bzzzzzz01: begin\n            fcs_output_txd_0 = {{2{XGMII_IDLE}}, XGMII_TERM, ~crc_next0[31:0], s_tdata_reg[7:0]};\n            fcs_output_txd_1 = {8{XGMII_IDLE}};\n            fcs_output_txc_0 = 8'b11100000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 8'd3;\n            extra_cycle = 1'b0;\n        end\n        8'bzzzzz011: begin\n            fcs_output_txd_0 = {XGMII_IDLE, XGMII_TERM, ~crc_next1[31:0], s_tdata_reg[15:0]};\n            fcs_output_txd_1 = {8{XGMII_IDLE}};\n            fcs_output_txc_0 = 8'b11000000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 8'd2;\n            extra_cycle = 1'b0;\n        end\n        8'bzzzz0111: begin\n            fcs_output_txd_0 = {XGMII_TERM, ~crc_next2[31:0], s_tdata_reg[23:0]};\n            fcs_output_txd_1 = {8{XGMII_IDLE}};\n            fcs_output_txc_0 = 8'b10000000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 8'd1;\n            extra_cycle = 1'b0;\n        end\n        8'bzzz01111: begin\n            fcs_output_txd_0 = {~crc_next3[31:0], s_tdata_reg[31:0]};\n            fcs_output_txd_1 = {{7{XGMII_IDLE}}, XGMII_TERM};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 8'd8;\n            extra_cycle = 1'b1;\n        end\n        8'bzz011111: begin\n            fcs_output_txd_0 = {~crc_next4[23:0], s_tdata_reg[39:0]};\n            fcs_output_txd_1 = {{6{XGMII_IDLE}}, XGMII_TERM, ~crc_next4[31:24]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111110;\n            ifg_offset = 8'd7;\n            extra_cycle = 1'b1;\n        end\n        8'bz0111111: begin\n            fcs_output_txd_0 = {~crc_next5[15:0], s_tdata_reg[47:0]};\n            fcs_output_txd_1 = {{5{XGMII_IDLE}}, XGMII_TERM, ~crc_next5[31:16]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111100;\n            ifg_offset = 8'd6;\n            extra_cycle = 1'b1;\n        end\n        8'b01111111: begin\n            fcs_output_txd_0 = {~crc_next6[7:0], s_tdata_reg[55:0]};\n            fcs_output_txd_1 = {{4{XGMII_IDLE}}, XGMII_TERM, ~crc_next6[31:8]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111000;\n            ifg_offset = 8'd5;\n            extra_cycle = 1'b1;\n        end\n        8'b11111111: begin\n            fcs_output_txd_0 = s_tdata_reg;\n            fcs_output_txd_1 = {{3{XGMII_IDLE}}, XGMII_TERM, ~crc_next7[31:0]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11110000;\n            ifg_offset = 8'd4;\n            extra_cycle = 1'b1;\n        end\n        default: begin\n            fcs_output_txd_0 = 64'd0;\n            fcs_output_txd_1 = 64'd0;\n            fcs_output_txc_0 = 8'd0;\n            fcs_output_txc_1 = 8'd0;\n            ifg_offset = 8'd0;\n            extra_cycle = 1'b1;\n        end\n    endcase\nend\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    reset_crc = 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[360, "            fcs_output_txd_0 = 64'd0;\n"], [361, "            fcs_output_txd_1 = 64'd0;\n"], [362, "            fcs_output_txc_0 = 8'd0;\n"], [363, "            fcs_output_txc_1 = 8'd0;\n"]], "Add": [[363, "            fcs_output_txd_0 = {8{XGMII_ERROR}};\n"], [363, "            fcs_output_txd_1 = {8{XGMII_ERROR}};\n"], [363, "            fcs_output_txc_0 = 8'b11111111;\n"], [363, "            fcs_output_txc_1 = 8'b11111111;\n"]]}}