Partition Merge report for CANDY_AVB
Fri Feb 01 16:05:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Fri Feb 01 16:05:43 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CANDY_AVB                                   ;
; Top-level Entity Name              ; CANDY_AVB                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,041                                       ;
;     Total combinational functions  ; 5,509                                       ;
;     Dedicated logic registers      ; 5,278                                       ;
; Total registers                    ; 5278                                        ;
; Total pins                         ; 95                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 269,824                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 1                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                ; Details ;
+---------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CODEC_RESET                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_pio_4:pio_4|data_out~_wirecell                                                                        ; N/A     ;
; CODEC_RESET                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_pio_4:pio_4|data_out~_wirecell                                                                        ; N/A     ;
; RST                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[0]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[10]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[11]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[12]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[13]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[14]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[15]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[16]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[17]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[18]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[19]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[1]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[20]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[21]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[22]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[23]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[24]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[25]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[26]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[27]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[28]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[29]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[2]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[3]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[4]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[5]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[6]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[7]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[8]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|ADR_O[9]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|CLK_O                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0]                       ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_I[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[0]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[10]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[11]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[12]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[13]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[14]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[15]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[16]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[17]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[18]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[19]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[1]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[20]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[21]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[22]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[23]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[24]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[25]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[26]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[27]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[28]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[29]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[2]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[30]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[31]                                                                                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[3]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[4]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[5]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[6]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[7]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[8]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|DAT_O[9]                                                                                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_offset_field[0]                         ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[1]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[2]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[3]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[4]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[5]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[6]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[7]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[8]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[9]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[10]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_offset_field[1]                         ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[11]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[12]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[13]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[14]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[15]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[16]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[17]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[18]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_offset_field[2]                         ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_line_field[0]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_line_field[1]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_line_field[2]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_line_field[3]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_line_field[4]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_line_field[5]                           ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_address[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_tag_field[0]                            ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_byteenable[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_byteenable[0]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_byteenable[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_byteenable[1]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_byteenable[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_byteenable[2]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_byteenable[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_byteenable[3]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_readdata[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                              ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[0]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[10]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[11]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[12]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[13]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[14]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[15]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[16]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[17]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[18]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[19]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[1]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[20]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[21]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[22]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[23]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[24]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[25]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[26]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[27]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[28]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[29]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[2]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[30]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[31]                                   ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[3]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[4]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[5]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[6]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[7]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[8]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|avs_s1_writedata[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[9]                                    ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|csi_clockreset_clk     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0]                       ; N/A     ;
; candy_avb_test_qsys:u0|avalon2wb:avalon2wb_0|csi_clockreset_reset_n ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst~_wirecell ; N/A     ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|c0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0]                       ; N/A     ;
; sel_i_codec0                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sel_i_codec0~7_wirecell                                                                                                                          ; N/A     ;
; CLK                                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLK                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
+---------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 6145  ; 204              ; 1696                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 4753  ; 186              ; 570                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 2493  ; 77               ; 156                            ; 0                              ;
;     -- 3 input functions                    ; 1354  ; 67               ; 288                            ; 0                              ;
;     -- <=2 input functions                  ; 906   ; 42               ; 126                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 4352  ; 177              ; 488                            ; 0                              ;
;     -- arithmetic mode                      ; 401   ; 9                ; 82                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 3633  ; 112              ; 1533                           ; 0                              ;
;     -- Dedicated logic registers            ; 3633  ; 112              ; 1533                           ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 95    ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 66048 ; 0                ; 203776                         ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0     ; 0                ; 0                              ; 1                              ;
; User Flash Memory                           ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 4136  ; 168              ; 2514                           ; 2                              ;
;     -- Registered Input Connections         ; 3655  ; 122              ; 1757                           ; 0                              ;
;     -- Output Connections                   ; 2419  ; 514              ; 35                             ; 3852                           ;
;     -- Registered Output Connections        ; 133   ; 514              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 36434 ; 1491             ; 10634                          ; 3855                           ;
;     -- Registered Connections               ; 19819 ; 1143             ; 8274                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 258   ; 312              ; 2134                           ; 3851                           ;
;     -- sld_hub:auto_hub                     ; 312   ; 22               ; 348                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 2134  ; 348              ; 64                             ; 3                              ;
;     -- hard_block:auto_generated_inst       ; 3851  ; 0                ; 3                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 62    ; 111              ; 468                            ; 2                              ;
;     -- Output Ports                         ; 241   ; 128              ; 215                            ; 5                              ;
;     -- Bidir Ports                          ; 32    ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 205                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 68               ; 201                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 2                ; 77                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 45               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 21                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 84               ; 203                            ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 89               ; 217                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 76               ; 203                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                    ; Partition ; Type          ; Location ; Status                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; ADC_IN[0]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[0]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[0]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[1]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[1]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[1]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[2]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[2]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[2]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[3]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[3]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[3]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[4]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[4]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[4]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[5]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[5]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[5]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[6]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[6]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[6]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[7]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[7]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[7]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ADC_IN[8]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_IN[8]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_IN[8]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CLK                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLK                                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLK~input                                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_BITCLOCK[0]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- CODEC_BITCLOCK[0]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_BITCLOCK[0]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_BITCLOCK[1]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- CODEC_BITCLOCK[1]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_BITCLOCK[1]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_CLKOUT                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- CODEC_CLKOUT                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- CODEC_CLKOUT~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_DATA_IN[0]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- CODEC_DATA_IN[0]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- CODEC_DATA_IN[0]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_DATA_IN[1]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- CODEC_DATA_IN[1]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- CODEC_DATA_IN[1]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_DATA_OUT[0]                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CODEC_DATA_OUT[0]                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_DATA_OUT[0]~input                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_DATA_OUT[1]                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CODEC_DATA_OUT[1]                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_DATA_OUT[1]~input                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_LRCLOCK[0]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- CODEC_LRCLOCK[0]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_LRCLOCK[0]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_LRCLOCK[1]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- CODEC_LRCLOCK[1]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_LRCLOCK[1]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_RESET                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- CODEC_RESET                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- CODEC_RESET~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_SCL                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- CODEC_SCL                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_SCL~output                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; CODEC_SDA                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- CODEC_SDA                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- CODEC_SDA~output                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_CAS                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_CS                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_RAS                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; DRAM_WE                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_CLKOUT                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ETH_CLKOUT                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ETH_CLKOUT~output                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_INTERRUPT                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- ETH_INTERRUPT                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_INTERRUPT~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MDC                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ETH_MDC                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ETH_MDC~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MDIO                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- ETH_MDIO                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MDIO~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_COL                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_COL                                                                                                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_COL~input                                                                                                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_CRS                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_CRS                                                                                                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_CRS~input                                                                                                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_RXD[0]                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_RXD[0]                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_RXD[0]~input                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_RXD[1]                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_RXD[1]                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_RXD[1]~input                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_RXD[2]                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_RXD[2]                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_RXD[2]~input                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_RXD[3]                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_RXD[3]                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_RXD[3]~input                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_RX_DV                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_RX_DV                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_RX_DV~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_RX_ER                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_MII_RX_ER                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_RX_ER~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_TXD[0]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ETH_MII_TXD[0]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_TXD[0]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_TXD[1]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ETH_MII_TXD[1]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_TXD[1]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_TXD[2]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ETH_MII_TXD[2]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_TXD[2]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_TXD[3]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ETH_MII_TXD[3]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_TXD[3]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_MII_TX_EN                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ETH_MII_TX_EN                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ETH_MII_TX_EN~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_RX_CLK                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_RX_CLK                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_RX_CLK~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; ETH_TX_CLK                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ETH_TX_CLK                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ETH_TX_CLK~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[0]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[0]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[0]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[1]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[1]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[1]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[2]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[2]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[2]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[3]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[3]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[3]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[4]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[4]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[4]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[5]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[5]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[5]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[6]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[6]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[6]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_A[7]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- LS_A[7]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- LS_A[7]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LS_OE                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LS_OE                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LS_OE~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; RST                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- RST                                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- RST~input                                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; UART_CTS                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- UART_CTS                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- UART_CTS~input                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; UART_RTS                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- UART_RTS                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- UART_RTS~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; UART_RX                                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- UART_RX                                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- UART_RX~input                                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; UART_TX                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- UART_TX                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- UART_TX~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_clr                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_ena                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_ir_in_0_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_ir_out_0_                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_jtag_state_rti                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_jtag_state_udr                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_raw_tck                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_tdi                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_tdo                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtaguart_0_candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic_usr1                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_0_cpu_the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper_candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.sel_i_codec0                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_altpll_0_c0                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_0_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_10_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_11_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_12_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_13_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_14_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_15_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_16_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_17_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_18_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_19_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_1_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_20_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_21_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_22_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_23_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_24_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_25_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_26_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_27_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_28_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_29_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_2_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_30_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_31_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_3_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_4_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_5_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_6_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_7_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_8_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_ADR_O_9_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_CLK_O                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_0_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_10_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_11_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_12_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_13_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_14_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_15_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_16_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_17_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_18_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_19_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_1_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_20_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_21_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_22_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_23_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_24_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_25_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_26_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_27_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_28_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_29_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_2_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_30_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_31_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_3_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_4_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_5_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_6_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_7_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_8_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_I_9_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_0_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_10_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_11_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_12_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_13_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_14_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_15_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_16_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_17_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_18_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_19_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_1_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_20_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_21_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_22_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_23_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_24_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_25_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_26_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_27_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_28_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_29_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_2_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_30_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_31_                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_3_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_4_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_5_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_6_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_7_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_8_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_DAT_O_9_                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_0_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_10_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_11_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_12_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_13_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_14_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_15_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_16_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_17_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_18_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_19_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_1_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_20_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_21_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_22_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_23_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_24_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_25_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_26_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_27_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_2_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_3_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_4_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_5_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_6_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_7_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_8_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_address_9_                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_byteenable_0_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_byteenable_1_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_byteenable_2_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_byteenable_3_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_0_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_10_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_11_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_12_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_13_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_14_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_15_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_16_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_17_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_18_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_19_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_1_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_20_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_21_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_22_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_23_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_24_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_25_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_26_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_27_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_28_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_29_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_2_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_30_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_31_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_3_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_4_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_5_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_6_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_7_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_8_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_readdata_9_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_0_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_10_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_11_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_12_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_13_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_14_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_15_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_16_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_17_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_18_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_19_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_1_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_20_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_21_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_22_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_23_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_24_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_25_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_26_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_27_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_28_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_29_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_2_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_30_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_31_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_3_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_4_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_5_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_6_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_7_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_8_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_avs_s1_writedata_9_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_csi_clockreset_clk                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon2wb_0_csi_clockreset_reset_n                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                         ;           ;               ;          ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,041                                                                                                                      ;
;                                             ;                                                                                                                            ;
; Total combinational functions               ; 5509                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                            ;
;     -- 4 input functions                    ; 2726                                                                                                                       ;
;     -- 3 input functions                    ; 1709                                                                                                                       ;
;     -- <=2 input functions                  ; 1074                                                                                                                       ;
;                                             ;                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                            ;
;     -- normal mode                          ; 5017                                                                                                                       ;
;     -- arithmetic mode                      ; 492                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Total registers                             ; 5278                                                                                                                       ;
;     -- Dedicated logic registers            ; 5278                                                                                                                       ;
;     -- I/O registers                        ; 0                                                                                                                          ;
;                                             ;                                                                                                                            ;
; I/O pins                                    ; 95                                                                                                                         ;
; Total memory bits                           ; 269824                                                                                                                     ;
; UFM blocks                                  ; 1                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Total PLLs                                  ; 1                                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Maximum fan-out node                        ; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3773                                                                                                                       ;
; Total fan-out                               ; 45257                                                                                                                      ;
; Average fan-out                             ; 3.94                                                                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_data_module:candy_avb_test_qsys_nios2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_tag_module:candy_avb_test_qsys_nios2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 22           ; 64           ; 22           ; 1408   ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_victim_module:candy_avb_test_qsys_nios2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_data_module:candy_avb_test_qsys_nios2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_tag_module:candy_avb_test_qsys_nios2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7lc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 27           ; 128          ; 27           ; 3456   ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram_module:candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_a_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_b_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uo14:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 199          ; 1024         ; 199          ; 203776 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 01 16:05:39 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off CANDY_AVB -c CANDY_AVB --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 233 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15899): PLL "candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|pll7" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_IN[0]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[1]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[2]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[3]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[4]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[5]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[6]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[7]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADC_IN[8]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 26
    Warning (15610): No output dependent on input pin "CODEC_DATA_OUT[0]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 38
    Warning (15610): No output dependent on input pin "CODEC_DATA_OUT[1]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 38
    Warning (15610): No output dependent on input pin "ETH_MII_CRS" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 45
    Warning (15610): No output dependent on input pin "ETH_MII_COL" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 46
    Warning (15610): No output dependent on input pin "ETH_RX_CLK" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 47
    Warning (15610): No output dependent on input pin "ETH_TX_CLK" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 48
    Warning (15610): No output dependent on input pin "ETH_MII_RX_DV" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 49
    Warning (15610): No output dependent on input pin "ETH_MII_RX_ER" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 50
    Warning (15610): No output dependent on input pin "ETH_MII_RXD[0]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 53
    Warning (15610): No output dependent on input pin "ETH_MII_RXD[1]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 53
    Warning (15610): No output dependent on input pin "ETH_MII_RXD[2]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 53
    Warning (15610): No output dependent on input pin "ETH_MII_RXD[3]" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test.vhd Line: 53
Info (21057): Implemented 9039 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 8473 logic cells
    Info (21064): Implemented 458 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Partition Merge was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4757 megabytes
    Info: Processing ended: Fri Feb 01 16:05:44 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


