.. _table_spi0_register_overview:
.. table::  Registes Overview (SPI0)
	:widths: 2 1 2

	+----------------------+---------+----------------------------------+
	| Name                 | Address | Description                      |
	|                      | Offset  |                                  |
	+======================+=========+==================================+
	| CTRLR0               | 0x000   | Control Register 0               |
	+----------------------+---------+----------------------------------+
	| CTRLR1               | 0x004   | Control Register 1               |
	+----------------------+---------+----------------------------------+
	| SPIENR               | 0x008   | SPI Enable Register              |
	+----------------------+---------+----------------------------------+
	| MWCR                 | 0x00c   | Microwire Control Register       |
	+----------------------+---------+----------------------------------+
	| SER                  | 0x010   | Slave Enable Register            |
	+----------------------+---------+----------------------------------+
	| BAUDR                | 0x014   | Baud Rate Select                 |
	+----------------------+---------+----------------------------------+
	| TXFTLR               | 0x018   | Transmit FIFO Threshold Level    |
	+----------------------+---------+----------------------------------+
	| RXFTLR               | 0x01c   | Receive FIFO Threshold Level     |
	+----------------------+---------+----------------------------------+
	| TXFLR                | 0x020   | Transmit FIFO Level Register     |
	+----------------------+---------+----------------------------------+
	| RXFLR                | 0x024   | Receive FIFO Level Register      |
	+----------------------+---------+----------------------------------+
	| SR                   | 0x028   | Status Register                  |
	+----------------------+---------+----------------------------------+
	| IMR                  | 0x02c   | Interrupt Mask Register          |
	+----------------------+---------+----------------------------------+
	| ISR                  | 0x030   | Interrupt Status Register        |
	+----------------------+---------+----------------------------------+
	| RISR                 | 0x034   | Raw Interrupt Status Register    |
	+----------------------+---------+----------------------------------+
	| TXOICR               | 0x038   | Transmit FIFO Overflow Interrupt |
	|                      |         | Clear Register                   |
	+----------------------+---------+----------------------------------+
	| RXOICR               | 0x03c   | Receive FIFO Overflow Interrupt  |
	|                      |         | Clear Register                   |
	+----------------------+---------+----------------------------------+
	| RXUICR               | 0x040   | Receive FIFO Underflow Interrupt |
	|                      |         | Clear Register                   |
	+----------------------+---------+----------------------------------+
	| MSTICR               | 0x044   | Multi-Master Interrupt Clear     |
	|                      |         | Register                         |
	+----------------------+---------+----------------------------------+
	| ICR                  | 0x048   | Interrupt Clear Register         |
	+----------------------+---------+----------------------------------+
	| DMACR                | 0x04c   | DMA Control Register             |
	+----------------------+---------+----------------------------------+
	| DMATDLR              | 0x050   | DMA Transmit Data Level          |
	+----------------------+---------+----------------------------------+
	| DMARDLR              | 0x054   | DMA Receive Data Level           |
	+----------------------+---------+----------------------------------+
	| DR (36 groups)       | 0x060   | Data Register                    |
	+----------------------+---------+----------------------------------+
	| RX_SAMPLE_DLY        | 0x0f0   | Rx Sample Delay Register         |
	+----------------------+---------+----------------------------------+
