# ğŸ‰ DV200: The Ultimate RTL Design and Verification Playground ğŸ› ï¸

Welcome to **DV200**, your go-to repository for exploring, learning, and mastering RTL design and verification. Whether you're a seasoned hardware engineer or a curious beginner, DV200 offers a variety of simple yet illustrative digital designs and their corresponding verification code. Let's dive into the fascinating world of digital logic, flip some bits, and learn through hands-on experimentation. Let's make circuits and have fun! ğŸš€ğŸ”§

## Table of Contents
- [Repository Layout](#repository-layout)
- [Why DV200?](#why-dv200)
- [Getting Started](#getting-started)
- [Toolchain Requirements](#toolchain-requirements)
- [How to Use](#how-to-use)
- [Contribute](#contribute)
- [Contact Us](#contact-us)

## Repository Layout ğŸ—‚ï¸
The structure of the DV200 repository is designed for clarity and ease of use:

 -  â–£ <a href="https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic"> <b>How to write Verilog Code</b> </a> 
 - <details>
    <summary>  â–£ <a href="https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic"> <b>Basic</b> </a> ğŸ”» </summary>
    
    - 1 . [AND Gate](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic/1.%20AND%20Gate)
    - 2 . [OR Gate](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic/2.%20OR%20Gate)
    - 3 . [NOT Gate](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic/3.%20NOT%20Gate)
    - 4 . [NAND Gate](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic/4.%20NAND%20Gate)
    - 5 . [NOR Gate](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic/5.%20NOR%20Gate)
    - 6 . [XOR Gate](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic/6.%20XOR%20Gate)
    - 7 . [XNOR Gate](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/1.%20Basic/7.%20XNOR%20Gate)   
    </details>


- <details>
    <summary>  â–£ <a href="https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/2.%20Combinational"> <b>Combinational </b> </a> ğŸ”» </summary>
    
    - 1 . [Half Adder](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/2.%20Combinational/1.%20Half%20Adder)
    - 2 . [Full Adder ](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/2.%20Combinational/2.%20Full%20Adder)
    - 3 . [Half Subtractor ](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/2.%20Combinational/3.%20Half%20Subtractor)
    - 4 . [Full Subtractor ](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/2.%20Combinational/4.%20Full%20Subtractor)
    - 5 . [Adder cum Subtractor](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/2.%20Combinational/5.%20Adder%20cum%20subtractor)
    - 6 . [2 to 1 MUX](https://github.com/Nidhinchandran47/DV200/tree/main/DESIGNS/2.%20Combinational/6.%202%20to%201%20MUX)
        
    </details>


## Why DV200? ğŸ¤”
DV200 is more than just a collection of RTL designs. It's an educational playground:
- **Learn by Doing**: Hands-on examples of digital circuits. ğŸš€
- **End-to-End Projects**: Each design comes with a testbench, promoting a thorough understanding of both design and verification. ğŸ“š
- **Community Driven**: Contributions are welcome, making it a collaborative effort. ğŸ¤


## Getting Started ğŸ
Follow these steps to dive into the DV200 universe:

### Prerequisites ğŸ› ï¸
Ensure you have the following tools:
- Verilog/SystemVerilog compiler (e.g., Synopsys VCS, Cadence Xcelium, ModelSim)
- A simulator (e.g., Synopsys VCS, Cadence Xcelium, ModelSim)
- Make (optional, for running scripts)

### Clone the Repository ğŸ–¥ï¸
```bash
git clone https://github.com/Nidhinchandran47/DV200.git
cd DV200
```

## Toolchain Requirements ğŸ§°
Make sure your environment is equipped with:
- **Verilog/SystemVerilog Compiler**: Tools like Synopsys VCS, Cadence Xcelium, or ModelSim.
- **Simulator**: To run the compiled designs.
  
Or you can use online tools like **EDA Playground**


## Contribute ğŸ’¡
Join the DV200 community and help us grow! Here's how:
1. **Fork the repository**: Create your own copy on GitHub. ğŸ´
2. **Create a branch**: `git checkout -b my-feature-branch` ğŸŒ¿
3. **Make your changes**: Improve designs, add features, new designs, fix bugs. ğŸ”§
4. **Commit your changes**: `git commit -m 'Add some feature'` ğŸ“
5. **Push to your branch**: `git push origin my-feature-branch` ğŸš€
6. **Open a pull request**: We'll review and merge your changes. ğŸ”

## Contact Me ğŸ“¬
Have questions or feedback or do you find and mistake here? I love to hear from you! Reach out at [...ğŸ’¬](mailto:nidhinchandran470@gmail.com).

---

DV200 isn't just a repositoryâ€”it's a community and a learning resource. Dive in, explore the designs, run simulations, and become a part of the DV200 journey. Let's design the future, one module at a time. ğŸ› ï¸âœ¨
