

================================================================
== Vivado HLS Report for 'Padding_1'
================================================================
* Date:           Fri May 24 00:15:44 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2533|  2533|  2533|  2533|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2532|  2532|       422|          -|          -|     6|    no    |
        | + Loop 1.1      |   420|   420|        30|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1  |    28|    28|         2|          -|          -|    14|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/lenet5.cpp:32]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv = phi i11 [ %indvars_iv_next, %4 ], [ 14, %0 ]" [zynqconn/lenet5.cpp:32]   --->   Operation 7 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%idx = phi i11 [ %idx_5, %4 ], [ 0, %0 ]"   --->   Operation 8 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%z = phi i3 [ %z_1, %4 ], [ 0, %0 ]"   --->   Operation 9 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %next_mul, %4 ], [ 0, %0 ]"   --->   Operation 10 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i11 %phi_mul to i12"   --->   Operation 11 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.63ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 12 'add' 'next_mul' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.13ns)   --->   "%exitcond5 = icmp eq i3 %z, -2" [zynqconn/lenet5.cpp:32]   --->   Operation 14 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%z_1 = add i3 %z, 1" [zynqconn/lenet5.cpp:32]   --->   Operation 15 'add' 'z_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %.preheader21.preheader" [zynqconn/lenet5.cpp:32]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%idx_5 = add i11 %idx, 196" [zynqconn/lenet5.cpp:39]   --->   Operation 17 'add' 'idx_5' <Predicate = (!exitcond5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader21" [zynqconn/lenet5.cpp:33]   --->   Operation 18 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [zynqconn/lenet5.cpp:44]   --->   Operation 19 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i11 [ %indvars_iv_next3, %3 ], [ %indvars_iv, %.preheader21.preheader ]" [zynqconn/lenet5.cpp:33]   --->   Operation 20 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%idx_1 = phi i11 [ %tmp_52, %3 ], [ %idx, %.preheader21.preheader ]" [zynqconn/lenet5.cpp:39]   --->   Operation 21 'phi' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%y = phi i4 [ %y_1, %3 ], [ 0, %.preheader21.preheader ]"   --->   Operation 22 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 23 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.30ns)   --->   "%exitcond4 = icmp eq i4 %y, -2" [zynqconn/lenet5.cpp:33]   --->   Operation 24 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%y_1 = add i4 %y, 1" [zynqconn/lenet5.cpp:33]   --->   Operation 25 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %4, label %.preheader.preheader" [zynqconn/lenet5.cpp:33]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %y, i4 0)" [zynqconn/lenet5.cpp:42]   --->   Operation 27 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [zynqconn/lenet5.cpp:42]   --->   Operation 28 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)" [zynqconn/lenet5.cpp:42]   --->   Operation 29 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [zynqconn/lenet5.cpp:42]   --->   Operation 30 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.91ns)   --->   "%tmp_s = sub i9 %p_shl_cast, %p_shl1_cast" [zynqconn/lenet5.cpp:42]   --->   Operation 31 'sub' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.63ns)   --->   "%tmp_52 = add i11 %idx_1, 14" [zynqconn/lenet5.cpp:39]   --->   Operation 32 'add' 'tmp_52' <Predicate = (!exitcond4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [zynqconn/lenet5.cpp:34]   --->   Operation 33 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (1.63ns)   --->   "%indvars_iv_next = add i11 %indvars_iv, 196" [zynqconn/lenet5.cpp:32]   --->   Operation 34 'add' 'indvars_iv_next' <Predicate = (exitcond4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/lenet5.cpp:32]   --->   Operation 35 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.46>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%idx_2 = phi i11 [ %idx_4, %2 ], [ %idx_1, %.preheader.preheader ]" [zynqconn/lenet5.cpp:39]   --->   Operation 36 'phi' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%x = phi i4 [ %x_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%x_cast = zext i4 %x to i9" [zynqconn/lenet5.cpp:34]   --->   Operation 38 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 39 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %idx_2, %indvars_iv2" [zynqconn/lenet5.cpp:34]   --->   Operation 40 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x, 1" [zynqconn/lenet5.cpp:34]   --->   Operation 41 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [zynqconn/lenet5.cpp:34]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.82ns)   --->   "%tmp = add i9 %tmp_s, %x_cast" [zynqconn/lenet5.cpp:42]   --->   Operation 43 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %tmp to i12" [zynqconn/lenet5.cpp:42]   --->   Operation 44 'sext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.63ns)   --->   "%tmp_105 = add i12 %tmp_cast, %phi_mul_cast" [zynqconn/lenet5.cpp:42]   --->   Operation 45 'add' 'tmp_105' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_107 = zext i11 %idx_2 to i64" [zynqconn/lenet5.cpp:38]   --->   Operation 46 'zext' 'tmp_107' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [1176 x i16]* %in_V, i64 0, i64 %tmp_107" [zynqconn/lenet5.cpp:38]   --->   Operation 47 'getelementptr' 'in_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%in_V_load = load i16* %in_V_addr, align 2" [zynqconn/lenet5.cpp:38]   --->   Operation 48 'load' 'in_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_4 : Operation 49 [1/1] (1.63ns)   --->   "%idx_4 = add i11 %idx_2, 1" [zynqconn/lenet5.cpp:39]   --->   Operation 49 'add' 'idx_4' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.63ns)   --->   "%indvars_iv_next3 = add i11 %indvars_iv2, 14" [zynqconn/lenet5.cpp:33]   --->   Operation 50 'add' 'indvars_iv_next3' <Predicate = (exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader21" [zynqconn/lenet5.cpp:33]   --->   Operation 51 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_169_cast = sext i12 %tmp_105 to i32" [zynqconn/lenet5.cpp:42]   --->   Operation 52 'sext' 'tmp_169_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_106 = zext i32 %tmp_169_cast to i64" [zynqconn/lenet5.cpp:42]   --->   Operation 53 'zext' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%in_V_load = load i16* %in_V_addr, align 2" [zynqconn/lenet5.cpp:38]   --->   Operation 54 'load' 'in_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [1176 x i16]* %out_V, i64 0, i64 %tmp_106" [zynqconn/lenet5.cpp:38]   --->   Operation 55 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "store i16 %in_V_load, i16* %out_V_addr, align 2" [zynqconn/lenet5.cpp:38]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [zynqconn/lenet5.cpp:34]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', zynqconn/lenet5.cpp:32) with incoming values : ('indvars_iv_next', zynqconn/lenet5.cpp:32) [5]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv2', zynqconn/lenet5.cpp:33) with incoming values : ('indvars_iv_next3', zynqconn/lenet5.cpp:33) ('indvars_iv_next', zynqconn/lenet5.cpp:32) [19]  (1.77 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', zynqconn/lenet5.cpp:33) [21]  (0 ns)
	'sub' operation ('tmp_s', zynqconn/lenet5.cpp:42) [31]  (1.92 ns)

 <State 4>: 3.46ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', zynqconn/lenet5.cpp:34) [36]  (0 ns)
	'add' operation ('tmp', zynqconn/lenet5.cpp:42) [43]  (1.82 ns)
	'add' operation ('tmp_105', zynqconn/lenet5.cpp:42) [45]  (1.64 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_V_load', zynqconn/lenet5.cpp:38) on array 'in_V' [50]  (3.25 ns)
	'store' operation (zynqconn/lenet5.cpp:38) of variable 'in_V_load', zynqconn/lenet5.cpp:38 on array 'out_V' [52]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
