

================================================================
== Vitis HLS Report for 'histogram_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Wed Apr 26 10:57:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.814 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|        ?|  35.000 ns|         ?|    7|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_13_1  |        5|        ?|         6|          2|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln"   --->   Operation 15 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 17 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%icmp_ln13 = icmp_eq  i31 %i_1, i31 %trunc_ln_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "%add_ln13 = add i31 %i_1, i31 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 24 'add' 'add_ln13' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %for.end.loopexit.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 26 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%feature_addr = getelementptr i32 %feature, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:14]   --->   Operation 27 'getelementptr' 'feature_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.66ns)   --->   "%m = load i10 %feature_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:14]   --->   Operation 28 'load' 'm' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%store_ln13 = store i31 %add_ln13, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 29 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 30 [1/2] (2.66ns)   --->   "%m = load i10 %feature_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:14]   --->   Operation 30 'load' 'm' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15]   --->   Operation 31 'getelementptr' 'weight_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.66ns)   --->   "%wt = load i10 %weight_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15]   --->   Operation 32 'load' 'wt' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 33 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 34 'getelementptr' 'hist_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 35 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.66ns)   --->   "%hist_load = load i10 %hist_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 36 'load' 'hist_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 37 [1/1] (1.68ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 37 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.02ns)   --->   "%store_ln16 = store i64 %zext_ln16, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = true> <Delay = 1.02>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 39 [1/2] (2.66ns)   --->   "%wt = load i10 %weight_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15]   --->   Operation 39 'load' 'wt' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 40 [1/2] (2.66ns)   --->   "%hist_load = load i10 %hist_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 40 'load' 'hist_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 41 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%x = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 42 'select' 'x' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %x, i32 %wt" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17]   --->   Operation 43 'add' 'add_ln17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.02ns)   --->   "%store_ln17 = store i32 %add_ln17, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17]   --->   Operation 44 'store' 'store_ln17' <Predicate = true> <Delay = 1.02>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:12]   --->   Operation 45 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %add_ln17, i10 %hist_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17]   --->   Operation 46 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 47 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13) [21]  (1.77 ns)
	'store' operation ('store_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13) of variable 'add_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13 on local variable 'i' [41]  (1.03 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('m', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:14) on array 'feature' [27]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15) [28]  (0 ns)
	'load' operation ('wt', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15) on array 'weight' [29]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('wt', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15) on array 'weight' [29]  (2.66 ns)

 <State 5>: 2.81ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [32]  (0 ns)
	'select' operation ('x', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16) [36]  (0 ns)
	'add' operation ('add_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17) [37]  (1.78 ns)
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17) of variable 'add_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17 on local variable 'reuse_reg' [39]  (1.03 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17) of variable 'add_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17 on array 'hist' [38]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
