ncverilog: 06.10-p001: (c) Copyright 1995-2007 Cadence Design Systems, Inc.
TOOL:	ncverilog	06.10-p001: Started on Jun 24, 2009 at 17:29:40 CST
ncverilog
	test.v
	dffr_b.v
	+access+r
Recompiling... reason: file './test.v' is newer than expected.
	expected: Wed Jun 24 17:29:10 2009
	actual:   Wed Jun 24 17:29:38 2009
file: test.v
	module worklib.test:v
		errors: 0, warnings: 0
file: dffr_b.v
	module worklib.dffr_b:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.dffr_b:v <0x4a16599d>
			streams:   0, words:     0
		worklib.test:v <0x3b2c32c4>
			streams:   3, words:   749
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Primitives:                7       1
		Timing outputs:            2       2
		Registers:                 4       4
		Scalar wires:              5       -
		Initial blocks:            3       3
		Timing checks:             2       2
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
ncsim> source /usr/cad/cadence/IUS/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for Verilog-XL, Release 2008.01 (SOLARIS) 01/29/2008
Copyright (C) 1996 - 2007 by Novas Software, Inc.
*Novas* Create FSDB file 'timing.fsdb'
*Novas* Begin traversing the top scope(test), layer(0).
*Novas* End of traversing the top scope(test)

Warning!  Timing violation
           $setuphold<setup>( posedge clk:70 NS, d:66 NS,  5.0 : 5 NS,  3.0 : 3 NS );
            File: ./dffr_b.v, line = 23
           Scope: test.d1
            Time: 70 NS

Simulation complete via $finish(1) at time 100 NS + 0
./test.v:55     #100 $finish;
ncsim> exit
TOOL:	ncverilog	06.10-p001: Exiting on Jun 24, 2009 at 17:29:41 CST  (total: 00:00:01)
