// Seed: 1950021838
module module_0 (
    input uwire id_0
    , id_3,
    input wand  id_1
);
  assign id_3[-1'b0]   = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri id_3,
    output supply1 id_4,
    inout tri id_5,
    output wor id_6
);
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    output supply0 id_2
);
  logic [-1 'b0 : 1  <=  -1] \id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
