
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
"http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8">
<title>Heiner Litz</title>
<link rel="stylesheet" type="text/css" href="style.css" media="screen">
<!--
<script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-34568419-1']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();

</script>
-->
</head>
<body>
<script type="text/javascript" src="obfuscate.js"></script>

<div id="framebox">

<div id="header">
<table border="0" width="100%">
<tr>
<td>
<font color=F1B521>
<h1>Heiner Litz</h1>
<h2>Kumar Malavalli Associate Professor of Computer Science</h2>
</font>
</td>
<td align="right">

</td>
</tr>
</table>
</div>

<div id="main">

<table border="0">
<tr>
<td><img src="hlitz.jpeg">
</br>
<b>Contact Information</b>
<br>
Engineering 2, room 217<br>
University of California, Santa Cruz<br>
<a href = "mailto:hlitzA763TucscD238OTedu" 
   onclick = "this.href=this.href
              .replace(/A763T/,'&#64;')
              .replace(/D238OT/,'&#46;')"
><span class="reverse">ude.cscu@ztilh</span></a><br>

<a href="https://scholar.google.com/citations?user=NVAyqAgAAAAJ&hl=en"><img src="scholar.png" width="30" height="30"> </a>
<a href="https://dblp.org/pid/89/5432.html"><img src="dblp.png" width="30" height="30"> </a>
<a href="https://www.linkedin.com/in/heiner-litz-3a332713"><img src="linked.png" width="30" height="30"> </a>
<!--
<script>document.write('<'+'a'+' '+'h'+'r'+'e'+'f'+'='+"'"+'m'+'&'+'#'+'9'+'7'+';'+'&'+'#'+'1'+'0'+'5'+';'+'l'+'t'+'&'+'#'+
'1'+'1'+'1'+';'+'&'+'#'+'5'+'8'+';'+'&'+'#'+'1'+'0'+'4'+';'+'&'+'#'+'3'+'7'+';'+'6'+'5'+'i'+'n'+'&'+
'#'+'1'+'0'+'1'+';'+'r'+'&'+'#'+'4'+'6'+';'+'%'+'6'+'C'+'i'+'t'+'&'+'#'+'1'+'2'+'2'+';'+'&'+'#'+'6'+
'4'+';'+'%'+'7'+'3'+'t'+'a'+'&'+'#'+'1'+'1'+'0'+';'+'&'+'#'+'1'+'0'+'2'+';'+'o'+'%'+'&'+'#'+'5'+'5'+
';'+'2'+'&'+'#'+'1'+'0'+'0'+';'+'&'+'#'+'4'+'6'+';'+'&'+'#'+'3'+'7'+';'+'6'+'5'+'d'+'%'+'7'+'5'+"'"+
'>'+'h'+'e'+'&'+'#'+'1'+'0'+'5'+';'+'n'+'e'+'r'+'&'+'#'+'4'+'6'+';'+'l'+'i'+'t'+'z'+'&'+'#'+'6'+'4'+
';'+'s'+'t'+'a'+'n'+'f'+'&'+'#'+'1'+'1'+'1'+';'+'&'+'#'+'1'+'1'+'4'+';'+'d'+'&'+'#'+'4'+'6'+';'+'e'+
'd'+'u'+'<'+'/'+'a'+'>');</script>

<noscript>
<a href="http://www.google.com/recaptcha/mailhide/d?k=01z_EJLSyo2YWYayXFIv-q9w==&amp;c=bBADddr5_HHG_hadnLFlj_Tc3UVZLA8cUQyQFl6OgS8=" onclick="window.open('http://www.google.com/recaptcha/mailhide/d?k\07501z_EJLSyo2YWYayXFIv-q9w\75\75\46c\75bBADddr5_HHG_hadnLFlj_Tc3UVZLA8cUQyQFl6OgS8\075', '', 'toolbar=0,scrollbars=0,location=0,statusbar=0,menubar=0,resizable=0,width=500,height=300'); return false;" title="Reveal this e-mail address">hein...@ucsc.edu</a>
</noscript>


heiner.litz~at~stanford.edu
<script type="text/javascript">translate('4%3C9%28h-%2076c%3C%29bje3i%3Cd%22%28-p1%22i%3C%29b2c%29j2-%3Dk65i%3Cd%22%28-p1%22i%3C%29b2c%29j2-%3Dk40%3C5')</script>
<noscript><div><a href="http://www.google.com/recaptcha/mailhide/d?k=01E29IaC_kyguDVn1Nc6EJmA==&c=to46MROjSl1YYLgPUQWAeTgDdv9HzxOgpqAvItWzpUc=">CAPTCHA</a></div></noscript>
-->
<!--<noscript><div><a href="http://www.google.com/recaptcha/mailhide/d?k=01z_EJLSyo2YWYayXFIv-q9w==&c=bBADddr5_HHG_hadnLFlj_Tc3UVZLA8cUQyQFl6OgS8=">CAPTCHA</a></div></noscript>-->
<!--
<br>
<br>
</td>
<td>
<center><img src="wordle.png"></center>
</td>
</tr>
</table>
-->
<br><br>
Welcome to my webpage! I am an Associate Professor in the Computer Science & Engineering (CSE) Department of the Baskin School of Engineering at the University of California Santa Cruz.
I hold the Kumar Malavalli Endowed Chair of Storage Systems Research and I am the Director of the <a href="https://www.crss.ucsc.edu/index.html">Center for Research in Storage Systems (CRSS)</a>.
I am also a member of UCSC's <a href="https://hsc.ucsc.edu">Hardware Systems Collective (HSC)</a>.
<br><br>
My general research interests are in computer architecture and systems, whereas
my current work focusses on improving the hardware-software interface of general purpose processors for emerging data center workloads. I design new microarchitectural mechanisms for the frontend (branch predictor, BTB, instruction cache), mid end (scheduler), and back end (prefetching, memory hierarchy), leveraging compiler and profile-guided optimization techniques.
<br><br>
<!--My work addresses the unique challenges of data center systems, such as extreme scale, the insatiable need for higher performance at lower cost and the performance predictability of multi-tenancy systems. I am also interested in machine learning and its application to processor microarchitecture and systems.-->
I held visting faculty positions at the Massachusetts Institute of Technology (MIT) in Cambridge and was a research scientist at Google. Previously, I was Postdoc at Stanford University where I worked with <a href="http://csl.stanford.edu/~christos/">Christos Kozyrakis</a> and <a href="https://en.wikipedia.org/wiki/David_Cheriton">David Cheriton</a>. I received my PhD from Mannheim University.
<br>
<br>
I have open PhD, MS, and Postdoc positions in the area of core microarchitecture. If you are interested, please get in contact with me and reference my name in your statement when applying at UCSC.
<br><br>
<!--<font color="blue"><b>UPDATE:</b></font> I am on sabbatical at MIT CSAIL and are currently not offering office hours. If you are in the Boston area, please reach out: <a href = "mailto:hlitzA763TucscD238OTedu"
   onclick = "this.href=this.href
              .replace(/A763T/,'&#64;')
              .replace(/D238OT/,'&#46;')"
><span class="reverse">ude.tim@ztilh</span></a><br>
-->
<br>
<p>
<h2>Curriculum Vitae</h2> <br><br>

<a href="./cv.pdf">Full CV</a>
<br><br>


<!--

<p>
<h2>News</h2>
<ul>

<li>
March 2022: Thermometer accepted at ISCA
</li>
<li>
February 2022: APT-GET accepted at Eurosys
</li>
<li>
January 2022: I am serving on the TPC/EPC of HotChips, MICRO, ASPLOS, and HPCA
</li>
<li>
November 2021: CRISP accepted at ASPLOS
</li>
<li>
September 2021: I am serving on the Eurosys PC and ISCA EPC
</li>
<li>
August 2021: PDede and Twig accepted at MICRO
</li>
<li>
June 2021: Congrats Dr. Chandranil Chakraborttii! Chandranil will join the faculty of Trinity College
</li>
<li>
May 2021: Received grants from Google and Facebook - Thank you!
</li>
<li>
April 2021: I am serving on the MICRO PC
</li>
<li>
March 2021: Papers accepted at ISCA, TOS, SYSTOR, ICDE
</li>
<li>
March 2021: I received <a href="https://www.intel.com/content/www/us/en/research/blogs/intel-outstanding-researcher-award-2020.html">Intel's Outstanding Researcher Award!</a> 
</li>

<li>
October 2020: I am serving on the ISCA and Usenix ATC PCs
</li>
<li>
September 2020: Surim Oh joins the lab - Welcome!
</li>
<li>
August 2020: SSD Failure prediction accepted at SoCC!
</li>
<li>
July 2020: I-SPY accepted at MICRO!
</li>
<li>
June 2020: Learning SSD accesses accepted at ECML!
</li>
<li>
March 2020: Received a grant from Samsung - Thank you!
</li>
<li>
February 2020: I am serving on the MICRO and SoCC PCs
</li>
<li>
December 2019: I received the NSF CAREER award - thank you NSF! More infos here: <a href="https://news.ucsc.edu/2020/03/litz-career-award.html">PRESS RELEASE</a>.
</li>
<li>
Januar 2020: AsmDB has been selected as an IEEE Top Pick of 2019!
</li>
<li>
December 2019: Dataflow paper accepted at ASPLOS!
</li>
<li>
December 2019: I am serving on the Open Compute (OCP) PC, submit your work <a href="https://www.opencompute.org/events/ocp-symposium">here</a>.
<li>
September 2019: I am serving as the guest editor for the IEEE MICRO Special Issue on Machine Learning for Systems. Submit your best work <a href="https://www.computer.org/digital-library/magazines/mi/call-for-papers-special-issue-on-machine-learning-for-systems">here</a>.
</li>
<li>
September 2019: Facebook joins CRSS as a new member - welcome!
</li>
<li>
August 2019: SSP accepted at MICRO!
</li>
<li>
July 2019: Serving on the Usenix ATC PC
</li>
<li>
June 2019: Serving on the SoCC PC
</li>
<li>
March 2019: AsmDB accepted at ISCA!
</li>
<li>
March 2019: Serving on the MICRO and HotOS PC
</li>
<li>
Januar 2019: <a href="https://www.westerndigital.com/company/newsroom/press-releases/2019/2019-01-29-western-digital-uc-santa-cruz-genomics-institute-and-baskin-school-of-engineering-collaborate?_ga=2.3681203.2066166419.1553662167-1955380731.1552966470">Press release</a> of our collaboration with WD
</li>
<li>
December 2018: Organized the IAP UCSC-Stanford <a href="https://www.industry-academia.org/event-UCSC-Stanford-Cloud-Workshop-2018.html">Cloud Workshop</a>
</li>
<li>
September 2018: Received a FoMR grant from NSF!
</li>
<li>
September 2018: Received a grant from Intel!
</li>
<li>
September 2018: Received a grant from Western Digital!
</li>
<li>
September 2018: Welcome Saba, Minghao, Peter & Jayanth 
</li>
<li>
July 2018: Serving on the HPCA-IS and ICPADS PC
</li>
<li>
May 2018: Learning Memory Access Patterns paper accepted at ICML!
</li><li>
April 2018: Selecta paper accepted at Usenix ATC!
</li><li>
April 2018: Received a grant from NXP. Thank you!
</li><li>
March 2018: ReFlex on <a href="https://www.sigarch.org/recognizing-great-work-new-and-old-on-non-volatile-memories/">ACM Sigarch</a>
</li><li>
March 2018: Learning Memory Access Patterns on <a href="https://www.technologyreview.com/s/610453/your-next-computer-could-improve-with-age/">MIT Technology Review</a>
</li><li>
Februar 2018: Serving on the PPoPP'19 PC
</li><li>
Februar 2018: Selecta Poster at <a href="http://www.sysml.cc/doc/82.pdf">SysML</a>
</li><li>
Januar 2018: Grazelle Paper accepted at PPoPP'18! 
</li><li>
Januar 2018: Serving on the SoCC'18 PC
</li><li>
December 2017: Received a grant from Samsung. Thank you!
</li><li>
October 2017: Received a grant from Broadcom. Thank you!
</li><li>
September 2017: Received a donation from CNEX Labs. Thank you!
</li><li>
March 2017: ReFlex on <a href=https://www.nextplatform.com/2017/03/01/making-remote-nvm-express-flash-look-local-fast>The Next Platform</a>
</li>
</ul>
<p>
-->

<h2>Teaching</h2>
<ul>
<li>
CSE120 - Computer Architecture: Fall'19, Winter'20, Fall'21, Winter'22, Fall'23, Winter'25 
</li>
<li>
CSE121 - Embedded Systems: Fall'22
</li>
<li>
CSE125/CSE225 - Hardware Design with Verilog: Spring'19, Spring'20, Spring'21
</li>
<li>
CSE220 - Advanced Computer Architecture: Winter'21, Spring'23, Fall'24
</li>
<li>
CSE226 - Advanced Parallel Programming: Winter'19, Fall'20 
</li>
<li>
CSE226 - Computer Systems and Assembly Language and Lab: Winter'24
</li>
</ul>
<!--
<li>
<ul>
<li>
Fall 2020: CSE226 Advanced Parallel Programming <a href="https://canvas.ucsc.edu/courses/36072">canvas website</a>
</li>
<li>
Spring 2020: CSE125 Advanced Logic Design with Verilog- <a href="https://canvas.ucsc.edu/courses/32031">canvas website</a>
</li>
<li>
Winter 2020: CSE226 Advanced Parallel Programming - <a href="https://canvas.ucsc.edu/courses/29640">canvas website</a>
</li>
<li>
Fall 2019: CSE120 Computer Architecture - <a href="https://canvas.ucsc.edu/courses/24867">canvas website</a>
</li>
<li>
Spring 2019: CMPE125 Advanced Logic Design with Verilog - <a href="https://canvas.ucsc.edu/courses/22588">canvas website</a>
</li>
<li>
Winter 2019: CMPE110 Computer Architecture - <a href="https://canvas.ucsc.edu/courses/19290">canvas website</a>
</li>
<li>
Fall 2018: CMPE220 Advanced Parallel Computing - <a href="https://canvas.ucsc.edu/courses/16656">canvas website</a>
</li>
<li>
Spring 2018: CMPE110 Computer Architecture - <a href="https://canvas.ucsc.edu/courses/12652">canvas website</a>
</li></ul>
-->
<h2>Office Hours</h2>
<br>
On request. Please send me an email.
<br><br>

<h2>Students</h2>

<ul>
<li>
<a href="https://users.soe.ucsc.edu/~sjamilan/">Saba Jamilan</a> (PhD)
</li>
<li>
<a href="https://users.soe.ucsc.edu/~mhxie/">Minghao Xie</a> (PhD), co-advised with Chen Qian
</li>
<!--
<li>
Pete Wilcox (PhD)
</li>
-->
<li>
<a href="https://www.ssrc.ucsc.edu/person/Lokesh.html">Lokesh Jaliminche</a> (PhD)
</li>
<li>
<a href="https://5surim.github.io/Surim-Oh/">Surim Oh</a> (PhD)
</li>
<li>
Inje Kim (PhD)
</li>
<li>
Yinyuan Zhao (PhD)
</li>
<li>
Jayjeet Chakraborti (PhD)
</li>
<li>
Yuanpeng Liao (PhD)
</li>
<li>
Chandrashis Mazumdar (PhD)
</li>
<li>
Mingsheng Xue (MS)
</li>
</ul>

<h2>Graduated Students</h2>
<ul>
<li>
Calvin Keyes (MS) - <a href="https://www.linkedin.com/in/calvin-keyes/">Apple</a>
</li>
<li>
Peter Braun (MS) - <a href="https://www.linkedin.com/in/petervbraun">ARM</a>
</li>
<li>
Yuanjiang Ni (PhD), co-advised with Ethan Miller - <a href="https://www.linkedin.com/in/yuanjiang-ni-3928aa142/">Meta</a>
</li>
<li>
Chandranil Chakraborttii (PhD) - <a href="https://internet3.trincoll.edu/FacProfiles/Default.aspx?fid=1480870">Trinity College</a>
</li>
<li>
Sachet Mittal (MS) - <a href="https://www.linkedin.com/in/sachet-mittal/">Amazon AWS</a>
</li>
<li>
Maxwell Bradley (MS) - <a href="https://www.linkedin.com/in/maxwell-bradley-b87795159/">ScaleUpStream</a>
</li>
<li>
Kartik Rajesh Kain(MS) - <a href="https://www.linkedin.com/in/kartik-jain-a4b13513a/">Intel</a>
</li>
</ul>


<h2>Support</h2>
<br>
I am grateful to NSF, Intel, Samsung, Google, and Facebook for supporting my research.
<br><br>

<h2>Publications</h2>



<ul><li>
Kan Zhu, Yilong Zhao, Yufei Gao, Peter Braun, Tanvir Ahmed Khan, Heiner Litz, Baris Kasikci, Shuwen Deng
<br>
<b>From Optimal to Practical: Efficient Micro-op Cache Replacement Policies for Data Center Applications
</b>
<br>
In the International Symposium on Computer Architecture (HPCA), 2025.
<!--in the 51th International Symposium on Computer Architecture (ISCA), 2024 <br>
<a href="./papers/UDP.pdf">[PDF]</a>-->
</li></ul>

<ul><li>
Yi Liu, Minghao Xie, Shouqian Shi, Yuanchao Xu, Heiner Litz, Chen Qian
<br>
<b>Outback: Fast and Communication-efficient Index for Key-Value Store on Disaggregated Memory
</b>
<br>
The 51st International Conference on Very Large Data Bases (VLDB), 2025.
<!--in the 51th International Symposium on Computer Architecture (ISCA), 2024 <br>
<a href="./papers/UDP.pdf">[PDF]</a>-->
</li></ul>

<ul><li>
Minghao Xie, Chen Qian, Heiner Litz
<br>
<b>En4S: Enabling SLOs in Serverless Storage Systems
</b>
<br>
in Symposium on Cloud Computing (SoCC), 2024<br>
<!--in the 51th International Symposium on Computer Architecture (ISCA), 2024 <br>
<a href="./papers/UDP.pdf">[PDF]</a>-->
</li></ul>

<ul><li>
Jayjeet Chakraborty, Matthieu Dorier, Philip Carns, Robert Ross, Carlos Maltzahn, Heiner Litz
<br>
<b>Thallus: An RDMA-based Columnar Data Transport Protocol
</b>
<br>
in the 2nd Workshop on Hot Topics in System Infrastructure (HotInfra), 2024
in Symposium on Cloud Computing (SoCC), 2024<br>
<!--in the 51th International Symposium on Computer Architecture (ISCA), 2024 <br>
<a href="./papers/UDP.pdf">[PDF]</a>-->
</li></ul>



<ul><li>
Surim Oh, Mingsheng Xu, Tanvir Ahmed Khan, Baris Kasikci, Heiner Litz
<br>
<b>UDP: Utility-Driven Fetch Directed Instruction Prefetching
</b>
<br>
in the 51th International Symposium on Computer Architecture (ISCA), 2024 <br>
<a href="./papers/UDP.pdf">[PDF]</a>
</li></ul>

<ul><li>
Yuxuan Zhang, Nathan Sobotka, Soyoon Park, Saba Jamilan, Tanvir Ahmed Khan, Baris Kasikci, Gilles Pokam, Heiner Litz, Joseph Devietti
<br>
<b>RPG^2: Robust Profile-Guided Runtime Prefetch Generation</b>
<br>
in the 29th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'29), 2024<br>
<a href="./papers/RPG2.pdf">[PDF]</a>
</li></ul>

<ul><li>
Yuanjiang Ni, Pankaj Mehra, Ethan Miller, Heiner Litz
<br>
<b>TMC: Near-Optimal Resource Allocation for Tiered-Memory Systems</b>
<br>
in Symposium on Cloud Computing (SoCC), 2023<br>
<a href="./papers/tmc.pdf">[PDF]</a>
</li></ul>

<ul><li>
Lokesh N. Jaliminche, Chandranil (Nil) Chakraborttii, Changho Choi, Heiner Litz
<br>
<b>Enabling Multi-tenancy on SSDs with Accurate IO Interference Modeling</b>
<br>
in Symposium on Cloud Computing (SoCC), 2023<br>
<a href="./papers/graybox.pdf">[PDF]</a>
</li></ul>

<ul><li>
Yuxuan Zhang, Tanvir Ahmed Khan, Gilles Pokam, Baris Kasikci, Heiner Litz, Joseph Devietti
<br>
<b>Online COde Layout OptimizationS via OCOLOS</b>
<br>
IEEE MICRO <font color="red"><b>TOP PICK 2023</b></font>
</li></ul>

<ul><li>
Yi Liu, Shouqian Shi, Minghao Xie, Heiner Litz, and Chen Qian
<br>
<b>SMASH: Flexible, Fast, and Resource-efficient Placement and Lookup of Distributed Storage
</b><br>
in Measurement and Analysis of Computing Systems (SIGMETRICS), 2023<br>
<a href="./papers/3589977.pdf">[PDF]</a>
</li></ul>

<ul><li>
Tanvir Ahmed Khan, Muhammed Ugur, Krishnendra Nathella, Dam Sunwoo, Heiner Litz, Daniel A. Jimenez, Baris Kasikci
<br>
<b>Whisper: Profile-Guided Branch Misprediction Elimination for Data Center Applications
</b><br>
in the 55th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2022 <br>
<font color="red"><b>BEST PAPER</b></font> <a href="./papers/whisper.pdf">[PDF]</a>
</li></ul>

<ul><li>
Yuxuan Zhang, Tanvir Ahmed Khan, Gilles Pokam, Baris Kasikci, Heiner Litz, Joseph Devietti
<br>
<b>OCOLOS: Online COde Layout OptimizationS
</b><br>
in the 55th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2022 <br>
<a href="./papers/ocolos.pdf">[PDF]</a>
</li></ul>

<ul><li>
Shixin Song, Tanvir Ahmed Khan, Sara Mahdizadeh Shahri, Akshitha Sriraman, Niranjan K Soundararajan, Sreenivas Subramoney, Daniel A Jiménez, Heiner Litz, and Baris Kasikci
<br>
<b>Thermometer: Profile-Guided BTB Replacement for Data Center Applications.
</b><br>
in the 49th International Symposium on Computer Architecture (ISCA), 2022 <br>
<a href="./papers/thermometer.pdf">[PDF]</a>
</li></ul>


<ul><li>
Saba Jamilan, Tanvir A. Khan, Grant Ayers, Baris Kasikci, Heiner Litz
<br>
<b>APT-GET: Profile-Guided Timely Software Prefetching
</b><br>
in the The European Conference on Computer Systems (EuroSys), 2022<br>
<a href="./papers/apt-get.pdf">[PDF]</a>
</li></ul>

<ul><li>
Heiner Litz, Grant Ayers, Parthasarathy Ranganathan
<br>
<b>CRISP: Critical Slice Prefetching
</b><br>
in the 27th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'27), 2022<br>
<a href="./papers/crisp.pdf">[PDF]</a> <a href="https://www.youtube.com/watch?v=8etez24y7LI">[VIDEO]</a>
</li></ul>

<ul><li>
Devashish R Purandare, Peter Wilcox, Heiner Litz, Shel Finkelstein 
<br>
<b>Append is Near: Log-based Data Management on ZNS SSDs
</b><br>
The Conference on Innovative Data Systems Research (CIDR'22), 2022<br>
<a href="./papers/append.pdf">[PDF]</a>
</li></ul>

<ul><li>
Tanvir Ahmed Khan, Nathan Brown, Akshitha Sriraman, Niranjan K Soundararajan, Rakesh Kumar, Joseph Devietti, Sreenivas Subramoney, Gilles A Pokam, Heiner Litz, Baris Kasikci
<br>
<b>Twig: Profile-Guided BTB Prefetching for Data Center Applications
</b><br>
in the 54th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2021 <br>
<a href="./papers/twig.pdf">[PDF]</a>
</li></ul>

<ul><li>
Niranjan K Soundararajan, Peter Braun, Tanvir Ahmed Khan, Baris Kasikci, Heiner Litz, Sreenivas Subramoney
<br>
<b>PDede: Partitioned, Deduplicated, Delta Branch Target Buffer
</b><br>
in the 54th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2021 <br>
<a href="./papers/pdede.pdf">[PDF]</a>
</li></ul>

<ul><li>
Tanvir Ahmed Khan, Dexin Zhang, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, Baris Kasikci<br>
<b>Ripple: Profile-Guided Instruction Cache Replacement for Data Center Applications
</b><br>
in the 48th International Symposium on Computer Architecture (ISCA), 2021 <br>
<a href="./papers/ripple.pdf">[PDF]</a>
</li></ul>

<ul><li>
Heiner Litz, Javier Gonzalez, Ana Klimovic, Christos Kozyrakis
<br>
<b>RAIL: Predictable, Low Tail Latency for NVMe Flash
</b><br>
ACM Transactions on Storage (TOS), 2021
<br>
<a href="./papers/rail.pdf">[PDF]</a>
</li></ul>

<ul><li>
Chandranil Chackraborttii, Heiner Litz
<br>
<b>
Reducing Write Amplification in Flash by Death-time Prediction of Logical Block Addresses
</b><br>
in the 14th International System and Storage Conference (SYSTOR), 2021
<br>
<a href="./papers/systor21.pdf">[PDF]</a>
</li></ul>

<ul><li>
Saeed Kargar, Heiner Litz, Faisal Nawab
<br>
<b>Predict and Write: Using K-Means Clustering to Extend the Lifetime of NVM Storage</b><br>
in the 37th IEEE International Conference on Data Engineering (ICDE), 2021
<br>
<a href="./papers/pnw.pdf">[PDF]</a>
</li></ul>

<ul><li>
Tanvir Ahmed Khan, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, Baris Kasikci<br>
<b>I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing</b><br>
in the 53nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2020 <br>
<a href="./papers/I_SPY_MICRO_2020.pdf">[PDF]</a>
</li></ul>

<ul><li>
Chandranil Chakraborttii, Heiner Litz<br>
<b>Improving the Accuracy, Adaptability, and Interpretability of SSD Failure Prediction Models</b><br>
in the ACM Symposium on Cloud Computing 2020 (SoCC), 2020 <br>
<a href="./papers/SOCC_2020ca.pdf">[PDF]</a>
</li></ul>

<ul><li>
Chandranil Chakraborttii, Heiner Litz<br>
<b>Learning I/O Access patterns to Improve Prefetching in SSDs</b><br>
in the European Conference on Machine Learning and Principles and Practice of Knowledge Discovery in Databases (ECML-PKDD), 2020<br>
<a href="./papers/ecml2020.pdf">[PDF]</a><a href="https://github.com/Chandranil2606/Learning-IO-Access-Patterns-to-improve-prefetching-in-SSDs-/">[CODE]</a>
</li></ul>

<ul><li>
Nayana Prasad Nagendra,
Grant Ayers,
David I. August,
Hyoun Kyu Cho,
Svilen Kanev,
Christos Kozyrakis,
Trivikram Krishnamurthy,
Heiner Litz,
Tipp Moseley, Parthasarathy Ranganathan
<br>
<b>AsmDB: Understanding and Mitigating Front-end Stalls in Warehouse-Scale Computers</b><br>
IEEE MICRO <font color="red"><b>TOP PICK 2019</b></font>
<a href="./papers/toppick2019.pdf">[PDF]</a>
</li></ul>

<ul><li>
Grant Ayers, Heiner Litz, Christos Kozyrakis, Parthasarathy Ranganathan<br>
<b>Classifying Memory Access Patterns for Prefetching</b><br>
in the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'25), 2020<br>
<a href="./papers/asplos2020.pdf">[PDF]</a>
</li></ul>

<ul><li>
Yuanjiang Ni, Jishen Zhao, Heiner Litz, Daniel Bittman, Ethan L. Miller<br>
<b>SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging</b><br>
in the 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2019 <br>
<a href="./papers/ssp.pdf">[PDF]</a>
</li></ul>

<ul><li>
Grant Ayers,
Nayana Prasad Nagendra,
David I. August,
Hyoun Kyu Cho,
Svilen Kanev,
Christos Kozyrakis,
Trivikram Krishnamurthy,
Heiner Litz,
Tipp Moseley, Parthasarathy Ranganathan
<br>
<b>AsmDB: Understanding and Mitigating Front-end Stalls in Warehouse-Scale Computers</b><br>
in the 46th International Symposium on Computer Architecture (ISCA), 2019 <br>
<a href="./papers/asmdb.pdf">[PDF]</a>
</li></ul>

<ul><li>
Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan<br>
<b>Learning Memory Access Patterns</b><br>
in the 35th International Conference on Machine Learning (ICML), 2018 <br>
<a href="./papers/lma.pdf">[PDF]</a>
</li></ul>

<ul><li>
Ana Klimovic, Heiner Litz, Christos Kozyrakis<br>
<b>Selecta: Learning Heterogeneous Cloud Storage Configuration for Data Analytics</b><br>
in the 2018 USENIX Annual Technical Conference (USENIX'18), 2018 <br>
<a href="./papers/selecta.pdf">[PDF]</a>
</li></ul>

<ul><li>
Samuel Grossman, Heiner Litz, Christos Kozyrakis<br>
<b>Making Pull-Based Graph Processing Performant</b><br>
in the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'23), 2018 <br>
<a href="./papers/grazelle.pdf">[PDF]</a><a href="https://github.com/stanford-mast/Grazelle-PPoPP18">[CODE]</a>
</li></ul>

<ul><li>
Ana Klimovic, Heiner Litz, Christos Kozyrakis<br>
<b>ReFlex: Remote Flash == Local Flash</b><br>
in the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'22), 2017 <br>
<a href="./papers/reflex.pdf">[PDF]</a><a href="https://github.com/stanford-mast/reflex">[CODE]</a>
</li></ul>

<ul><li>
Heiner Litz, Benjamin Braun, David Cheriton<br>
<b>EXCITE-VM: Extending the Virtual Memory System to Support Snapshot Isolation Transactions</b><br>
in the 25th International Confernce on Parallel Architectures and Compilation Techniques (PACT'25), 2016 <br>
<a href="./papers/excitevm.pdf">[PDF]</a>
</li></ul>

<ul><li>
Heiner Litz, Ricardo J. Dias, David Cheriton<br>
<b>Efficient Correction of Anomalies in Snapshot Isolation Transactions</b><br>
in ACM Transactions on Architecture and Code Optimization (TACO), 2015 <br>
<a href="./papers/write-skew.pdf">[PDF]</a>
</li></ul>

<ul><li>
Heiner Litz, David Cheriton, Amin Firozshahian, Omid Azizi, J. Peter Stevenson<br>
<b>SI-TM: Improving Transactional Memory Abort Rates through Snapshot Isolation</b><br>
in Proceedings of the 19th Internation Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'19), March 2014<br>
<a href="./papers/asplos-litz.pdf">[PDF]</a>
</li></ul>

<ul><li>
Bo Wang, Heiner Litz, David Cheriton<br>
<b>HICAMP Bitmap: Space-efficient Updatable Bitmap Index for In-memory Databases</b><br>
In 10th International Workshop on Data Management on New Hardware (DAMON'10), June 2014<br>
<a href="./papers/a7-wang.pdf">[PDF]</a>
</li></ul>

<ul><li>
Michael Chan, Heiner Litz, David Cheriton<br>
<b>Rethinking Network Stack Design with Memory Snapshots</b><br>
in Proceedings of the 14th Usenix Workshop on Hot Topics in Operating Systems (HotOS'14)<br>
<a href="./papers/hicamp_io_hotos_2013_final.pdf">[PDF]</a>
</li></ul>

<ul><li>Holger Fröning, Mondrian Nüssle, Heiner Litz, Christian Leber and Ulrich Brüning<br>
 <b>On Achieving High Message Rates</b><br>
in Proceedings of the 13th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid-2013), May 13-16, 2013, Delft, The Netherlands<br>
<a href="./papers/2013-ccgrid.pdf">[PDF]</a>
</li></ul>

<ul><li>Heiner Litz, Christian Leber, Benjamin Geib<br>
<b>DSL Programmable Engine for High Frequency Trading Acceleration</b><br>
in Proceedings of the 4th Workshop on High Performance Computational Finance (WHPCF-2011), co-located with SC11, November 13th, 2011, Seattle, USA<br>
<a href="./papers/dsl_hft.pdf">[PDF]</a>
</li></ul>


<ul><li>Christian Leber, Benjamin Geib, Heiner Litz<br>
<b>High Frequency Trading Acceleration using FPGAs</b><br>
in Proceedings of the 21rd International Conference on Field Programmable Logic and Applications (FPL'21), September 5-7, 2011, Chania, Greece<br>
<a href="./papers/hft_fpga.pdf">[PDF]</a></li></ul>


<ul><li>Heiner Litz, Maximilian Th&uuml;rmer, Ulrich Br&uuml;ning<br>
<b>TCCluster: A Cluster Architecture Utilizing the Processor Host Interface as a Network Interconnect</b><br>
in Proceedings of IEEE International Conference on Cluster Computing (CLUSTER), September 20-24, 2010, Heraklion, Greece<br>
<a href="./papers/tccluster.pdf">[PDF]</a></li></ul>


<ul><li>Holger Fröning and Heiner Litz<br>
<b>Efficient Hardware Support for the Partitioned Global Address Space</b><br>
in Proceedings of the 10th Workshop on Communication Architecture for Clusters (IPDPSW), co-located with the 24th International Parallel and Distributed Processing Symposium (IPDPS 2010)</a>, April 19, 2010, Atlanta, Georgia<br>
<a href="./papers/pgas.pdf">[PDF]</a></li></ul>

<!--
<ul><li>Holger Fröning, Mondrian Nüssle, Heiner Litz and Ulrich Brüning<br>
<b>A Case for FPGA based Accelerated Communication</b><br>
The 9th International Conference on Networks (ICN 2010)</a>, April 12-16, 2010, Les Menuires, France.
<br><b>Best paper award!</b>
</li></ul>


<ul><li>Heiner Litz, Holger Fr&ouml;ning, Ulrich Br&uuml;ning<br>
<b>HTAX : A Novel Framework for Flexible and High Performance Networks-on-Chip</b><br>
<a href="http://www.hipeac.net">Fourth Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip
(INA-OCMC) in conjunction with Hipeac"</a>, January 25 - 27, 2010, Pisa, Italy.<br>
</li></ul>
-->

<ul>
  <li>Heiner Litz, Holger Fr&ouml;ning, Maximilian Th&uuml;rmer, Ulrich Br&uuml;ning<br>
    <b>An FPGA based Verification Platform for HyperTransport 3.x</b><br>
    in Proceedings of the 19th International Conference on Field Programmable Logic and Applications (FPL'19), August 31 - September 2, 2009, Prag, Czech Republic<br>
<a href="./papers/htver.pdf">[PDF]</a><br>

</li>
</ul>

<ul>
  <li>Heiner Litz, Holger Fr&ouml;ning, Ulrich Br&uuml;ning<br>
    <b>A HyperTransport 3 Physical Layer Interface for FPGAs</b><br>
    in Proceedings of the 5th International Workshop on Applied Reconfigurable Computing (ARC'6)
</a>, March 16 - 18, 2009, Karlsruhe, Germany<br>
<a href="./papers/ht3phy.pdf">[PDF]</a><br>
<b>Best paper award!</b><br>
</li>
</ul>


<ul>
  <li>Holger Fr&ouml;ning, Heiner Litz, Ulrich Br&uuml;ning<br>
    <b>Efficient Virtualization of Network Interfaces</b><br>
    in Proceedings of the 8th International Conference on Networks (ICN'8)</a>, March 1-6, 2009, Guadeloupe/France<br>
<a href="./papers/virtualizationnic.pdf">[PDF]</a><br>
</li>
</ul>

<ul>
  <li>Benjamin Kalisch, Alexander Giese, Heiner Litz, Ulrich Br&uuml;ning<br>
    <b>HyperTransport 3 Core: A Next Generation Host Interface with Extremely High Bandwidth</b><br>
    in Proceedings of the 1st International Workshop on HyperTransport Research and Applications (WHTRA-2009), February 12th, 2009, Mannheim, Germany<br>
<a href="./papers/.pdf">[PDF]</a><br>
</li>
</ul>

<ul>
  <li>Heiner Litz, Holger Fr&ouml;ning, Mondrian N&uuml;ssle, &nbsp;Ulrich Br&uuml;ning<br>
    <b>VELO: A Novel Communication Engine for Ultra-low Latency Message Transfers </b>
    <br>
    In Proceedings of the 37th International Conference on Parallel Processing (ICPP-2008), Sep. 8 - 12, 2008, Portland, USA<br>
<b>Best paper award!<br>
<a href="./papers/velo.pdf">[PDF]</a></b><br>
</li>
</ul>

<!--
<ul>
  <li>Heiner Litz, Holger Fr&ouml;ning, Mondrian N&uuml;ssle, &nbsp;Ulrich Br&uuml;ning<br>
    <b> HyperTransport NIC for Ultra-low Latency Message Transfers</b><br>
    <a href="http://www.hypertransport.org/default.cfm?page=TechnologyWhitePapers">HyperTransport Consortium Whitepaper</a>, 2007.<br>
</li>
</ul>


<ul>
  <li>Holger Fr&ouml;ning, Heiner Litz,&nbsp;Ulrich Br&uuml;ning<br>
    <b>A new Ultra-low Latency Message Transfer Mechanism</b><br>
    <a href="http://www.iasted.org/">IASTED Conference:</a> <a href="http://www.iasted.org/conferences/home-585.html">Communication Systems and Networks (CSN 2007) </a>, Aug. 29 - 31, 2007, Palma de Mallorca, Spain.<br>
</li>
</ul>
-->

<ul>
  <li>Mondrian N&uuml;ssle, Holger Fr&ouml;ning, Alexander Giese, Heiner Litz, David Slogsnat, Ulrich Br&uuml;ning<br>
  <b>A Hypertransport based low-latency reconfigurable testbed for message-passing developments</b><br>
  in Proceedings of the 2nd Workshop Kommunikation in Clusterrechnern und Clusterverbundsystemen (KiCC'07), TU Chemnitz, February 2007.</li>
</ul>

<ul>
  <li>Holger Fr&ouml;ning, Mondrian N&uuml;ssle, David Slogsnat, Heiner Litz, Ulrich Br&uuml;ning<br>
    <b>The HTX-Board: A Rapid Prototyping Station</b><br>
    in Proceedings of the 3rd annual FPGAworld Conference (FPGA-2006), Nov. 16, 2006, Stockholm, Sweden.</li>
</ul>

<ul>
  <li>Yun Ding, Heiner Litz<br>
<b>Creating Multiplatform User Interfaces by Annotation and Adaptation'</b><br>Proceedings of International Conference on Intelligent User Interfaces (IUI'11), Sydney, Australia, 29 January 2006 -- 1 February 2006
  </li>
</ul>


<ul>
  <li>Yun Ding, Heiner Litz, Dennis Pfisterer<br>
    <b>A graphical single-authoring framework for building multi-platform user interfaces</b><br>
Proceedings of the Conference on Computer Aided Design of User Interfaces (CADUI), held with the International Conference on Intelligent User Interfaces (IUI'9), Funchal, Portugal, 14-16 January 2004<br>
  </li>
</ul>


<ul>
  <li>Yun Ding, <b>Heiner Litz</b>, Rainer Malaka and Dennis Pfisterer<br>
    <b>On Programming Information Agent Systems - An Integrated Hotel Reservation Service as Case Study</b><br>
Proceedings of the first German Conference on Multiagent System Technologies (MATES'03), 2003
  </li>
</ul>

<h2>Support</h2>
<br>
Our group's research is generously supported by -- NSF, Intel, Google, Samsung, Meta, Nutanix, HPE, ARM, Marvell, Cerabyte, Western Digital, Broadcom

<!--
<table>
<tr>
<td>
<img src="images/samsung.jpg" alt="Samsung">
</td>
<td>
<img src="images/broadcom.jpg" alt="Samsung">
</td>
<td>
<img src="images/cnex.jpg" alt="Samsung">
</td>
</tr>
</table> -->

</div>
</div>


</body>
</html>
