/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_27z;
  reg [3:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[38] | in_data[63];
  assign celloutsig_1_0z = in_data[147:143] & in_data[187:183];
  assign celloutsig_1_7z = { celloutsig_1_0z[3:2], celloutsig_1_2z } / { 1'h1, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[151:147], celloutsig_1_1z } === { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_1z = { in_data[165:164], celloutsig_1_0z } > in_data[154:148];
  assign celloutsig_0_27z = ! celloutsig_0_21z[7:0];
  assign celloutsig_0_6z = { celloutsig_0_2z[4], celloutsig_0_0z, celloutsig_0_1z } || celloutsig_0_2z[6:4];
  assign celloutsig_1_2z = in_data[123:113] || in_data[130:120];
  assign celloutsig_1_4z = celloutsig_1_0z[1] & ~(celloutsig_1_1z);
  assign celloutsig_0_10z = in_data[82:76] % { 1'h1, in_data[48:44], celloutsig_0_6z };
  assign celloutsig_1_10z = celloutsig_1_9z[6] ? { in_data[152:141], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z } : { celloutsig_1_9z[9:7], 1'h0, celloutsig_1_9z[5:4], celloutsig_1_6z, celloutsig_1_9z[13:7], 1'h0, celloutsig_1_9z[5:0], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_9z = - { in_data[183:174], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_5z = - in_data[85:71];
  assign celloutsig_0_13z = - in_data[75:69];
  assign celloutsig_1_5z = { in_data[150:144], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } !== { in_data[130:112], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[22:20] !== celloutsig_0_2z[5:3];
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_3z;
  assign celloutsig_1_18z = celloutsig_1_13z[2] & celloutsig_1_7z[2];
  assign celloutsig_0_12z = celloutsig_0_10z[6:3] << celloutsig_0_8z[4:1];
  assign celloutsig_0_21z = celloutsig_0_2z[9:1] >>> { celloutsig_0_2z[8:4], celloutsig_0_12z };
  assign celloutsig_1_3z = { in_data[103:101], celloutsig_1_1z } >>> in_data[152:149];
  assign celloutsig_1_13z = celloutsig_1_9z ~^ celloutsig_1_10z[23:10];
  assign celloutsig_1_8z = in_data[148:146] ^ { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[76]) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_19z = celloutsig_1_9z[4:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_5z[11:8], celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_28z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_28z = celloutsig_0_13z[3:0];
  assign celloutsig_0_2z[10:1] = { in_data[11:3], celloutsig_0_0z } ^ { in_data[36:28], celloutsig_0_1z };
  assign celloutsig_0_2z[0] = celloutsig_0_2z[1];
  assign { out_data[128], out_data[99:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
