##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 22
Clock: ADC_intClock           | N/A                   | Target: 2.00 MHz   | 
Clock: ADC_intClock(FFB)      | N/A                   | Target: 2.00 MHz   | 
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_I2S/q              | Frequency: 56.37 MHz  | Target: 6.14 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz   | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz   | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz  | 
Clock: CyHFCLK                | Frequency: 55.72 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz   | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz  | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz  | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz  | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz   | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz  | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           145020      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2887        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -7436         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_BCLK(0)_PAD    44553         Clk_I2S/q:R       
Codec_DACDAT(0)_PAD  42637         Clk_I2S/q:R       
Codec_LRC(0)_PAD     45209         Clk_I2S/q:R       
Codec_MCLK(0)_PAD    33633         Net_3641/q:R      
Codec_MCLK(0)_PAD    33633         Net_3641/q:F      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 56.37 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145020p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186801

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                       17740
-------------------------------------   ----- 
End-of-path arrival time (ps)           41780
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  33320  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2783  36104  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  39454  145020  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  41780  145020  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         5357  24040  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.72 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145020p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186801

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                       17740
-------------------------------------   ----- 
End-of-path arrival time (ps)           41780
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  33320  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2783  36104  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  39454  145020  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  41780  145020  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         5357  24040  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 3949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3949  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2784   5364   3949  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12692
-------------------------------------   ----- 
End-of-path arrival time (ps)           12692
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell4      2595   6445   6571  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell4      3350   9795   6571  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2897  12692   6571  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 13406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  13406  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   3847   5327  13406  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 13588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  13588  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   3665   5145  13588  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 14333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  13406  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   2920   4400  14333  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145020p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186801

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                       17740
-------------------------------------   ----- 
End-of-path arrival time (ps)           41780
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  33320  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2783  36104  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  39454  145020  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  41780  145020  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         5357  24040  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 146203p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186796

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                       18677
-------------------------------------   ----- 
End-of-path arrival time (ps)           40593
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3232  21915  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  31195  146203  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      3782  34978  146203  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  38328  146203  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    2265  40593  146203  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         5352  24035  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 147189p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                       12062
-------------------------------------   ----- 
End-of-path arrival time (ps)           36102
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  33320  145020  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2782  36102  147189  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5357  24040  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147765p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           35521
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3232  21915  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  31195  146203  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     4326  35521  147765  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 148023p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177706

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        5648
-------------------------------------   ----- 
End-of-path arrival time (ps)           29683
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  25285  148023  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4398  29683  148023  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3232  21915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 148266p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           32899
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3232  21915  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  30605  148266  RISE       1
Net_4031_0/main_6                    macrocell18     2294  32899  148266  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 148994p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                       12407
-------------------------------------   ----- 
End-of-path arrival time (ps)           34322
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25  10297  34322  148994  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 149815p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           32957
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   8932  32957  149815  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 149815p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           32957
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   8932  32957  149815  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 149815p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           32957
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   8932  32957  149815  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150647p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        8604
-------------------------------------   ----- 
End-of-path arrival time (ps)           30519
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
Net_4031_0/main_4              macrocell18   6494  30519  150647  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 150903p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177706

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4887
-------------------------------------   ----- 
End-of-path arrival time (ps)           26802
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  23165  150903  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   3637  26802  150903  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3232  21915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150908p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        6222
-------------------------------------   ----- 
End-of-path arrival time (ps)           30257
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  25285  148023  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   4972  30257  150908  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150908p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        6222
-------------------------------------   ----- 
End-of-path arrival time (ps)           30257
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  25285  148023  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   4972  30257  150908  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 151106p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      24564
+ Data path delay                        5495
-------------------------------------   ----- 
End-of-path arrival time (ps)           30060
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  25814  151106  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   4245  30060  151106  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 151106p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      24564
+ Data path delay                        5495
-------------------------------------   ----- 
End-of-path arrival time (ps)           30060
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  25814  151106  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   4245  30060  151106  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 151622p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177706

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4169
-------------------------------------   ----- 
End-of-path arrival time (ps)           26084
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  23165  151622  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   2919  26084  151622  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3232  21915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 152041p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     181336

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        5773
-------------------------------------   ----- 
End-of-path arrival time (ps)           29295
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4838  23521  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25001  152041  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    4293  29295  152041  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152434p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        4697
-------------------------------------   ----- 
End-of-path arrival time (ps)           28732
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25285  152434  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   3447  28732  152434  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152434p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        4697
-------------------------------------   ----- 
End-of-path arrival time (ps)           28732
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25285  152434  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   3447  28732  152434  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152523p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     183151

Launch Clock Arrival Time                       0
+ Clock path delay                      24564
+ Data path delay                        6064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30628
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  25814  152523  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   4814  30628  152523  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152580p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6671
-------------------------------------   ----- 
End-of-path arrival time (ps)           28586
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
Net_4031_0/main_2              macrocell18   4561  28586  152580  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 152892p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24564
+ Data path delay                        5830
-------------------------------------   ----- 
End-of-path arrival time (ps)           30394
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  25814  151106  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   4580  30394  152892  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153149p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6101
-------------------------------------   ----- 
End-of-path arrival time (ps)           28016
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   3991  28016  153149  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153149p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6101
-------------------------------------   ----- 
End-of-path arrival time (ps)           28016
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   3991  28016  153149  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153190p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6060
-------------------------------------   ----- 
End-of-path arrival time (ps)           27975
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   3950  27975  153190  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153190p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6060
-------------------------------------   ----- 
End-of-path arrival time (ps)           27975
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   3950  27975  153190  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153192p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        7101
-------------------------------------   ----- 
End-of-path arrival time (ps)           30623
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4838  23521  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25001  152041  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   5621  30623  153192  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 153217p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        5514
-------------------------------------   ----- 
End-of-path arrival time (ps)           29554
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         5357  24040  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  26620  153217  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell7     2934  29554  153217  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell7           4838  23521  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153423p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      24564
+ Data path delay                        5827
-------------------------------------   ----- 
End-of-path arrival time (ps)           30391
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  25814  151106  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   4577  30391  153423  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153429p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5821
-------------------------------------   ----- 
End-of-path arrival time (ps)           27736
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
Net_4031_0/main_3              macrocell18   3711  27736  153429  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 153491p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4153
-------------------------------------   ----- 
End-of-path arrival time (ps)           27675
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4838  23521  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  24771  153491  RISE       1
I2S_LRCLK/main_0    macrocell10   2903  27675  153491  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          3232  21915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153508p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7862
-------------------------------------   ----- 
End-of-path arrival time (ps)           29778
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   5752  29778  153508  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153551p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7305
-------------------------------------   ----- 
End-of-path arrival time (ps)           29221
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   5195  29221  153551  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153551p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7305
-------------------------------------   ----- 
End-of-path arrival time (ps)           29221
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   5195  29221  153551  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153551p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7305
-------------------------------------   ----- 
End-of-path arrival time (ps)           29221
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   5195  29221  153551  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153559p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24564
+ Data path delay                        5162
-------------------------------------   ----- 
End-of-path arrival time (ps)           29727
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  25814  151106  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   3912  29727  153559  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153616p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7755
-------------------------------------   ----- 
End-of-path arrival time (ps)           29670
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  23165  150903  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   6505  29670  153616  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153616p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7755
-------------------------------------   ----- 
End-of-path arrival time (ps)           29670
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  23165  150903  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   6505  29670  153616  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 153616p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7755
-------------------------------------   ----- 
End-of-path arrival time (ps)           29670
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  23165  150903  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   6505  29670  153616  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          5352  24035  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 153706p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        6064
-------------------------------------   ----- 
End-of-path arrival time (ps)           29585
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24771  153706  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   4814  29585  153706  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5357  24040  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153770p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7601
-------------------------------------   ----- 
End-of-path arrival time (ps)           29516
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   5491  29516  153770  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153770p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        8129
-------------------------------------   ----- 
End-of-path arrival time (ps)           30044
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   6019  30044  153770  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153777p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7593
-------------------------------------   ----- 
End-of-path arrival time (ps)           29508
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   5483  29508  153777  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153779p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        8121
-------------------------------------   ----- 
End-of-path arrival time (ps)           30036
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   6011  30036  153779  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153790p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      24065
+ Data path delay                        5460
-------------------------------------   ----- 
End-of-path arrival time (ps)           29525
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  25315  153790  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   4210  29525  153790  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153801p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5450
-------------------------------------   ----- 
End-of-path arrival time (ps)           27365
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  23165  150903  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   4200  27365  153801  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153801p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5450
-------------------------------------   ----- 
End-of-path arrival time (ps)           27365
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  23165  150903  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   4200  27365  153801  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153820p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7551
-------------------------------------   ----- 
End-of-path arrival time (ps)           29466
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24025  153820  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   5441  29466  153820  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153821p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      24065
+ Data path delay                        4886
-------------------------------------   ----- 
End-of-path arrival time (ps)           28951
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25315  153790  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   3636  28951  153821  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153821p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      24065
+ Data path delay                        4886
-------------------------------------   ----- 
End-of-path arrival time (ps)           28951
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25315  153790  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   3636  28951  153821  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153821p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      24065
+ Data path delay                        4886
-------------------------------------   ----- 
End-of-path arrival time (ps)           28951
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25315  153790  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   3636  28951  153821  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153857p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5393
-------------------------------------   ----- 
End-of-path arrival time (ps)           27308
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   3283  27308  153857  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153857p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5393
-------------------------------------   ----- 
End-of-path arrival time (ps)           27308
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   3283  27308  153857  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153868p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5383
-------------------------------------   ----- 
End-of-path arrival time (ps)           27298
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
Net_4031_0/main_0              macrocell18   3273  27298  153868  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154004p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183631

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        6105
-------------------------------------   ----- 
End-of-path arrival time (ps)           29626
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  24771  154004  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   4855  29626  154004  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154011p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5240
-------------------------------------   ----- 
End-of-path arrival time (ps)           27155
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   3130  27155  154011  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154011p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5240
-------------------------------------   ----- 
End-of-path arrival time (ps)           27155
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   3130  27155  154011  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154046p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7854
-------------------------------------   ----- 
End-of-path arrival time (ps)           29769
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   5744  29769  154046  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154100p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7301
-------------------------------------   ----- 
End-of-path arrival time (ps)           29216
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   5191  29216  154100  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154145p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7225
-------------------------------------   ----- 
End-of-path arrival time (ps)           29140
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  23165  150903  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   5975  29140  154145  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154156p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5094
-------------------------------------   ----- 
End-of-path arrival time (ps)           27009
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24025  154156  RISE       1
Net_4031_0/main_5              macrocell18   2984  27009  154156  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154184p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7715
-------------------------------------   ----- 
End-of-path arrival time (ps)           29630
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   5605  29630  154184  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154184p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7186
-------------------------------------   ----- 
End-of-path arrival time (ps)           29101
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   5076  29101  154184  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 154225p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        5545
-------------------------------------   ----- 
End-of-path arrival time (ps)           29066
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24771  154004  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   4295  29066  154225  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5357  24040  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154274p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        5495
-------------------------------------   ----- 
End-of-path arrival time (ps)           29016
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24771  153706  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   4245  29016  154274  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5357  24040  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           26844
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   2819  26844  154322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           26844
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   2819  26844  154322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 154324p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4926
-------------------------------------   ----- 
End-of-path arrival time (ps)           26841
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24025  153820  RISE       1
I2S_LRCLK/main_1               macrocell10   2816  26841  154324  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          3232  21915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154327p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4923
-------------------------------------   ----- 
End-of-path arrival time (ps)           26839
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24025  153820  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   2813  26839  154327  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154327p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4923
-------------------------------------   ----- 
End-of-path arrival time (ps)           26839
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24025  153820  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   2813  26839  154327  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154328p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4922
-------------------------------------   ----- 
End-of-path arrival time (ps)           26837
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
Net_4031_0/main_1              macrocell18   2812  26837  154328  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 154359p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        4892
-------------------------------------   ----- 
End-of-path arrival time (ps)           28932
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         5357  24040  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  26620  154359  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell6     2312  28932  154359  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell6           5357  24040  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154359p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        4891
-------------------------------------   ----- 
End-of-path arrival time (ps)           28931
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         5357  24040  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  26620  154359  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell8     2311  28931  154359  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell8           5357  24040  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 154464p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        5300
-------------------------------------   ----- 
End-of-path arrival time (ps)           28821
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4838  23521  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25001  154464  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   3820  28821  154464  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154538p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4712
-------------------------------------   ----- 
End-of-path arrival time (ps)           26627
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  23165  154538  RISE       1
Net_4031_0/main_7  macrocell18   3462  26627  154538  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3232  21915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154605p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        4670
-------------------------------------   ----- 
End-of-path arrival time (ps)           28710
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5357  24040  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  25290  154605  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   3420  28710  154605  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154672p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        5097
-------------------------------------   ----- 
End-of-path arrival time (ps)           28619
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24771  154004  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   3847  28619  154672  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5357  24040  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154702p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6155
-------------------------------------   ----- 
End-of-path arrival time (ps)           28070
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   4045  28070  154702  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154702p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6155
-------------------------------------   ----- 
End-of-path arrival time (ps)           28070
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   4045  28070  154702  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154702p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6155
-------------------------------------   ----- 
End-of-path arrival time (ps)           28070
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   4045  28070  154702  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154725p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6132
-------------------------------------   ----- 
End-of-path arrival time (ps)           28047
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   4022  28047  154725  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154725p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6132
-------------------------------------   ----- 
End-of-path arrival time (ps)           28047
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   4022  28047  154725  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154727p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6644
-------------------------------------   ----- 
End-of-path arrival time (ps)           28559
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  24025  153820  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   4534  28559  154727  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154840p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        7060
-------------------------------------   ----- 
End-of-path arrival time (ps)           28975
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   4950  28975  154840  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154887p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5970
-------------------------------------   ----- 
End-of-path arrival time (ps)           27885
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   3860  27885  154887  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154887p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5970
-------------------------------------   ----- 
End-of-path arrival time (ps)           27885
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   3860  27885  154887  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154908p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6463
-------------------------------------   ----- 
End-of-path arrival time (ps)           28378
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   4353  28378  154908  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 154916p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4853
-------------------------------------   ----- 
End-of-path arrival time (ps)           28374
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4838  23521  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25001  154916  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   3373  28374  154916  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5357  24040  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 154982p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4788
-------------------------------------   ----- 
End-of-path arrival time (ps)           28309
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24771  154982  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   3538  28309  154982  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5357  24040  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154985p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        5308
-------------------------------------   ----- 
End-of-path arrival time (ps)           28829
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4838  23521  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25001  154464  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   3828  28829  154985  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 154986p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4265
-------------------------------------   ----- 
End-of-path arrival time (ps)           27786
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4838  23521  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25001  152041  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    2785  27786  154986  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4838  23521  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154998p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183631

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        5112
-------------------------------------   ----- 
End-of-path arrival time (ps)           28633
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  24771  153706  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   3862  28633  154998  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 155015p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4754
-------------------------------------   ----- 
End-of-path arrival time (ps)           28275
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24771  154982  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   3504  28275  155015  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5357  24040  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155074p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6826
-------------------------------------   ----- 
End-of-path arrival time (ps)           28741
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24025  148994  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   4716  28741  155074  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155095p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4156
-------------------------------------   ----- 
End-of-path arrival time (ps)           26071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  23165  151622  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   2906  26071  155095  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3232  21915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155095p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181166

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        4156
-------------------------------------   ----- 
End-of-path arrival time (ps)           26071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  23165  151622  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   2906  26071  155095  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155102p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        4148
-------------------------------------   ----- 
End-of-path arrival time (ps)           28188
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5357  24040  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  25290  152940  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   2898  28188  155102  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5357  24040  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155124p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6775
-------------------------------------   ----- 
End-of-path arrival time (ps)           28690
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  24025  153429  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   4665  28690  155124  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155147p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6224
-------------------------------------   ----- 
End-of-path arrival time (ps)           28139
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  23165  151622  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   4974  28139  155147  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155147p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6224
-------------------------------------   ----- 
End-of-path arrival time (ps)           28139
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  23165  151622  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   4974  28139  155147  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155147p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6224
-------------------------------------   ----- 
End-of-path arrival time (ps)           28139
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  23165  151622  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   4974  28139  155147  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          5352  24035  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155186p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        4064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28100
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  25285  148023  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   2814  28100  155186  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155186p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        4064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28100
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  25285  148023  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   2814  28100  155186  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155186p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        4064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28100
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  25285  148023  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   2814  28100  155186  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          5352  24035  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155193p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        4057
-------------------------------------   ----- 
End-of-path arrival time (ps)           28093
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  25285  148023  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   2807  28093  155193  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155244p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6656
-------------------------------------   ----- 
End-of-path arrival time (ps)           28571
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24025  154156  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   4546  28571  155244  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155252p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6648
-------------------------------------   ----- 
End-of-path arrival time (ps)           28563
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24025  153820  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   4538  28563  155252  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155255p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6645
-------------------------------------   ----- 
End-of-path arrival time (ps)           28560
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   4535  28560  155255  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155255p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6644
-------------------------------------   ----- 
End-of-path arrival time (ps)           28560
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  24025  154156  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   4534  28560  155255  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155270p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6131
-------------------------------------   ----- 
End-of-path arrival time (ps)           28046
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24025  152580  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   4021  28046  155270  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155287p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6114
-------------------------------------   ----- 
End-of-path arrival time (ps)           28029
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   4004  28029  155287  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155299p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        3951
-------------------------------------   ----- 
End-of-path arrival time (ps)           27986
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  25285  155299  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2701  27986  155299  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155320p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183631

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4790
-------------------------------------   ----- 
End-of-path arrival time (ps)           28311
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  24771  154982  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   3540  28311  155320  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155374p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183291

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           27917
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5357  24040  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  25290  154605  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   2626  27917  155374  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5357  24040  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155436p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        6463
-------------------------------------   ----- 
End-of-path arrival time (ps)           28378
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   4353  28378  155436  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155452p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      24564
+ Data path delay                        3798
-------------------------------------   ----- 
End-of-path arrival time (ps)           28363
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  25814  152523  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2548  28363  155452  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155453p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5947
-------------------------------------   ----- 
End-of-path arrival time (ps)           27863
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24025  153770  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   3837  27863  155453  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155456p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        3794
-------------------------------------   ----- 
End-of-path arrival time (ps)           27830
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25285  152434  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   2544  27830  155456  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155457p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        3794
-------------------------------------   ----- 
End-of-path arrival time (ps)           27829
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  25285  152434  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   2544  27829  155457  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          5352  24035  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155510p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4285
-------------------------------------   ----- 
End-of-path arrival time (ps)           27806
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4838  23521  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25001  152041  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   2805  27806  155510  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155578p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5822
-------------------------------------   ----- 
End-of-path arrival time (ps)           27737
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24025  154156  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   3712  27737  155578  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155617p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5784
-------------------------------------   ----- 
End-of-path arrival time (ps)           27699
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24025  153820  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   3674  27699  155617  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155661p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24065
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183316

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        4133
-------------------------------------   ----- 
End-of-path arrival time (ps)           27655
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4838  23521  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25001  154916  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   2653  27655  155661  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5382  24065  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155699p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24035
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183286

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5672
-------------------------------------   ----- 
End-of-path arrival time (ps)           27587
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3232  21915  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  23165  151622  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   4422  27587  155699  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          5352  24035  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           27069
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24771  154004  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   2297  27069  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           27069
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24771  154004  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   2297  27069  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           27069
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24771  154004  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   2297  27069  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155709p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3541
-------------------------------------   ----- 
End-of-path arrival time (ps)           27063
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24771  153706  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   2291  27063  155709  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155709p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3541
-------------------------------------   ----- 
End-of-path arrival time (ps)           27063
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24771  153706  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   2291  27063  155709  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155709p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3541
-------------------------------------   ----- 
End-of-path arrival time (ps)           27063
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24771  153706  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   2291  27063  155709  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           27061
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24771  154982  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   2290  27061  155711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4838  23521  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           27061
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24771  154982  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   2290  27061  155711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4838  23521  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23521
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182772

Launch Clock Arrival Time                       0
+ Clock path delay                      23521
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           27061
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24771  154982  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   2290  27061  155711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4838  23521  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155818p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        3961
-------------------------------------   ----- 
End-of-path arrival time (ps)           27997
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          5352  24035  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  25285  155299  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   2711  27997  155818  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5881  24564  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155925p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24564
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183815

Launch Clock Arrival Time                       0
+ Clock path delay                      21915
+ Data path delay                        5975
-------------------------------------   ----- 
End-of-path arrival time (ps)           27890
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3232  21915  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  24025  153857  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   3865  27890  155925  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5881  24564  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 156535p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21915
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184676

Launch Clock Arrival Time                       0
+ Clock path delay                      24035
+ Data path delay                        4105
-------------------------------------   ----- 
End-of-path arrival time (ps)           28140
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          5352  24035  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  25285  156535  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2855  28140  156535  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3232  21915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158606p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186801

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        4154
-------------------------------------   ----- 
End-of-path arrival time (ps)           28194
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5357  24040  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  25290  152940  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   2904  28194  158606  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159212p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24040
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186801

Launch Clock Arrival Time                       0
+ Clock path delay                      24040
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           27588
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5357  24040  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  25290  159212  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   2298  27588  159212  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5319   5319  RISE       1
Net_3651/q                                               macrocell5           3350   8669  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11602  RISE       1
Net_3641/q                                               macrocell28          1250  12852  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12852  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4581  17433  RISE       1
Clk_I2S/q                                                macrocell27          1250  18683  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18683  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5357  24040  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

