// Seed: 2966185715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_2,
      id_1,
      id_2,
      id_5,
      id_5
  );
  assign id_6 = id_6;
  logic [7:0] id_7;
  logic id_8;
  ;
  assign id_7[1'b0+1] = id_4[(1)];
endmodule
