<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_1_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_2_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_1_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_3_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_1_1_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_2_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_3_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_axi_bram_ctrl_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_D_flip_flops_4_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_D_flip_flops_4_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Counter_4bit_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_Counter_4bit_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_div16_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_div16_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_serial_shift_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_serial_shift_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_2_1_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_util_vector_logic_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_1_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_util_vector_logic_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_2_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_util_vector_logic_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_vector_logic_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_s2p_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_s2p_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vio_0_0_synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/design_1_vio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_1_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_1_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_2_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_3_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_D_flip_flops_4_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_Counter_4bit_0_0_synth_1"/>
		<Parent Id="design_1_div16_0_0_synth_1"/>
		<Parent Id="design_1_serial_shift_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_1_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_0_synth_1"/>
		<Parent Id="design_1_s2p_0_0_synth_1"/>
		<Parent Id="design_1_vio_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/zedboard_16adc/zedboard_16adc.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_1_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_1_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_2_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_3_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_D_flip_flops_4_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_Counter_4bit_0_0_synth_1"/>
		<Parent Id="design_1_div16_0_0_synth_1"/>
		<Parent Id="design_1_serial_shift_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_1_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_0_synth_1"/>
		<Parent Id="design_1_s2p_0_0_synth_1"/>
		<Parent Id="design_1_vio_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

