Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,5631
design__instance__area,130983
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,7
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,34
design__max_cap_violation__count__corner:nom_tt_025C_3v30,9
power__internal__total,0.014689521864056587
power__switching__total,0.005762400105595589
power__leakage__total,5.798298161607818E-7
power__total,0.020452501252293587
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.3368286578324738
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.3378757091966104
timing__hold__ws__corner:nom_tt_025C_3v30,0.5591551824268566
timing__setup__ws__corner:nom_tt_025C_3v30,6.057646111737955
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.559155
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,6.057646
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,128
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,34
design__max_cap_violation__count__corner:nom_ss_125C_3v00,9
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.4164226581426701
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.4199282984643728
timing__hold__ws__corner:nom_ss_125C_3v00,1.4216943580351673
timing__setup__ws__corner:nom_ss_125C_3v00,-7.590580823183767
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-113.68816254642536
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-7.590580823183767
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.421694
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,76
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-7.590581
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,76
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,34
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,9
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.30159006701195346
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.30179057329587144
timing__hold__ws__corner:nom_ff_n40C_3v60,0.1957136730297621
timing__setup__ws__corner:nom_ff_n40C_3v60,11.415344548288541
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.195714
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,11.876161
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,175
design__max_fanout_violation__count,34
design__max_cap_violation__count,9
clock__skew__worst_hold,-0.29828937386639287
clock__skew__worst_setup,0.2984123865810004
timing__hold__ws,0.19313906576284148
timing__setup__ws,-8.91451560024376
timing__hold__tns,0.0
timing__setup__tns,-157.38220772073538
timing__hold__wns,0
timing__setup__wns,-8.91451560024376
timing__hold_vio__count,0
timing__hold_r2r__ws,0.193139
timing__hold_r2r_vio__count,0
timing__setup_vio__count,224
timing__setup_r2r__ws,-8.914515
timing__setup_r2r_vio__count,224
design__die__bbox,0.0 0.0 711.2 325.36
design__core__bbox,3.36 3.92 707.84 321.44
design__io,45
design__die__area,231396
design__core__area,223686
design__instance__count__stdcell,5631
design__instance__area__stdcell,130983
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.585566
design__instance__utilization__stdcell,0.585566
design__instance__count__class:buffer,9
design__instance__count__class:inverter,247
design__instance__count__class:sequential_cell,698
design__instance__count__class:multi_input_combinational_cell,2597
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,1454
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,171042
design__violations,0
design__instance__count__class:timing_repair_buffer,285
design__instance__count__class:clock_buffer,104
design__instance__count__class:clock_inverter,70
design__instance__count__setup_buffer,51
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,5
design__instance__count__class:antenna_cell,5
route__net,3949
route__net__special,2
route__drc_errors__iter:1,1398
route__wirelength__iter:1,200232
route__drc_errors__iter:2,446
route__wirelength__iter:2,198620
route__drc_errors__iter:3,417
route__wirelength__iter:3,198034
route__drc_errors__iter:4,89
route__wirelength__iter:4,197804
route__drc_errors__iter:5,12
route__wirelength__iter:5,197813
route__drc_errors__iter:6,0
route__wirelength__iter:6,197825
route__drc_errors,0
route__wirelength,197825
route__vias,28394
route__vias__singlecut,28394
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1037.93
design__instance__count__class:fill_cell,5263
timing__unannotated_net__count__corner:nom_tt_025C_3v30,85
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,85
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,85
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,5
design__max_fanout_violation__count__corner:min_tt_025C_3v30,34
design__max_cap_violation__count__corner:min_tt_025C_3v30,8
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.330899067512553
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.3317843593774269
timing__hold__ws__corner:min_tt_025C_3v30,0.5620954971684317
timing__setup__ws__corner:min_tt_025C_3v30,6.608658696227318
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.562096
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,6.608659
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,85
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,59
design__max_fanout_violation__count__corner:min_ss_125C_3v00,34
design__max_cap_violation__count__corner:min_ss_125C_3v00,9
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.40578117015067616
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.40797386068632435
timing__hold__ws__corner:min_ss_125C_3v00,1.4270824925706649
timing__setup__ws__corner:min_ss_125C_3v00,-6.499679201047962
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-81.37196746735583
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-6.499679201047962
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.427083
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,66
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-6.499679
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,66
timing__unannotated_net__count__corner:min_ss_125C_3v00,85
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,34
design__max_cap_violation__count__corner:min_ff_n40C_3v60,9
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.29828937386639287
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2984123865810004
timing__hold__ws__corner:min_ff_n40C_3v60,0.19774282770925788
timing__setup__ws__corner:min_ff_n40C_3v60,11.585659870510245
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.197743
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,12.195106
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,85
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,13
design__max_fanout_violation__count__corner:max_tt_025C_3v30,34
design__max_cap_violation__count__corner:max_tt_025C_3v30,9
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.34400436251047634
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.3451849737082527
timing__hold__ws__corner:max_tt_025C_3v30,0.5556553152650452
timing__setup__ws__corner:max_tt_025C_3v30,5.385747111837986
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.555655
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,5.385747
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,85
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,175
design__max_fanout_violation__count__corner:max_ss_125C_3v00,34
design__max_cap_violation__count__corner:max_ss_125C_3v00,9
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.43046231686454356
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.4342663851437056
timing__hold__ws__corner:max_ss_125C_3v00,1.4152133199233192
timing__setup__ws__corner:max_ss_125C_3v00,-8.91451560024376
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-157.38220772073538
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-8.91451560024376
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.415213
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,82
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-8.914515
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,82
timing__unannotated_net__count__corner:max_ss_125C_3v00,85
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,34
design__max_cap_violation__count__corner:max_ff_n40C_3v60,9
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.3057466311114032
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.3060050910388457
timing__hold__ws__corner:max_ff_n40C_3v60,0.19313906576284148
timing__setup__ws__corner:max_ff_n40C_3v60,11.211440981819099
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.193139
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,11.483042
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,85
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,85
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000116189
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000107227
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000298857
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000107227
design_powergrid__voltage__worst,0.000107227
design_powergrid__voltage__worst__net:VPWR,3.29988
design_powergrid__drop__worst,0.000116189
design_powergrid__drop__worst__net:VPWR,0.000116189
design_powergrid__voltage__worst__net:VGND,0.000107227
design_powergrid__drop__worst__net:VGND,0.000107227
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000029600000000000001201642951809134274299140088260173797607421875
ir__drop__worst,0.00011600000000000000068001160258290838100947439670562744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
