# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name Lam_tabx_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabx_0 \
    op interface \
    ports { Lam_tabx_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name Peta_tabx_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabx_0 \
    op interface \
    ports { Peta_tabx_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name Lam_tabx_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabx_1 \
    op interface \
    ports { Lam_tabx_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name Peta_tabx_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabx_1 \
    op interface \
    ports { Peta_tabx_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name Lam_tabx_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabx_2 \
    op interface \
    ports { Lam_tabx_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name Peta_tabx_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabx_2 \
    op interface \
    ports { Peta_tabx_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name Eta_ans_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_0 \
    op interface \
    ports { Eta_ans_0 { O 16 vector } Eta_ans_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name Eta_ans_1_32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_32 \
    op interface \
    ports { Eta_ans_1_32 { O 16 vector } Eta_ans_1_32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name Eta_ans_2_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_25 \
    op interface \
    ports { Eta_ans_2_25 { O 16 vector } Eta_ans_2_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name Lam_taby_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_0 \
    op interface \
    ports { Lam_taby_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name Peta_taby_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_0 \
    op interface \
    ports { Peta_taby_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name Lam_taby_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_1 \
    op interface \
    ports { Lam_taby_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name Peta_taby_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_1 \
    op interface \
    ports { Peta_taby_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name Lam_taby_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_2 \
    op interface \
    ports { Lam_taby_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name Peta_taby_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_2 \
    op interface \
    ports { Peta_taby_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name Lam_taby_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_3 \
    op interface \
    ports { Lam_taby_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name Peta_taby_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_3 \
    op interface \
    ports { Peta_taby_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name Lam_taby_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_4 \
    op interface \
    ports { Lam_taby_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name Peta_taby_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_4 \
    op interface \
    ports { Peta_taby_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name Lam_taby_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_5 \
    op interface \
    ports { Lam_taby_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name Peta_taby_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_5 \
    op interface \
    ports { Peta_taby_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name Lam_taby_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_6 \
    op interface \
    ports { Lam_taby_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name Peta_taby_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_6 \
    op interface \
    ports { Peta_taby_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name Lam_taby_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_7 \
    op interface \
    ports { Lam_taby_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name Peta_taby_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_7 \
    op interface \
    ports { Peta_taby_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name Lam_taby_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_8 \
    op interface \
    ports { Lam_taby_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name Peta_taby_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_8 \
    op interface \
    ports { Peta_taby_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name Lam_taby_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_9 \
    op interface \
    ports { Lam_taby_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name Peta_taby_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_9 \
    op interface \
    ports { Peta_taby_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name Lam_taby_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_10 \
    op interface \
    ports { Lam_taby_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name Peta_taby_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_10 \
    op interface \
    ports { Peta_taby_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name Lam_taby_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_11 \
    op interface \
    ports { Lam_taby_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name Peta_taby_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_11 \
    op interface \
    ports { Peta_taby_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name Lam_taby_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_12 \
    op interface \
    ports { Lam_taby_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name Peta_taby_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_12 \
    op interface \
    ports { Peta_taby_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name Lam_taby_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_13 \
    op interface \
    ports { Lam_taby_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name Peta_taby_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_13 \
    op interface \
    ports { Peta_taby_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name Lam_taby_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_14 \
    op interface \
    ports { Lam_taby_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name Peta_taby_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_14 \
    op interface \
    ports { Peta_taby_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name Lam_taby_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_15 \
    op interface \
    ports { Lam_taby_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name Peta_taby_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_15 \
    op interface \
    ports { Peta_taby_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name Lam_taby_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_16 \
    op interface \
    ports { Lam_taby_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name Peta_taby_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_16 \
    op interface \
    ports { Peta_taby_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name Lam_taby_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_17 \
    op interface \
    ports { Lam_taby_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name Peta_taby_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_17 \
    op interface \
    ports { Peta_taby_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name Eta_ans_1_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_0 \
    op interface \
    ports { Eta_ans_1_0 { O 16 vector } Eta_ans_1_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name Eta_ans_1_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_1 \
    op interface \
    ports { Eta_ans_1_1 { O 16 vector } Eta_ans_1_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name Eta_ans_1_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_2 \
    op interface \
    ports { Eta_ans_1_2 { O 16 vector } Eta_ans_1_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name Eta_ans_1_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_3 \
    op interface \
    ports { Eta_ans_1_3 { O 16 vector } Eta_ans_1_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name Eta_ans_1_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_4 \
    op interface \
    ports { Eta_ans_1_4 { O 16 vector } Eta_ans_1_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name Eta_ans_1_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_5 \
    op interface \
    ports { Eta_ans_1_5 { O 16 vector } Eta_ans_1_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name Eta_ans_1_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_6 \
    op interface \
    ports { Eta_ans_1_6 { O 16 vector } Eta_ans_1_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name Eta_ans_1_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_7 \
    op interface \
    ports { Eta_ans_1_7 { O 16 vector } Eta_ans_1_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name Eta_ans_1_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_8 \
    op interface \
    ports { Eta_ans_1_8 { O 16 vector } Eta_ans_1_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name Eta_ans_1_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_9 \
    op interface \
    ports { Eta_ans_1_9 { O 16 vector } Eta_ans_1_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name Eta_ans_1_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_10 \
    op interface \
    ports { Eta_ans_1_10 { O 16 vector } Eta_ans_1_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name Eta_ans_1_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_11 \
    op interface \
    ports { Eta_ans_1_11 { O 16 vector } Eta_ans_1_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name Eta_ans_1_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_12 \
    op interface \
    ports { Eta_ans_1_12 { O 16 vector } Eta_ans_1_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name Eta_ans_1_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_13 \
    op interface \
    ports { Eta_ans_1_13 { O 16 vector } Eta_ans_1_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name Eta_ans_1_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_14 \
    op interface \
    ports { Eta_ans_1_14 { O 16 vector } Eta_ans_1_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name Eta_ans_1_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_15 \
    op interface \
    ports { Eta_ans_1_15 { O 16 vector } Eta_ans_1_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name Eta_ans_1_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_16 \
    op interface \
    ports { Eta_ans_1_16 { O 16 vector } Eta_ans_1_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name Eta_ans_1_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_17 \
    op interface \
    ports { Eta_ans_1_17 { O 16 vector } Eta_ans_1_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name Lam_tabz_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_0 \
    op interface \
    ports { Lam_tabz_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name Peta_tabz_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_0 \
    op interface \
    ports { Peta_tabz_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name Lam_tabz_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_1 \
    op interface \
    ports { Lam_tabz_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name Peta_tabz_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_1 \
    op interface \
    ports { Peta_tabz_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name Lam_tabz_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_2 \
    op interface \
    ports { Lam_tabz_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name Peta_tabz_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_2 \
    op interface \
    ports { Peta_tabz_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name Lam_tabz_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_3 \
    op interface \
    ports { Lam_tabz_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name Peta_tabz_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_3 \
    op interface \
    ports { Peta_tabz_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name Lam_tabz_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_4 \
    op interface \
    ports { Lam_tabz_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name Peta_tabz_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_4 \
    op interface \
    ports { Peta_tabz_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name Lam_tabz_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_5 \
    op interface \
    ports { Lam_tabz_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name Peta_tabz_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_5 \
    op interface \
    ports { Peta_tabz_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name Lam_tabz_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_6 \
    op interface \
    ports { Lam_tabz_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name Peta_tabz_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_6 \
    op interface \
    ports { Peta_tabz_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name Lam_tabz_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_7 \
    op interface \
    ports { Lam_tabz_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name Peta_tabz_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_7 \
    op interface \
    ports { Peta_tabz_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name Lam_tabz_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_8 \
    op interface \
    ports { Lam_tabz_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name Peta_tabz_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_8 \
    op interface \
    ports { Peta_tabz_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name Lam_tabz_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_9 \
    op interface \
    ports { Lam_tabz_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name Peta_tabz_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_9 \
    op interface \
    ports { Peta_tabz_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name Lam_tabz_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_10 \
    op interface \
    ports { Lam_tabz_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name Peta_tabz_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_10 \
    op interface \
    ports { Peta_tabz_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name Lam_tabz_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_11 \
    op interface \
    ports { Lam_tabz_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name Peta_tabz_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_11 \
    op interface \
    ports { Peta_tabz_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name Lam_tabz_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_12 \
    op interface \
    ports { Lam_tabz_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name Peta_tabz_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_12 \
    op interface \
    ports { Peta_tabz_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name Lam_tabz_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_13 \
    op interface \
    ports { Lam_tabz_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name Peta_tabz_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_13 \
    op interface \
    ports { Peta_tabz_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name Lam_tabz_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_14 \
    op interface \
    ports { Lam_tabz_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name Peta_tabz_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_14 \
    op interface \
    ports { Peta_tabz_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name Lam_tabz_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_15 \
    op interface \
    ports { Lam_tabz_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name Peta_tabz_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_15 \
    op interface \
    ports { Peta_tabz_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name Lam_tabz_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_16 \
    op interface \
    ports { Lam_tabz_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name Peta_tabz_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_16 \
    op interface \
    ports { Peta_tabz_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name Lam_tabz_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_17 \
    op interface \
    ports { Lam_tabz_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name Peta_tabz_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_17 \
    op interface \
    ports { Peta_tabz_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name Eta_ans_2_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_0 \
    op interface \
    ports { Eta_ans_2_0 { O 16 vector } Eta_ans_2_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name Eta_ans_2_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_1 \
    op interface \
    ports { Eta_ans_2_1 { O 16 vector } Eta_ans_2_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name Eta_ans_2_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_2 \
    op interface \
    ports { Eta_ans_2_2 { O 16 vector } Eta_ans_2_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name Eta_ans_2_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_3 \
    op interface \
    ports { Eta_ans_2_3 { O 16 vector } Eta_ans_2_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name Eta_ans_2_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_4 \
    op interface \
    ports { Eta_ans_2_4 { O 16 vector } Eta_ans_2_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name Eta_ans_2_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_5 \
    op interface \
    ports { Eta_ans_2_5 { O 16 vector } Eta_ans_2_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name Eta_ans_2_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_6 \
    op interface \
    ports { Eta_ans_2_6 { O 16 vector } Eta_ans_2_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name Eta_ans_2_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_7 \
    op interface \
    ports { Eta_ans_2_7 { O 16 vector } Eta_ans_2_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name Eta_ans_2_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_8 \
    op interface \
    ports { Eta_ans_2_8 { O 16 vector } Eta_ans_2_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name Eta_ans_2_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_9 \
    op interface \
    ports { Eta_ans_2_9 { O 16 vector } Eta_ans_2_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name Eta_ans_2_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_10 \
    op interface \
    ports { Eta_ans_2_10 { O 16 vector } Eta_ans_2_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name Eta_ans_2_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_11 \
    op interface \
    ports { Eta_ans_2_11 { O 16 vector } Eta_ans_2_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name Eta_ans_2_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_12 \
    op interface \
    ports { Eta_ans_2_12 { O 16 vector } Eta_ans_2_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name Eta_ans_2_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_13 \
    op interface \
    ports { Eta_ans_2_13 { O 16 vector } Eta_ans_2_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name Eta_ans_2_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_14 \
    op interface \
    ports { Eta_ans_2_14 { O 16 vector } Eta_ans_2_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name Eta_ans_2_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_15 \
    op interface \
    ports { Eta_ans_2_15 { O 16 vector } Eta_ans_2_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name Eta_ans_2_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_16 \
    op interface \
    ports { Eta_ans_2_16 { O 16 vector } Eta_ans_2_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name Eta_ans_2_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_17 \
    op interface \
    ports { Eta_ans_2_17 { O 16 vector } Eta_ans_2_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name Lam_tabe_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabe_0 \
    op interface \
    ports { Lam_tabe_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name Peta_tabe_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabe_0 \
    op interface \
    ports { Peta_tabe_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name Lam_tabe_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabe_1 \
    op interface \
    ports { Lam_tabe_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name Peta_tabe_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabe_1 \
    op interface \
    ports { Peta_tabe_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name Lam_tabe_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabe_2 \
    op interface \
    ports { Lam_tabe_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name Peta_tabe_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabe_2 \
    op interface \
    ports { Peta_tabe_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 646 \
    name Eta_ans_3_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_3_0 \
    op interface \
    ports { Eta_ans_3_0 { O 16 vector } Eta_ans_3_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 647 \
    name Eta_ans_3_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_3_1 \
    op interface \
    ports { Eta_ans_3_1 { O 16 vector } Eta_ans_3_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 648 \
    name Eta_ans_3_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_3_2 \
    op interface \
    ports { Eta_ans_3_2 { O 16 vector } Eta_ans_3_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 649 \
    name Lam_tabf_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_0 \
    op interface \
    ports { Lam_tabf_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name Peta_tabf_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_0 \
    op interface \
    ports { Peta_tabf_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name Lam_tabf_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_1 \
    op interface \
    ports { Lam_tabf_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name Peta_tabf_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_1 \
    op interface \
    ports { Peta_tabf_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 653 \
    name Lam_tabf_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_2 \
    op interface \
    ports { Lam_tabf_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 654 \
    name Peta_tabf_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_2 \
    op interface \
    ports { Peta_tabf_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 655 \
    name Lam_tabf_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_3 \
    op interface \
    ports { Lam_tabf_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 656 \
    name Peta_tabf_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_3 \
    op interface \
    ports { Peta_tabf_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name Lam_tabf_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_4 \
    op interface \
    ports { Lam_tabf_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name Peta_tabf_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_4 \
    op interface \
    ports { Peta_tabf_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name Lam_tabf_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_5 \
    op interface \
    ports { Lam_tabf_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name Peta_tabf_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_5 \
    op interface \
    ports { Peta_tabf_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name Lam_tabf_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_6 \
    op interface \
    ports { Lam_tabf_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name Peta_tabf_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_6 \
    op interface \
    ports { Peta_tabf_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 663 \
    name Lam_tabf_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_7 \
    op interface \
    ports { Lam_tabf_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 664 \
    name Peta_tabf_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_7 \
    op interface \
    ports { Peta_tabf_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 665 \
    name Lam_tabf_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_8 \
    op interface \
    ports { Lam_tabf_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 666 \
    name Peta_tabf_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_8 \
    op interface \
    ports { Peta_tabf_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name Lam_tabf_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_9 \
    op interface \
    ports { Lam_tabf_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name Peta_tabf_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_9 \
    op interface \
    ports { Peta_tabf_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name Lam_tabf_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_10 \
    op interface \
    ports { Lam_tabf_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name Peta_tabf_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_10 \
    op interface \
    ports { Peta_tabf_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name Lam_tabf_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_11 \
    op interface \
    ports { Lam_tabf_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name Peta_tabf_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_11 \
    op interface \
    ports { Peta_tabf_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name Lam_tabf_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_12 \
    op interface \
    ports { Lam_tabf_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name Peta_tabf_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_12 \
    op interface \
    ports { Peta_tabf_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name Lam_tabf_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_13 \
    op interface \
    ports { Lam_tabf_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name Peta_tabf_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_13 \
    op interface \
    ports { Peta_tabf_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name Lam_tabf_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_14 \
    op interface \
    ports { Lam_tabf_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name Peta_tabf_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_14 \
    op interface \
    ports { Peta_tabf_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name Lam_tabf_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_15 \
    op interface \
    ports { Lam_tabf_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name Peta_tabf_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_15 \
    op interface \
    ports { Peta_tabf_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name Lam_tabf_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_16 \
    op interface \
    ports { Lam_tabf_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name Peta_tabf_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_16 \
    op interface \
    ports { Peta_tabf_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name Lam_tabf_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_17 \
    op interface \
    ports { Lam_tabf_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name Peta_tabf_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_17 \
    op interface \
    ports { Peta_tabf_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name Eta_ans_4_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_0 \
    op interface \
    ports { Eta_ans_4_0 { O 16 vector } Eta_ans_4_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name Eta_ans_4_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_1 \
    op interface \
    ports { Eta_ans_4_1 { O 16 vector } Eta_ans_4_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name Eta_ans_4_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_2 \
    op interface \
    ports { Eta_ans_4_2 { O 16 vector } Eta_ans_4_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name Eta_ans_4_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_3 \
    op interface \
    ports { Eta_ans_4_3 { O 16 vector } Eta_ans_4_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name Eta_ans_4_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_4 \
    op interface \
    ports { Eta_ans_4_4 { O 16 vector } Eta_ans_4_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 690 \
    name Eta_ans_4_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_5 \
    op interface \
    ports { Eta_ans_4_5 { O 16 vector } Eta_ans_4_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 691 \
    name Eta_ans_4_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_6 \
    op interface \
    ports { Eta_ans_4_6 { O 16 vector } Eta_ans_4_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 692 \
    name Eta_ans_4_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_7 \
    op interface \
    ports { Eta_ans_4_7 { O 16 vector } Eta_ans_4_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 693 \
    name Eta_ans_4_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_8 \
    op interface \
    ports { Eta_ans_4_8 { O 16 vector } Eta_ans_4_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 694 \
    name Eta_ans_4_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_9 \
    op interface \
    ports { Eta_ans_4_9 { O 16 vector } Eta_ans_4_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 695 \
    name Eta_ans_4_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_10 \
    op interface \
    ports { Eta_ans_4_10 { O 16 vector } Eta_ans_4_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 696 \
    name Eta_ans_4_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_11 \
    op interface \
    ports { Eta_ans_4_11 { O 16 vector } Eta_ans_4_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 697 \
    name Eta_ans_4_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_12 \
    op interface \
    ports { Eta_ans_4_12 { O 16 vector } Eta_ans_4_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 698 \
    name Eta_ans_4_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_13 \
    op interface \
    ports { Eta_ans_4_13 { O 16 vector } Eta_ans_4_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 699 \
    name Eta_ans_4_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_14 \
    op interface \
    ports { Eta_ans_4_14 { O 16 vector } Eta_ans_4_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 700 \
    name Eta_ans_4_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_15 \
    op interface \
    ports { Eta_ans_4_15 { O 16 vector } Eta_ans_4_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 701 \
    name Eta_ans_4_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_16 \
    op interface \
    ports { Eta_ans_4_16 { O 16 vector } Eta_ans_4_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 702 \
    name Eta_ans_4_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_17 \
    op interface \
    ports { Eta_ans_4_17 { O 16 vector } Eta_ans_4_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 703 \
    name Lam_tabg_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_0 \
    op interface \
    ports { Lam_tabg_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 704 \
    name Peta_tabg_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_0 \
    op interface \
    ports { Peta_tabg_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 705 \
    name Lam_tabg_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_1 \
    op interface \
    ports { Lam_tabg_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 706 \
    name Peta_tabg_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_1 \
    op interface \
    ports { Peta_tabg_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 707 \
    name Lam_tabg_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_2 \
    op interface \
    ports { Lam_tabg_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 708 \
    name Peta_tabg_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_2 \
    op interface \
    ports { Peta_tabg_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 709 \
    name Lam_tabg_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_3 \
    op interface \
    ports { Lam_tabg_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 710 \
    name Peta_tabg_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_3 \
    op interface \
    ports { Peta_tabg_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 711 \
    name Lam_tabg_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_4 \
    op interface \
    ports { Lam_tabg_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name Peta_tabg_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_4 \
    op interface \
    ports { Peta_tabg_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name Lam_tabg_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_5 \
    op interface \
    ports { Lam_tabg_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name Peta_tabg_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_5 \
    op interface \
    ports { Peta_tabg_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name Lam_tabg_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_6 \
    op interface \
    ports { Lam_tabg_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name Peta_tabg_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_6 \
    op interface \
    ports { Peta_tabg_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name Lam_tabg_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_7 \
    op interface \
    ports { Lam_tabg_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name Peta_tabg_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_7 \
    op interface \
    ports { Peta_tabg_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name Lam_tabg_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_8 \
    op interface \
    ports { Lam_tabg_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name Peta_tabg_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_8 \
    op interface \
    ports { Peta_tabg_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name Lam_tabg_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_9 \
    op interface \
    ports { Lam_tabg_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 722 \
    name Peta_tabg_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_9 \
    op interface \
    ports { Peta_tabg_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 723 \
    name Lam_tabg_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_10 \
    op interface \
    ports { Lam_tabg_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 724 \
    name Peta_tabg_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_10 \
    op interface \
    ports { Peta_tabg_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 725 \
    name Lam_tabg_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_11 \
    op interface \
    ports { Lam_tabg_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 726 \
    name Peta_tabg_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_11 \
    op interface \
    ports { Peta_tabg_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 727 \
    name Lam_tabg_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_12 \
    op interface \
    ports { Lam_tabg_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 728 \
    name Peta_tabg_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_12 \
    op interface \
    ports { Peta_tabg_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 729 \
    name Lam_tabg_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_13 \
    op interface \
    ports { Lam_tabg_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 730 \
    name Peta_tabg_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_13 \
    op interface \
    ports { Peta_tabg_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 731 \
    name Lam_tabg_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_14 \
    op interface \
    ports { Lam_tabg_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 732 \
    name Peta_tabg_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_14 \
    op interface \
    ports { Peta_tabg_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 733 \
    name Lam_tabg_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_15 \
    op interface \
    ports { Lam_tabg_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 734 \
    name Peta_tabg_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_15 \
    op interface \
    ports { Peta_tabg_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 735 \
    name Lam_tabg_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_16 \
    op interface \
    ports { Lam_tabg_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 736 \
    name Peta_tabg_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_16 \
    op interface \
    ports { Peta_tabg_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 737 \
    name Lam_tabg_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_17 \
    op interface \
    ports { Lam_tabg_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 738 \
    name Peta_tabg_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_17 \
    op interface \
    ports { Peta_tabg_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 739 \
    name Eta_ans_5_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_0 \
    op interface \
    ports { Eta_ans_5_0 { O 16 vector } Eta_ans_5_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name Eta_ans_5_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_1 \
    op interface \
    ports { Eta_ans_5_1 { O 16 vector } Eta_ans_5_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name Eta_ans_5_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_2 \
    op interface \
    ports { Eta_ans_5_2 { O 16 vector } Eta_ans_5_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name Eta_ans_5_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_3 \
    op interface \
    ports { Eta_ans_5_3 { O 16 vector } Eta_ans_5_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name Eta_ans_5_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_4 \
    op interface \
    ports { Eta_ans_5_4 { O 16 vector } Eta_ans_5_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name Eta_ans_5_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_5 \
    op interface \
    ports { Eta_ans_5_5 { O 16 vector } Eta_ans_5_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name Eta_ans_5_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_6 \
    op interface \
    ports { Eta_ans_5_6 { O 16 vector } Eta_ans_5_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 746 \
    name Eta_ans_5_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_7 \
    op interface \
    ports { Eta_ans_5_7 { O 16 vector } Eta_ans_5_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 747 \
    name Eta_ans_5_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_8 \
    op interface \
    ports { Eta_ans_5_8 { O 16 vector } Eta_ans_5_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 748 \
    name Eta_ans_5_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_9 \
    op interface \
    ports { Eta_ans_5_9 { O 16 vector } Eta_ans_5_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name Eta_ans_5_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_10 \
    op interface \
    ports { Eta_ans_5_10 { O 16 vector } Eta_ans_5_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name Eta_ans_5_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_11 \
    op interface \
    ports { Eta_ans_5_11 { O 16 vector } Eta_ans_5_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name Eta_ans_5_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_12 \
    op interface \
    ports { Eta_ans_5_12 { O 16 vector } Eta_ans_5_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name Eta_ans_5_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_13 \
    op interface \
    ports { Eta_ans_5_13 { O 16 vector } Eta_ans_5_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name Eta_ans_5_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_14 \
    op interface \
    ports { Eta_ans_5_14 { O 16 vector } Eta_ans_5_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name Eta_ans_5_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_15 \
    op interface \
    ports { Eta_ans_5_15 { O 16 vector } Eta_ans_5_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name Eta_ans_5_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_16 \
    op interface \
    ports { Eta_ans_5_16 { O 16 vector } Eta_ans_5_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name Eta_ans_5_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_17 \
    op interface \
    ports { Eta_ans_5_17 { O 16 vector } Eta_ans_5_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


