ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32wbxx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32wbxx_it.c"
  20              		.section	.text.NMI_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	NMI_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	NMI_Handler:
  28              	.LFB950:
   1:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32wbxx_it.c **** /**
   3:Core/Src/stm32wbxx_it.c ****   ******************************************************************************
   4:Core/Src/stm32wbxx_it.c ****   * @file    stm32wbxx_it.c
   5:Core/Src/stm32wbxx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32wbxx_it.c ****   ******************************************************************************
   7:Core/Src/stm32wbxx_it.c ****   * @attention
   8:Core/Src/stm32wbxx_it.c ****   *
   9:Core/Src/stm32wbxx_it.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/stm32wbxx_it.c ****   * All rights reserved.
  11:Core/Src/stm32wbxx_it.c ****   *
  12:Core/Src/stm32wbxx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32wbxx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32wbxx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32wbxx_it.c ****   *
  16:Core/Src/stm32wbxx_it.c ****   ******************************************************************************
  17:Core/Src/stm32wbxx_it.c ****   */
  18:Core/Src/stm32wbxx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32wbxx_it.c **** 
  20:Core/Src/stm32wbxx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32wbxx_it.c **** #include "main.h"
  22:Core/Src/stm32wbxx_it.c **** #include "stm32wbxx_it.h"
  23:Core/Src/stm32wbxx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32wbxx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32wbxx_it.c **** 
  27:Core/Src/stm32wbxx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32wbxx_it.c **** 
  30:Core/Src/stm32wbxx_it.c **** /* USER CODE END TD */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 2


  31:Core/Src/stm32wbxx_it.c **** 
  32:Core/Src/stm32wbxx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32wbxx_it.c **** 
  35:Core/Src/stm32wbxx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32wbxx_it.c **** 
  37:Core/Src/stm32wbxx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32wbxx_it.c **** 
  40:Core/Src/stm32wbxx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32wbxx_it.c **** 
  42:Core/Src/stm32wbxx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32wbxx_it.c **** 
  45:Core/Src/stm32wbxx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32wbxx_it.c **** 
  47:Core/Src/stm32wbxx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32wbxx_it.c **** 
  50:Core/Src/stm32wbxx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32wbxx_it.c **** 
  52:Core/Src/stm32wbxx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32wbxx_it.c **** 
  55:Core/Src/stm32wbxx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32wbxx_it.c **** 
  57:Core/Src/stm32wbxx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32wbxx_it.c **** extern TIM_HandleTypeDef htim16;
  59:Core/Src/stm32wbxx_it.c **** 
  60:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32wbxx_it.c **** 
  62:Core/Src/stm32wbxx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32wbxx_it.c **** 
  64:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
  65:Core/Src/stm32wbxx_it.c **** /*           Cortex Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
  67:Core/Src/stm32wbxx_it.c **** /**
  68:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32wbxx_it.c ****   */
  70:Core/Src/stm32wbxx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32wbxx_it.c **** {
  29              		.loc 1 71 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  41              	.L2:
  72:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32wbxx_it.c **** 
  74:Core/Src/stm32wbxx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 3


  75:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32wbxx_it.c ****    while (1)
  42              		.loc 1 76 10
  43 0004 00BF     		nop
  44 0006 FDE7     		b	.L2
  45              		.cfi_endproc
  46              	.LFE950:
  48              		.section	.text.HardFault_Handler,"ax",%progbits
  49              		.align	1
  50              		.global	HardFault_Handler
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  55              	HardFault_Handler:
  56              	.LFB951:
  77:Core/Src/stm32wbxx_it.c ****   {
  78:Core/Src/stm32wbxx_it.c ****   }
  79:Core/Src/stm32wbxx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32wbxx_it.c **** }
  81:Core/Src/stm32wbxx_it.c **** 
  82:Core/Src/stm32wbxx_it.c **** /**
  83:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32wbxx_it.c ****   */
  85:Core/Src/stm32wbxx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32wbxx_it.c **** {
  57              		.loc 1 86 1
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  62 0000 80B4     		push	{r7}
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		.cfi_offset 7, -4
  66 0002 00AF     		add	r7, sp, #0
  67              	.LCFI3:
  68              		.cfi_def_cfa_register 7
  69              	.L4:
  87:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32wbxx_it.c **** 
  89:Core/Src/stm32wbxx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32wbxx_it.c ****   while (1)
  70              		.loc 1 90 9
  71 0004 00BF     		nop
  72 0006 FDE7     		b	.L4
  73              		.cfi_endproc
  74              	.LFE951:
  76              		.section	.text.MemManage_Handler,"ax",%progbits
  77              		.align	1
  78              		.global	MemManage_Handler
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	MemManage_Handler:
  84              	.LFB952:
  91:Core/Src/stm32wbxx_it.c ****   {
  92:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 4


  93:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Core/Src/stm32wbxx_it.c ****   }
  95:Core/Src/stm32wbxx_it.c **** }
  96:Core/Src/stm32wbxx_it.c **** 
  97:Core/Src/stm32wbxx_it.c **** /**
  98:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Memory management fault.
  99:Core/Src/stm32wbxx_it.c ****   */
 100:Core/Src/stm32wbxx_it.c **** void MemManage_Handler(void)
 101:Core/Src/stm32wbxx_it.c **** {
  85              		.loc 1 101 1
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 1, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90 0000 80B4     		push	{r7}
  91              	.LCFI4:
  92              		.cfi_def_cfa_offset 4
  93              		.cfi_offset 7, -4
  94 0002 00AF     		add	r7, sp, #0
  95              	.LCFI5:
  96              		.cfi_def_cfa_register 7
  97              	.L6:
 102:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 103:Core/Src/stm32wbxx_it.c **** 
 104:Core/Src/stm32wbxx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 105:Core/Src/stm32wbxx_it.c ****   while (1)
  98              		.loc 1 105 9
  99 0004 00BF     		nop
 100 0006 FDE7     		b	.L6
 101              		.cfi_endproc
 102              	.LFE952:
 104              		.section	.text.BusFault_Handler,"ax",%progbits
 105              		.align	1
 106              		.global	BusFault_Handler
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	BusFault_Handler:
 112              	.LFB953:
 106:Core/Src/stm32wbxx_it.c ****   {
 107:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32wbxx_it.c ****   }
 110:Core/Src/stm32wbxx_it.c **** }
 111:Core/Src/stm32wbxx_it.c **** 
 112:Core/Src/stm32wbxx_it.c **** /**
 113:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 114:Core/Src/stm32wbxx_it.c ****   */
 115:Core/Src/stm32wbxx_it.c **** void BusFault_Handler(void)
 116:Core/Src/stm32wbxx_it.c **** {
 113              		.loc 1 116 1
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 1, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 118 0000 80B4     		push	{r7}
 119              	.LCFI6:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 5


 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 7, -4
 122 0002 00AF     		add	r7, sp, #0
 123              	.LCFI7:
 124              		.cfi_def_cfa_register 7
 125              	.L8:
 117:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 118:Core/Src/stm32wbxx_it.c **** 
 119:Core/Src/stm32wbxx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 120:Core/Src/stm32wbxx_it.c ****   while (1)
 126              		.loc 1 120 9
 127 0004 00BF     		nop
 128 0006 FDE7     		b	.L8
 129              		.cfi_endproc
 130              	.LFE953:
 132              		.section	.text.UsageFault_Handler,"ax",%progbits
 133              		.align	1
 134              		.global	UsageFault_Handler
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 139              	UsageFault_Handler:
 140              	.LFB954:
 121:Core/Src/stm32wbxx_it.c ****   {
 122:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 123:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 124:Core/Src/stm32wbxx_it.c ****   }
 125:Core/Src/stm32wbxx_it.c **** }
 126:Core/Src/stm32wbxx_it.c **** 
 127:Core/Src/stm32wbxx_it.c **** /**
 128:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 129:Core/Src/stm32wbxx_it.c ****   */
 130:Core/Src/stm32wbxx_it.c **** void UsageFault_Handler(void)
 131:Core/Src/stm32wbxx_it.c **** {
 141              		.loc 1 131 1
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 1, uses_anonymous_args = 0
 145              		@ link register save eliminated.
 146 0000 80B4     		push	{r7}
 147              	.LCFI8:
 148              		.cfi_def_cfa_offset 4
 149              		.cfi_offset 7, -4
 150 0002 00AF     		add	r7, sp, #0
 151              	.LCFI9:
 152              		.cfi_def_cfa_register 7
 153              	.L10:
 132:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 133:Core/Src/stm32wbxx_it.c **** 
 134:Core/Src/stm32wbxx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 135:Core/Src/stm32wbxx_it.c ****   while (1)
 154              		.loc 1 135 9
 155 0004 00BF     		nop
 156 0006 FDE7     		b	.L10
 157              		.cfi_endproc
 158              	.LFE954:
 160              		.section	.text.DebugMon_Handler,"ax",%progbits
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 6


 161              		.align	1
 162              		.global	DebugMon_Handler
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	DebugMon_Handler:
 168              	.LFB955:
 136:Core/Src/stm32wbxx_it.c ****   {
 137:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32wbxx_it.c ****   }
 140:Core/Src/stm32wbxx_it.c **** }
 141:Core/Src/stm32wbxx_it.c **** 
 142:Core/Src/stm32wbxx_it.c **** /**
 143:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Debug monitor.
 144:Core/Src/stm32wbxx_it.c ****   */
 145:Core/Src/stm32wbxx_it.c **** void DebugMon_Handler(void)
 146:Core/Src/stm32wbxx_it.c **** {
 169              		.loc 1 146 1
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 1, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 174 0000 80B4     		push	{r7}
 175              	.LCFI10:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 7, -4
 178 0002 00AF     		add	r7, sp, #0
 179              	.LCFI11:
 180              		.cfi_def_cfa_register 7
 147:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 148:Core/Src/stm32wbxx_it.c **** 
 149:Core/Src/stm32wbxx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 150:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 151:Core/Src/stm32wbxx_it.c **** 
 152:Core/Src/stm32wbxx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 153:Core/Src/stm32wbxx_it.c **** }
 181              		.loc 1 153 1
 182 0004 00BF     		nop
 183 0006 BD46     		mov	sp, r7
 184              	.LCFI12:
 185              		.cfi_def_cfa_register 13
 186              		@ sp needed
 187 0008 5DF8047B 		ldr	r7, [sp], #4
 188              	.LCFI13:
 189              		.cfi_restore 7
 190              		.cfi_def_cfa_offset 0
 191 000c 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE955:
 195              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 196              		.align	1
 197              		.global	EXTI0_IRQHandler
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 202              	EXTI0_IRQHandler:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 7


 203              	.LFB956:
 154:Core/Src/stm32wbxx_it.c **** 
 155:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
 156:Core/Src/stm32wbxx_it.c **** /* STM32WBxx Peripheral Interrupt Handlers                                    */
 157:Core/Src/stm32wbxx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 158:Core/Src/stm32wbxx_it.c **** /* For the available peripheral interrupt handler names,                      */
 159:Core/Src/stm32wbxx_it.c **** /* please refer to the startup file (startup_stm32wbxx.s).                    */
 160:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
 161:Core/Src/stm32wbxx_it.c **** 
 162:Core/Src/stm32wbxx_it.c **** /**
 163:Core/Src/stm32wbxx_it.c ****   * @brief This function handles EXTI line0 interrupt.
 164:Core/Src/stm32wbxx_it.c ****   */
 165:Core/Src/stm32wbxx_it.c **** void EXTI0_IRQHandler(void)
 166:Core/Src/stm32wbxx_it.c **** {
 204              		.loc 1 166 1
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 1, uses_anonymous_args = 0
 208 0000 80B5     		push	{r7, lr}
 209              	.LCFI14:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 7, -8
 212              		.cfi_offset 14, -4
 213 0002 00AF     		add	r7, sp, #0
 214              	.LCFI15:
 215              		.cfi_def_cfa_register 7
 167:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN EXTI0_IRQn 0 */
 168:Core/Src/stm32wbxx_it.c **** 
 169:Core/Src/stm32wbxx_it.c ****   /* USER CODE END EXTI0_IRQn 0 */
 170:Core/Src/stm32wbxx_it.c ****   HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 216              		.loc 1 170 3
 217 0004 0120     		movs	r0, #1
 218 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 171:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN EXTI0_IRQn 1 */
 172:Core/Src/stm32wbxx_it.c **** 
 173:Core/Src/stm32wbxx_it.c ****   /* USER CODE END EXTI0_IRQn 1 */
 174:Core/Src/stm32wbxx_it.c **** }
 219              		.loc 1 174 1
 220 000a 00BF     		nop
 221 000c 80BD     		pop	{r7, pc}
 222              		.cfi_endproc
 223              	.LFE956:
 225              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 226              		.align	1
 227              		.global	EXTI1_IRQHandler
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	EXTI1_IRQHandler:
 233              	.LFB957:
 175:Core/Src/stm32wbxx_it.c **** 
 176:Core/Src/stm32wbxx_it.c **** /**
 177:Core/Src/stm32wbxx_it.c ****   * @brief This function handles EXTI line1 interrupt.
 178:Core/Src/stm32wbxx_it.c ****   */
 179:Core/Src/stm32wbxx_it.c **** void EXTI1_IRQHandler(void)
 180:Core/Src/stm32wbxx_it.c **** {
 234              		.loc 1 180 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 8


 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 1, uses_anonymous_args = 0
 238 0000 80B5     		push	{r7, lr}
 239              	.LCFI16:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 7, -8
 242              		.cfi_offset 14, -4
 243 0002 00AF     		add	r7, sp, #0
 244              	.LCFI17:
 245              		.cfi_def_cfa_register 7
 181:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN EXTI1_IRQn 0 */
 182:Core/Src/stm32wbxx_it.c **** 
 183:Core/Src/stm32wbxx_it.c ****   /* USER CODE END EXTI1_IRQn 0 */
 184:Core/Src/stm32wbxx_it.c ****   HAL_GPIO_EXTI_IRQHandler(BUTTON_SW3_PIN);
 246              		.loc 1 184 3
 247 0004 0220     		movs	r0, #2
 248 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 185:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN EXTI1_IRQn 1 */
 186:Core/Src/stm32wbxx_it.c **** 
 187:Core/Src/stm32wbxx_it.c ****   /* USER CODE END EXTI1_IRQn 1 */
 188:Core/Src/stm32wbxx_it.c **** }
 249              		.loc 1 188 1
 250 000a 00BF     		nop
 251 000c 80BD     		pop	{r7, pc}
 252              		.cfi_endproc
 253              	.LFE957:
 255              		.section	.text.EXTI4_IRQHandler,"ax",%progbits
 256              		.align	1
 257              		.global	EXTI4_IRQHandler
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	EXTI4_IRQHandler:
 263              	.LFB958:
 189:Core/Src/stm32wbxx_it.c **** 
 190:Core/Src/stm32wbxx_it.c **** /**
 191:Core/Src/stm32wbxx_it.c ****   * @brief This function handles EXTI line4 interrupt.
 192:Core/Src/stm32wbxx_it.c ****   */
 193:Core/Src/stm32wbxx_it.c **** void EXTI4_IRQHandler(void)
 194:Core/Src/stm32wbxx_it.c **** {
 264              		.loc 1 194 1
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 1, uses_anonymous_args = 0
 268 0000 80B5     		push	{r7, lr}
 269              	.LCFI18:
 270              		.cfi_def_cfa_offset 8
 271              		.cfi_offset 7, -8
 272              		.cfi_offset 14, -4
 273 0002 00AF     		add	r7, sp, #0
 274              	.LCFI19:
 275              		.cfi_def_cfa_register 7
 195:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN EXTI4_IRQn 0 */
 196:Core/Src/stm32wbxx_it.c ****   extern uint8_t button_pressed;
 197:Core/Src/stm32wbxx_it.c ****   button_pressed = 1;
 276              		.loc 1 197 18
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 9


 277 0004 054B     		ldr	r3, .L15
 278 0006 0122     		movs	r2, #1
 279 0008 1A70     		strb	r2, [r3]
 198:Core/Src/stm32wbxx_it.c ****   // 2. 測試用的 LED (藍色 LED 通常在 PB7)
 199:Core/Src/stm32wbxx_it.c ****   // 如果你有設定 PB7 為 GPIO_Output，可以用這行：
 200:Core/Src/stm32wbxx_it.c ****   HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 280              		.loc 1 200 3
 281 000a 2021     		movs	r1, #32
 282 000c 0448     		ldr	r0, .L15+4
 283 000e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 201:Core/Src/stm32wbxx_it.c ****   /* USER CODE END EXTI4_IRQn 0 */
 202:Core/Src/stm32wbxx_it.c ****   HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 284              		.loc 1 202 3
 285 0012 1020     		movs	r0, #16
 286 0014 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 203:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN EXTI4_IRQn 1 */
 204:Core/Src/stm32wbxx_it.c **** 
 205:Core/Src/stm32wbxx_it.c ****   /* USER CODE END EXTI4_IRQn 1 */
 206:Core/Src/stm32wbxx_it.c **** }
 287              		.loc 1 206 1
 288 0018 00BF     		nop
 289 001a 80BD     		pop	{r7, pc}
 290              	.L16:
 291              		.align	2
 292              	.L15:
 293 001c 00000000 		.word	button_pressed
 294 0020 00040048 		.word	1207960576
 295              		.cfi_endproc
 296              	.LFE958:
 298              		.section	.text.TIM1_UP_TIM16_IRQHandler,"ax",%progbits
 299              		.align	1
 300              		.global	TIM1_UP_TIM16_IRQHandler
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	TIM1_UP_TIM16_IRQHandler:
 306              	.LFB959:
 207:Core/Src/stm32wbxx_it.c **** 
 208:Core/Src/stm32wbxx_it.c **** /**
 209:Core/Src/stm32wbxx_it.c ****   * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
 210:Core/Src/stm32wbxx_it.c ****   */
 211:Core/Src/stm32wbxx_it.c **** void TIM1_UP_TIM16_IRQHandler(void)
 212:Core/Src/stm32wbxx_it.c **** {
 307              		.loc 1 212 1
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 0
 310              		@ frame_needed = 1, uses_anonymous_args = 0
 311 0000 80B5     		push	{r7, lr}
 312              	.LCFI20:
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 7, -8
 315              		.cfi_offset 14, -4
 316 0002 00AF     		add	r7, sp, #0
 317              	.LCFI21:
 318              		.cfi_def_cfa_register 7
 213:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
 214:Core/Src/stm32wbxx_it.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 10


 215:Core/Src/stm32wbxx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
 216:Core/Src/stm32wbxx_it.c ****   HAL_TIM_IRQHandler(&htim16);
 319              		.loc 1 216 3
 320 0004 0248     		ldr	r0, .L18
 321 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 217:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
 218:Core/Src/stm32wbxx_it.c **** 
 219:Core/Src/stm32wbxx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
 220:Core/Src/stm32wbxx_it.c **** }
 322              		.loc 1 220 1
 323 000a 00BF     		nop
 324 000c 80BD     		pop	{r7, pc}
 325              	.L19:
 326 000e 00BF     		.align	2
 327              	.L18:
 328 0010 00000000 		.word	htim16
 329              		.cfi_endproc
 330              	.LFE959:
 332              		.text
 333              	.Letext0:
 334              		.file 2 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/ma
 335              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/sy
 336              		.file 4 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 337              		.file 5 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 338              		.file 6 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h"
 339              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h"
 340              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h"
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32wbxx_it.c
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:21     .text.NMI_Handler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:27     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:49     .text.HardFault_Handler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:55     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:77     .text.MemManage_Handler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:83     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:105    .text.BusFault_Handler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:111    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:133    .text.UsageFault_Handler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:139    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:161    .text.DebugMon_Handler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:167    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:196    .text.EXTI0_IRQHandler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:202    .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:226    .text.EXTI1_IRQHandler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:232    .text.EXTI1_IRQHandler:00000000 EXTI1_IRQHandler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:256    .text.EXTI4_IRQHandler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:262    .text.EXTI4_IRQHandler:00000000 EXTI4_IRQHandler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:293    .text.EXTI4_IRQHandler:0000001c $d
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:299    .text.TIM1_UP_TIM16_IRQHandler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:305    .text.TIM1_UP_TIM16_IRQHandler:00000000 TIM1_UP_TIM16_IRQHandler
C:\Users\alanl\AppData\Local\Temp\ccStCPYJ.s:328    .text.TIM1_UP_TIM16_IRQHandler:00000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_EXTI_IRQHandler
HAL_GPIO_TogglePin
button_pressed
HAL_TIM_IRQHandler
htim16
