// Seed: 2040532349
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    output wor id_4,
    output wor id_5
);
  logic id_7;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  wand id_2
    , id_5,
    output tri0 id_3
);
  assign id_3 = id_2 + id_0 | "";
  wire id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri1 id_1,
    output wire id_2,
    output tri1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3
  );
endmodule
