Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Wed Dec 18 11:41:21 2024
| Host              : L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (30)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.555        0.000                      0               126603        0.010        0.000                      0               126207        1.833        0.000                       0                 45092  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
cam_pclk_0                       {0.000 6.944}        13.888          72.005          
cam_pclk_1                       {0.000 6.944}        13.888          72.005          
cam_pclk_2                       {0.000 6.944}        13.888          72.005          
clk_pl_0                         {0.000 5.000}        10.000          100.000         
clk_pl_1                         {0.000 3.333}        6.666           150.015         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk_0                            11.015        0.000                      0                  983        0.016        0.000                      0                  983        6.402        0.000                       0                   556  
cam_pclk_1                            11.414        0.000                      0                  983        0.012        0.000                      0                  983        6.402        0.000                       0                   556  
cam_pclk_2                            11.166        0.000                      0                  983        0.019        0.000                      0                  983        6.402        0.000                       0                   556  
clk_pl_0                               4.052        0.000                      0                70213        0.010        0.000                      0                70213        3.500        0.000                       0                 25072  
clk_pl_1                               2.555        0.000                      0                52918        0.010        0.000                      0                52918        1.833        0.000                       0                 18351  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      cam_pclk_0          6.202        0.000                      0                   10                                                                        
clk_pl_1      cam_pclk_1          5.949        0.000                      0                   10                                                                        
clk_pl_1      cam_pclk_2          6.007        0.000                      0                   10                                                                        
clk_pl_1      clk_pl_0            6.061        0.000                      0                  144                                                                        
cam_pclk_0    clk_pl_1           13.580        0.000                      0                   10                                                                        
cam_pclk_1    clk_pl_1           13.052        0.000                      0                   10                                                                        
cam_pclk_2    clk_pl_1           13.502        0.000                      0                   10                                                                        
clk_pl_0      clk_pl_1            9.366        0.000                      0                  192                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cam_pclk_0         cam_pclk_0              13.167        0.000                      0                   35        0.166        0.000                      0                   35  
**async_default**  cam_pclk_1         cam_pclk_1              13.222        0.000                      0                   35        0.116        0.000                      0                   35  
**async_default**  cam_pclk_2         cam_pclk_2              13.199        0.000                      0                   35        0.169        0.000                      0                   35  
**async_default**  clk_pl_0           clk_pl_0                 6.588        0.000                      0                   22        1.583        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_0
  To Clock:  cam_pclk_0

Setup :            0  Failing Endpoints,  Worst Slack       11.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.015ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.446ns (15.788%)  route 2.379ns (84.212%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 17.415 - 13.888 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.747ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.681ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.619     4.711    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y125         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.791 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.202     4.993    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X1Y121         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     5.059 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.285     5.344    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X2Y128         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.441 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.424     5.865    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X1Y115         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.918 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.786     6.704    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X2Y120         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     6.755 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.633     7.388    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_4
    SLICE_X2Y120         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     7.487 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.049     7.536    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1_n_4
    SLICE_X2Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.426    17.415    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                         clock pessimism              1.147    18.562    
                         clock uncertainty           -0.035    18.527    
    SLICE_X2Y120         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    18.552    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         18.552    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 11.015    

Slack (MET) :             11.038ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.457ns (16.310%)  route 2.345ns (83.690%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 17.415 - 13.888 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.747ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.681ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.619     4.711    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y125         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.791 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.202     4.993    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X1Y121         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     5.059 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.285     5.344    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X2Y128         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.441 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.424     5.865    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X1Y115         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.918 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.786     6.704    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X2Y120         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     6.755 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.633     7.388    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_4
    SLICE_X2Y120         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     7.498 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.015     7.513    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1_n_4
    SLICE_X2Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.426    17.415    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              1.147    18.562    
                         clock uncertainty           -0.035    18.527    
    SLICE_X2Y120         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    18.552    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         18.552    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.038    

Slack (MET) :             11.397ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.443ns (18.133%)  route 2.000ns (81.867%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 17.415 - 13.888 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.747ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.681ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.619     4.711    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y125         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.791 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.202     4.993    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X1Y121         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     5.059 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.285     5.344    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X2Y128         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.441 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.424     5.865    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X1Y115         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.918 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.786     6.704    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X2Y120         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     6.755 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.253     7.008    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_4
    SLICE_X2Y120         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     7.104 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.050     7.154    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1_n_4
    SLICE_X2Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.426    17.415    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              1.147    18.562    
                         clock uncertainty           -0.035    18.527    
    SLICE_X2Y120         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    18.552    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         18.552    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.526ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.296ns (15.409%)  route 1.625ns (84.591%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 17.437 - 13.888 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.747ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.681ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.619     4.711    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y125         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.791 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.202     4.993    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X1Y121         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     5.059 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.285     5.344    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X2Y128         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.441 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.424     5.865    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X1Y115         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.918 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.714     6.632    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y25         RAMB36E2                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.448    17.437    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y25         RAMB36E2                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              1.099    18.536    
                         clock uncertainty           -0.035    18.501    
    RAMB36_X0Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    18.159    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         18.159    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                 11.526    

Slack (MET) :             11.588ns  (required time - arrival time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.607ns (27.491%)  route 1.601ns (72.509%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 17.415 - 13.888 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.747ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.681ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.613     4.705    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X6Y124         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.784 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/Q
                         net (fo=16, routed)          0.840     5.624    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22[6]
    SLICE_X2Y126         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.713 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2/O
                         net (fo=1, routed)           0.009     5.722    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2_n_4
    SLICE_X2Y126         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     5.850 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data_reg[7]_i_4__2/CO[3]
                         net (fo=2, routed)           0.405     6.255    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]_3[0]
    SLICE_X3Y123         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.420 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data[7]_i_2__2/O
                         net (fo=8, routed)           0.297     6.717    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_0
    SLICE_X2Y122         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.863 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[3]_i_1__2/O
                         net (fo=1, routed)           0.050     6.913    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[7]_1[3]
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.426    17.415    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/clk
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[3]/C
                         clock pessimism              1.097    18.512    
                         clock uncertainty           -0.035    18.477    
    SLICE_X2Y122         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    18.502    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[3]
  -------------------------------------------------------------------
                         required time                         18.502    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                 11.588    

Slack (MET) :             11.599ns  (required time - arrival time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.560ns (25.489%)  route 1.637ns (74.511%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 17.415 - 13.888 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.747ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.681ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.613     4.705    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X6Y124         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.784 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/Q
                         net (fo=16, routed)          0.840     5.624    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22[6]
    SLICE_X2Y126         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.713 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2/O
                         net (fo=1, routed)           0.009     5.722    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2_n_4
    SLICE_X2Y126         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     5.850 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data_reg[7]_i_4__2/CO[3]
                         net (fo=2, routed)           0.405     6.255    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]_3[0]
    SLICE_X3Y123         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.420 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data[7]_i_2__2/O
                         net (fo=8, routed)           0.334     6.754    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_0
    SLICE_X2Y122         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.853 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[2]_i_1__2/O
                         net (fo=1, routed)           0.049     6.902    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[7]_1[2]
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.426    17.415    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/clk
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[2]/C
                         clock pessimism              1.097    18.512    
                         clock uncertainty           -0.035    18.477    
    SLICE_X2Y122         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    18.502    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.502    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 11.599    

Slack (MET) :             11.614ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.296ns (16.620%)  route 1.485ns (83.380%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 17.437 - 13.888 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.747ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.681ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.619     4.711    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y125         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.791 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.202     4.993    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X1Y121         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     5.059 f  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.285     5.344    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X2Y128         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.441 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.424     5.865    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X1Y115         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.918 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.574     6.492    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y25         RAMB36E2                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.448    17.437    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y25         RAMB36E2                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              1.099    18.536    
                         clock uncertainty           -0.035    18.501    
    RAMB36_X0Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.394    18.107    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 11.614    

Slack (MET) :             11.618ns  (required time - arrival time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.584ns (26.789%)  route 1.596ns (73.211%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 17.417 - 13.888 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.747ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.681ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.613     4.705    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X6Y124         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.784 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/Q
                         net (fo=16, routed)          0.840     5.624    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22[6]
    SLICE_X2Y126         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.713 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2/O
                         net (fo=1, routed)           0.009     5.722    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2_n_4
    SLICE_X2Y126         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     5.850 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data_reg[7]_i_4__2/CO[3]
                         net (fo=2, routed)           0.405     6.255    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]_3[0]
    SLICE_X3Y123         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.420 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data[7]_i_2__2/O
                         net (fo=8, routed)           0.291     6.711    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_0
    SLICE_X2Y122         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     6.834 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[4]_i_1__2/O
                         net (fo=1, routed)           0.051     6.885    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[7]_1[4]
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.428    17.417    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/clk
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[4]/C
                         clock pessimism              1.097    18.514    
                         clock uncertainty           -0.035    18.479    
    SLICE_X2Y122         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    18.504    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[4]
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                 11.618    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.560ns (26.205%)  route 1.577ns (73.795%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 17.417 - 13.888 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.747ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.681ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.613     4.705    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X6Y124         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.784 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[6]/Q
                         net (fo=16, routed)          0.840     5.624    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22[6]
    SLICE_X2Y126         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.713 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2/O
                         net (fo=1, routed)           0.009     5.722    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_9__2_n_4
    SLICE_X2Y126         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     5.850 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data_reg[7]_i_4__2/CO[3]
                         net (fo=2, routed)           0.405     6.255    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]_3[0]
    SLICE_X3Y123         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.420 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data[7]_i_2__2/O
                         net (fo=8, routed)           0.272     6.692    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_0
    SLICE_X2Y122         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.791 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[0]_i_1__2/O
                         net (fo=1, routed)           0.051     6.842    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[7]_1[0]
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.428    17.417    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/clk
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]/C
                         clock pessimism              1.097    18.514    
                         clock uncertainty           -0.035    18.479    
    SLICE_X2Y122         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    18.504    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                 11.661    

Slack (MET) :             11.664ns  (required time - arrival time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.580ns (28.265%)  route 1.472ns (71.735%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 17.374 - 13.888 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.747ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.681ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.613     4.705    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/clk
    SLICE_X2Y122         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.784 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/mid_data_reg[7]/Q
                         net (fo=13, routed)          0.900     5.684    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_1/mid_data_reg[7]_i_4_0[7]
    SLICE_X5Y112         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     5.806 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_1/mid_data[7]_i_36/O
                         net (fo=1, routed)           0.025     5.831    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_1/mid_data[7]_i_36_n_4
    SLICE_X5Y112         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     5.964 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_1/mid_data_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.230     6.194    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data_reg[7]_4[0]
    SLICE_X5Y116         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.295 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data[7]_i_3/O
                         net (fo=8, routed)           0.245     6.540    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data1__2
    SLICE_X5Y115         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     6.685 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data[0]_i_1/O
                         net (fo=1, routed)           0.072     6.757    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data[0]_i_1_n_4
    SLICE_X5Y115         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.385    17.374    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/clk
    SLICE_X5Y115         FDCE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data_reg[0]/C
                         clock pessimism              1.058    18.431    
                         clock uncertainty           -0.035    18.396    
    SLICE_X5Y115         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    18.421    system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/u_Sort3_5/mid_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 11.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y0_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Net Delay (Source):      1.426ns (routing 0.681ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.747ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252     2.077    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.101 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.426     3.527    system_i/video_image_process_0/inst/u_rgb2ycbcr/clk
    SLICE_X8Y129         FDCE                                         r  system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.586 r  system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y0_reg[13]/Q
                         net (fo=1, routed)           0.118     3.704    system_i/video_image_process_0/inst/u_rgb2ycbcr/p_0_in[5]
    SLICE_X6Y130         FDCE                                         r  system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.632     4.724    system_i/video_image_process_0/inst/u_rgb2ycbcr/clk
    SLICE_X6Y130         FDCE                                         r  system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y1_reg[5]/C
                         clock pessimism             -1.097     3.627    
    SLICE_X6Y130         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.687    system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      0.882ns (routing 0.405ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.448ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.882     2.644    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X3Y129         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.683 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[4]/Q
                         net (fo=1, routed)           0.033     2.716    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1[4]
    SLICE_X3Y129         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.996     3.329    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X3Y129         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[4]/C
                         clock pessimism             -0.680     2.650    
    SLICE_X3Y129         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.697    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_15/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_16/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      0.886ns (routing 0.405ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.886     2.648    system_i/video_image_process_0/inst/u_rgb2ycbcr/clk
    SLICE_X6Y131         FDCE                                         r  system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.687 r  system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_15/Q
                         net (fo=1, routed)           0.033     2.720    system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_15_n_4
    SLICE_X6Y131         FDCE                                         r  system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/video_image_process_0/inst/u_rgb2ycbcr/clk
    SLICE_X6Y131         FDCE                                         r  system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_16/C
                         clock pessimism             -0.680     2.654    
    SLICE_X6Y131         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.701    system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_vsync_d_reg_c_16
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      0.882ns (routing 0.405ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.448ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.882     2.644    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X3Y129         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.683 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/Q
                         net (fo=1, routed)           0.034     2.717    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1[12]
    SLICE_X3Y129         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.996     3.329    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X3Y129         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[12]/C
                         clock pessimism             -0.680     2.650    
    SLICE_X3Y129         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.697    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.884ns (routing 0.405ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.448ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.884     2.646    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X3Y132         FDRE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.685 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[2]/Q
                         net (fo=2, routed)           0.084     2.769    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y53         RAMB18E2                                     r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.074     3.407    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y53         RAMB18E2                                     r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.667     2.741    
    RAMB18_X0Y53         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[6])
                                                      0.006     2.747    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Net Delay (Source):      1.435ns (routing 0.681ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.747ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252     2.077    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.101 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435     3.536    system_i/video_image_process_0/inst/u_rgb2ycbcr/clk
    SLICE_X6Y129         FDCE                                         r  system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.594 r  system_i/video_image_process_0/inst/u_rgb2ycbcr/img_y1_reg[1]/Q
                         net (fo=2, routed)           0.075     3.669    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[7]_0[1]
    SLICE_X6Y130         FDRE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.637     4.729    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X6Y130         FDRE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[1]/C
                         clock pessimism             -1.147     3.583    
    SLICE_X6Y130         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.645    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.448ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X4Y131         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.685 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[11]/Q
                         net (fo=1, routed)           0.041     2.726    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2[11]
    SLICE_X4Y131         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.999     3.332    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X4Y131         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/C
                         clock pessimism             -0.680     2.653    
    SLICE_X4Y131         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.700    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Net Delay (Source):      0.881ns (routing 0.405ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.448ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.881     2.643    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X4Y128         FDRE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.681 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d2_reg[2]/Q
                         net (fo=1, routed)           0.103     2.784    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y52         RAMB18E2                                     r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.068     3.401    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y52         RAMB18E2                                     r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.641     2.761    
    RAMB18_X0Y52         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                     -0.005     2.756    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.041ns (31.783%)  route 0.088ns (68.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.881ns (routing 0.405ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.448ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.881     2.643    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X3Y132         FDRE                                         r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.684 r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.088     2.772    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y52         RAMB18E2                                     r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.071     3.404    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y52         RAMB18E2                                     r  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.667     2.737    
    RAMB18_X0Y52         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     2.743    system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.090ns (52.941%)  route 0.080ns (47.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    1.093ns
  Clock Net Delay (Source):      1.384ns (routing 0.681ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.747ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252     2.077    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.101 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.384     3.485    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X1Y113         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.543 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.071     3.614    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[1]
    SLICE_X0Y113         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.032     3.646 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__0/O
                         net (fo=1, routed)           0.009     3.655    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__0_n_4
    SLICE_X0Y113         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.563     4.655    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X0Y113         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -1.093     3.562    
    SLICE_X0Y113         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.624    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk_0
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.888
Sources:            { cam_pclk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB36_X0Y25  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.888      12.598     BUFGCE_X0Y25  cam_pclk_0_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X4Y128  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/median_frame_clken_r_reg[0]_srl2_inst_u_rgb2ycbcr_rgb_vsync_d_reg_c_16/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X4Y128  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/median_frame_href_r_reg[0]_srl2_inst_u_rgb2ycbcr_rgb_vsync_d_reg_c_16/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X5Y130  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/median_frame_vsync_r_reg[0]_srl6_inst_u_gray_median_filter_u_median_3x3_median_frame_vsync_r_reg_c_20/CLK
Min Period        n/a     FDRE/C              n/a            0.550         13.888      13.338     SLICE_X4Y128  system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/median_frame_clken_r_reg[1]_inst_u_rgb2ycbcr_rgb_vsync_d_reg_c_17/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X0Y25  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X0Y25  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X0Y25  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y53  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X0Y25  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y52  system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_1
  To Clock:  cam_pclk_1

Setup :            0  Failing Endpoints,  Worst Slack       11.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.414ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.501ns (20.866%)  route 1.900ns (79.134%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 17.893 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.795ns (routing 1.095ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.735     6.965    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X14Y139        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.018 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.462     7.480    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_4
    SLICE_X14Y139        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     7.579 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.072     7.651    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1_n_4
    SLICE_X14Y139        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.795    17.893    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X14Y139        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                         clock pessimism              1.182    19.076    
                         clock uncertainty           -0.035    19.040    
    SLICE_X14Y139        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    19.065    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.414    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.500ns (20.912%)  route 1.891ns (79.088%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 17.893 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.795ns (routing 1.095ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.735     6.965    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X14Y139        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.018 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.459     7.477    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_4
    SLICE_X14Y139        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     7.575 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.066     7.641    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1_n_4
    SLICE_X14Y139        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.795    17.893    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X14Y139        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              1.182    19.076    
                         clock uncertainty           -0.035    19.040    
    SLICE_X14Y139        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    19.065    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.512ns (21.603%)  route 1.858ns (78.397%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 17.893 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.795ns (routing 1.095ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.735     6.965    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X14Y139        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.018 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.462     7.480    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_4
    SLICE_X14Y139        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     7.590 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.030     7.620    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1_n_4
    SLICE_X14Y139        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.795    17.893    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X14Y139        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              1.182    19.076    
                         clock uncertainty           -0.035    19.040    
    SLICE_X14Y139        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    19.065    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.598ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.349ns (19.165%)  route 1.472ns (80.835%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 17.914 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.095ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.841     7.071    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.816    17.914    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              1.185    19.099    
                         clock uncertainty           -0.035    19.063    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.394    18.669    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                 11.598    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.476ns (22.549%)  route 1.635ns (77.451%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 17.884 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.786ns (routing 1.095ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.722     6.952    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X14Y144        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     6.989 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.224     7.213    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_4
    SLICE_X14Y149        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     7.303 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.058     7.361    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_4
    SLICE_X14Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.786    17.884    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X14Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              1.182    19.067    
                         clock uncertainty           -0.035    19.031    
    SLICE_X14Y149        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    19.056    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 11.695    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.349ns (20.267%)  route 1.373ns (79.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 17.914 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.095ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.742     6.972    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.816    17.914    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              1.185    19.099    
                         clock uncertainty           -0.035    19.063    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    18.669    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.476ns (22.591%)  route 1.631ns (77.409%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 17.884 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.786ns (routing 1.095ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.722     6.952    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X14Y144        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     6.989 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.219     7.208    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_4
    SLICE_X14Y149        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     7.298 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.059     7.357    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_4
    SLICE_X14Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.786    17.884    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X14Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              1.182    19.067    
                         clock uncertainty           -0.035    19.031    
    SLICE_X14Y149        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    19.056    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.703ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.349ns (20.338%)  route 1.367ns (79.662%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 17.914 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.095ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.736     6.966    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.816    17.914    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              1.185    19.099    
                         clock uncertainty           -0.035    19.063    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    18.669    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 11.703    

Slack (MET) :             11.729ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.482ns (23.207%)  route 1.595ns (76.793%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 17.884 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.786ns (routing 1.095ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.722     6.952    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X14Y144        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     6.989 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.224     7.213    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_4
    SLICE_X14Y149        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     7.309 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.018     7.327    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_4
    SLICE_X14Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.786    17.884    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X14Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              1.182    19.067    
                         clock uncertainty           -0.035    19.031    
    SLICE_X14Y149        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    19.056    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 11.729    

Slack (MET) :             11.800ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.349ns (20.886%)  route 1.322ns (79.114%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 17.914 - 13.888 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    1.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 1.203ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.095ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.000     5.250    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y149        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.331 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=49, routed)          0.369     5.700    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X13Y143        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.790 f  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.207     5.997    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X13Y143        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     6.085 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.055     6.140    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.230 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          0.691     6.921    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.816    17.914    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              1.185    19.099    
                         clock uncertainty           -0.035    19.063    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    18.721    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 11.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      1.092ns (routing 0.653ns, distribution 0.439ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.726ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.092     2.929    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X3Y154         FDRE                                         r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.969 r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[8]/Q
                         net (fo=2, routed)           0.072     3.041    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y61         RAMB18E2                                     r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.310     3.746    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y61         RAMB18E2                                     r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.723     3.023    
    RAMB18_X0Y61         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     3.029    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.280ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Net Delay (Source):      1.785ns (routing 1.095ns, distribution 0.690ns)
  Clock Net Delay (Destination): 2.030ns (routing 1.203ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358     2.186    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.210 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.785     3.995    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X10Y143        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.054 r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[16]/Q
                         net (fo=1, routed)           0.072     4.126    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2[16]
    SLICE_X10Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.030     5.280    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X10Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[16]/C
                         clock pessimism             -1.232     4.048    
    SLICE_X10Y142        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.108    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.108    
                         arrival time                           4.126    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Net Delay (Source):      1.107ns (routing 0.653ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.726ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.107     2.944    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X11Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.983 r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2_reg[14]/Q
                         net (fo=1, routed)           0.033     3.016    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_2[14]
    SLICE_X11Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.251     3.687    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X11Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[14]/C
                         clock pessimism             -0.737     2.950    
    SLICE_X11Y142        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.997    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Net Delay (Source):      1.098ns (routing 0.653ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.726ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.098     2.935    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X3Y153         FDRE                                         r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.975 r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[4]/Q
                         net (fo=2, routed)           0.069     3.044    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y61         RAMB18E2                                     r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.310     3.746    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y61         RAMB18E2                                     r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.729     3.017    
    RAMB18_X0Y61         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[8])
                                                      0.006     3.023    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (32.044%)  route 0.123ns (67.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    1.185ns
  Clock Net Delay (Source):      1.793ns (routing 1.095ns, distribution 0.698ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.203ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358     2.186    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.210 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.793     4.003    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X11Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.061 r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[22]/Q
                         net (fo=1, routed)           0.123     4.184    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.121     5.371    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -1.185     4.186    
    RAMB36_X1Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                     -0.028     4.158    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.041ns (31.783%)  route 0.088ns (68.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      1.088ns (routing 0.653ns, distribution 0.435ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.726ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.088     2.925    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X3Y152         FDRE                                         r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.966 r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.088     3.054    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y61         RAMB18E2                                     r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.309     3.745    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y61         RAMB18E2                                     r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.723     3.022    
    RAMB18_X0Y61         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     3.028    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      1.101ns (routing 0.653ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.726ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.101     2.938    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X13Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.977 r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[18]/Q
                         net (fo=1, routed)           0.078     3.055    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.321     3.757    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.723     3.034    
    RAMB36_X1Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[18])
                                                     -0.005     3.029    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.061ns (35.882%)  route 0.109ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    4.002ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Net Delay (Source):      1.792ns (routing 1.095ns, distribution 0.697ns)
  Clock Net Delay (Destination): 2.015ns (routing 1.203ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358     2.186    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.210 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.792     4.002    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y146        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.063 r  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[2]/Q
                         net (fo=1, routed)           0.109     4.172    system_i/ov5640_capture_data_1/inst/cam_data_d0[2]
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]/C
                         clock pessimism             -1.182     4.083    
    SLICE_X13Y145        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.145    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.145    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.094ns (48.205%)  route 0.101ns (51.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Net Delay (Source):      1.767ns (routing 1.095ns, distribution 0.672ns)
  Clock Net Delay (Destination): 2.015ns (routing 1.203ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358     2.186    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.210 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.767     3.977    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X8Y146         FDCE                                         r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.036 r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22_reg[4]/Q
                         net (fo=16, routed)          0.065     4.101    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p22[4]
    SLICE_X9Y146         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     4.136 r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21[4]_i_1/O
                         net (fo=1, routed)           0.036     4.172    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21[4]_i_1_n_4
    SLICE_X9Y146         FDCE                                         r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X9Y146         FDCE                                         r  system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21_reg[4]/C
                         clock pessimism             -1.182     4.083    
    SLICE_X9Y146         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.143    system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      1.107ns (routing 0.653ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.726ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.107     2.944    system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X13Y143        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.983 r  system_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/Q
                         net (fo=1, routed)           0.078     3.061    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.321     3.757    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.723     3.034    
    RAMB36_X1Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[24])
                                                     -0.005     3.029    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk_1
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.888
Sources:            { cam_pclk_1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.888      12.533     RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB36_X1Y28   system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.888      12.598     BUFGCE_X0Y2    cam_pclk_1_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X9Y149   system_i/video_image_process_1/inst/u_gray_median_filter/u_median_3x3/median_frame_clken_r_reg[0]_srl2_inst_u_rgb2ycbcr_rgb_vsync_d_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X9Y149   system_i/video_image_process_1/inst/u_gray_median_filter/u_median_3x3/median_frame_href_r_reg[0]_srl2_inst_u_rgb2ycbcr_rgb_vsync_d_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X14Y148  system_i/video_image_process_1/inst/u_gray_median_filter/u_median_3x3/median_frame_vsync_r_reg[0]_srl6_inst_u_gray_median_filter_u_median_3x3_median_frame_vsync_r_reg_c/CLK
Min Period        n/a     FDCE/C              n/a            0.550         13.888      13.338     SLICE_X9Y139   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p11_reg[0]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X1Y28   system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X1Y28   system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X1Y28   system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y60   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X1Y28   system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X0Y61   system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_2
  To Clock:  cam_pclk_2

Setup :            0  Failing Endpoints,  Worst Slack       11.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.166ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.605ns (22.839%)  route 2.044ns (77.161%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 18.076 - 13.888 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 1.034ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.938ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.909     5.484    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X44Y58         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.563 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/Q
                         net (fo=15, routed)          0.962     6.525    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31[2]
    SLICE_X35Y58         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.623 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1/O
                         net (fo=1, routed)           0.009     6.632    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.812 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.411    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]_2[0]
    SLICE_X41Y58         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     7.507 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data[7]_i_2__3/O
                         net (fo=8, routed)           0.416     7.923    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_2
    SLICE_X43Y61         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.075 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[3]_i_1__3/O
                         net (fo=1, routed)           0.058     8.133    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]_1[3]
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.750    18.076    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[3]/C
                         clock pessimism              1.233    19.309    
                         clock uncertainty           -0.035    19.274    
    SLICE_X43Y61         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    19.299    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.299    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                 11.166    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.605ns (23.233%)  route 1.999ns (76.767%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 18.058 - 13.888 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 1.034ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.938ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.909     5.484    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X44Y58         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.563 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/Q
                         net (fo=15, routed)          0.962     6.525    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31[2]
    SLICE_X35Y58         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.623 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1/O
                         net (fo=1, routed)           0.009     6.632    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.812 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.411    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]_2[0]
    SLICE_X41Y58         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     7.507 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data[7]_i_2__3/O
                         net (fo=8, routed)           0.371     7.878    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_2
    SLICE_X42Y63         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.030 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[0]_i_1__3/O
                         net (fo=1, routed)           0.058     8.088    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]_1[0]
    SLICE_X42Y63         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.732    18.058    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X42Y63         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]/C
                         clock pessimism              1.233    19.291    
                         clock uncertainty           -0.035    19.256    
    SLICE_X42Y63         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    19.281    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]
  -------------------------------------------------------------------
                         required time                         19.281    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.552ns (21.362%)  route 2.032ns (78.638%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 18.077 - 13.888 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 1.034ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.938ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.909     5.484    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X44Y58         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.563 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/Q
                         net (fo=15, routed)          0.962     6.525    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31[2]
    SLICE_X35Y58         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.623 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1/O
                         net (fo=1, routed)           0.009     6.632    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.812 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.411    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]_2[0]
    SLICE_X41Y58         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     7.507 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data[7]_i_2__3/O
                         net (fo=8, routed)           0.390     7.897    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_2
    SLICE_X43Y61         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     7.996 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[2]_i_1__3/O
                         net (fo=1, routed)           0.072     8.068    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]_1[2]
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.751    18.077    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[2]/C
                         clock pessimism              1.233    19.310    
                         clock uncertainty           -0.035    19.275    
    SLICE_X43Y61         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    19.300    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[2]
  -------------------------------------------------------------------
                         required time                         19.300    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                 11.232    

Slack (MET) :             11.242ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.551ns (21.406%)  route 2.023ns (78.594%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 18.077 - 13.888 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 1.034ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.938ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.909     5.484    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X44Y58         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.563 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/Q
                         net (fo=15, routed)          0.962     6.525    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31[2]
    SLICE_X35Y58         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.623 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1/O
                         net (fo=1, routed)           0.009     6.632    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.812 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.411    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]_2[0]
    SLICE_X41Y58         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     7.507 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data[7]_i_2__3/O
                         net (fo=8, routed)           0.387     7.894    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_2
    SLICE_X43Y61         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     7.992 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[7]_i_1__3/O
                         net (fo=1, routed)           0.066     8.058    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]_1[7]
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.751    18.077    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]/C
                         clock pessimism              1.233    19.310    
                         clock uncertainty           -0.035    19.275    
    SLICE_X43Y61         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    19.300    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]
  -------------------------------------------------------------------
                         required time                         19.300    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                 11.242    

Slack (MET) :             11.251ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.554ns (21.828%)  route 1.984ns (78.172%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 18.023 - 13.888 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.034ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.938ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.917     5.492    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X45Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.571 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/Q
                         net (fo=16, routed)          0.960     6.531    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32[5]
    SLICE_X35Y58         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     6.627 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1/O
                         net (fo=1, routed)           0.010     6.637    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.781 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.380    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[6]_0[0]
    SLICE_X41Y58         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.470 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_2__2/O
                         net (fo=8, routed)           0.343     7.813    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_median_3x3/u_Sort3_3/max_data110_out
    SLICE_X43Y59         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     7.958 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[0]_i_1__2/O
                         net (fo=1, routed)           0.072     8.030    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]_0[0]
    SLICE_X43Y59         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.697    18.023    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y59         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[0]/C
                         clock pessimism              1.268    19.291    
                         clock uncertainty           -0.035    19.255    
    SLICE_X43Y59         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    19.280    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[0]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                 11.251    

Slack (MET) :             11.286ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.490ns (19.375%)  route 2.039ns (80.625%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 18.076 - 13.888 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 1.034ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.938ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.909     5.484    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X44Y58         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.563 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[2]/Q
                         net (fo=15, routed)          0.962     6.525    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31[2]
    SLICE_X35Y58         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.623 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1/O
                         net (fo=1, routed)           0.009     6.632    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_19__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.812 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.411    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[0]_2[0]
    SLICE_X41Y58         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     7.507 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data[7]_i_2__3/O
                         net (fo=8, routed)           0.410     7.917    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data10_out_2
    SLICE_X43Y61         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     7.954 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/mid_data[6]_i_1__3/O
                         net (fo=1, routed)           0.059     8.013    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[7]_1[6]
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.750    18.076    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[6]/C
                         clock pessimism              1.233    19.309    
                         clock uncertainty           -0.035    19.274    
    SLICE_X43Y61         FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    19.299    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/mid_data_reg[6]
  -------------------------------------------------------------------
                         required time                         19.299    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                 11.286    

Slack (MET) :             11.320ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.554ns (22.438%)  route 1.915ns (77.562%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 18.023 - 13.888 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.034ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.938ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.917     5.492    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X45Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.571 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/Q
                         net (fo=16, routed)          0.960     6.531    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32[5]
    SLICE_X35Y58         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     6.627 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1/O
                         net (fo=1, routed)           0.010     6.637    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.781 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.380    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[6]_0[0]
    SLICE_X41Y58         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.470 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_2__2/O
                         net (fo=8, routed)           0.280     7.750    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_median_3x3/u_Sort3_3/max_data110_out
    SLICE_X43Y57         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     7.895 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[6]_i_1__2/O
                         net (fo=1, routed)           0.066     7.961    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]_0[6]
    SLICE_X43Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.697    18.023    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[6]/C
                         clock pessimism              1.268    19.291    
                         clock uncertainty           -0.035    19.255    
    SLICE_X43Y57         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    19.280    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[6]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 11.320    

Slack (MET) :             11.329ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.499ns (20.293%)  route 1.960ns (79.707%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 18.022 - 13.888 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.034ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.938ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.917     5.492    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X45Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.571 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/Q
                         net (fo=16, routed)          0.960     6.531    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32[5]
    SLICE_X35Y58         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     6.627 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1/O
                         net (fo=1, routed)           0.010     6.637    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.781 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.380    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[6]_0[0]
    SLICE_X41Y58         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.470 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_2__2/O
                         net (fo=8, routed)           0.333     7.803    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_median_3x3/u_Sort3_3/max_data110_out
    SLICE_X43Y59         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     7.893 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[1]_i_1__2/O
                         net (fo=1, routed)           0.058     7.951    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]_0[1]
    SLICE_X43Y59         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.696    18.022    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y59         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[1]/C
                         clock pessimism              1.268    19.290    
                         clock uncertainty           -0.035    19.254    
    SLICE_X43Y59         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    19.279    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[1]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 11.329    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.532ns (21.661%)  route 1.924ns (78.339%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 18.023 - 13.888 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.034ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.938ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.917     5.492    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X45Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.571 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/Q
                         net (fo=16, routed)          0.960     6.531    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32[5]
    SLICE_X35Y58         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     6.627 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1/O
                         net (fo=1, routed)           0.010     6.637    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.781 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.380    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[6]_0[0]
    SLICE_X41Y58         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.470 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_2__2/O
                         net (fo=8, routed)           0.289     7.759    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_median_3x3/u_Sort3_3/max_data110_out
    SLICE_X43Y59         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     7.882 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[3]_i_1__2/O
                         net (fo=1, routed)           0.066     7.948    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]_0[3]
    SLICE_X43Y59         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.697    18.023    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y59         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[3]/C
                         clock pessimism              1.268    19.291    
                         clock uncertainty           -0.035    19.255    
    SLICE_X43Y59         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    19.280    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.534ns (21.975%)  route 1.896ns (78.025%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 18.023 - 13.888 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 1.034ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.938ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.917     5.492    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X45Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.571 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32_reg[5]/Q
                         net (fo=16, routed)          0.960     6.531    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p32[5]
    SLICE_X35Y58         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     6.627 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1/O
                         net (fo=1, routed)           0.010     6.637    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_18__1_n_4
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.781 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data_reg[7]_i_4__1/CO[3]
                         net (fo=2, routed)           0.599     7.380    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p31_reg[6]_0[0]
    SLICE_X41Y58         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.470 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_2__2/O
                         net (fo=8, routed)           0.268     7.738    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_median_3x3/u_Sort3_3/max_data110_out
    SLICE_X43Y57         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.863 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/max_data[7]_i_1__2/O
                         net (fo=1, routed)           0.059     7.922    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]_0[7]
    SLICE_X43Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.697    18.023    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/clk
    SLICE_X43Y57         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]/C
                         clock pessimism              1.268    19.291    
                         clock uncertainty           -0.035    19.255    
    SLICE_X43Y57         FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    19.280    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_3/max_data_reg[7]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                 11.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Net Delay (Source):      1.087ns (routing 0.568ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.637ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.087     3.099    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X46Y69         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.138 r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[14]/Q
                         net (fo=1, routed)           0.033     3.171    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2[14]
    SLICE_X46Y69         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.232     3.896    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X46Y69         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[14]/C
                         clock pessimism             -0.791     3.105    
    SLICE_X46Y69         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.152    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Net Delay (Source):      1.087ns (routing 0.568ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.637ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.087     3.099    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X46Y69         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.138 r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[20]/Q
                         net (fo=1, routed)           0.034     3.172    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1[20]
    SLICE_X46Y69         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.232     3.896    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X46Y69         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[20]/C
                         clock pessimism             -0.791     3.105    
    SLICE_X46Y69         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.152    system_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/min_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.081ns (29.348%)  route 0.195ns (70.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Net Delay (Source):      1.699ns (routing 0.938ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.990ns (routing 1.034ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618     2.414    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.438 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699     4.137    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/clk
    SLICE_X46Y56         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.196 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21_reg[0]/Q
                         net (fo=15, routed)          0.166     4.362    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p21[0]
    SLICE_X45Y60         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     4.384 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/min_data[0]_i_1__1/O
                         net (fo=1, routed)           0.029     4.413    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/min_data_reg[7]_1[0]
    SLICE_X45Y60         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/min_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.990     5.565    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/clk
    SLICE_X45Y60         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/min_data_reg[0]/C
                         clock pessimism             -1.233     4.332    
    SLICE_X45Y60         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.392    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/min_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.413    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.041ns (32.283%)  route 0.086ns (67.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Net Delay (Source):      1.084ns (routing 0.568ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.637ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.084     3.096    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X47Y62         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.137 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.086     3.223    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X5Y25         RAMB18E2                                     r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.307     3.971    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y25         RAMB18E2                                     r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.777     3.194    
    RAMB18_X5Y25         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     3.200    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.041ns (32.800%)  route 0.084ns (67.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Net Delay (Source):      1.084ns (routing 0.568ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.637ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.084     3.096    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X47Y62         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.137 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.084     3.221    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X5Y24         RAMB18E2                                     r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.304     3.968    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y24         RAMB18E2                                     r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.777     3.191    
    RAMB18_X5Y24         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     3.197    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.789ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.637ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/video_image_process_2/inst/u_rgb2ycbcr/clk
    SLICE_X45Y55         FDCE                                         r  system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.111 r  system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y0_reg[12]/Q
                         net (fo=1, routed)           0.039     3.150    system_i/video_image_process_2/inst/u_rgb2ycbcr/p_0_in[4]
    SLICE_X45Y55         FDCE                                         r  system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.204     3.868    system_i/video_image_process_2/inst/u_rgb2ycbcr/clk
    SLICE_X45Y55         FDCE                                         r  system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y1_reg[4]/C
                         clock pessimism             -0.789     3.079    
    SLICE_X45Y55         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.126    system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    1.326ns
  Clock Net Delay (Source):      1.746ns (routing 0.938ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.034ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618     2.414    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.438 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.746     4.184    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X47Y62         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.242 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[5]/Q
                         net (fo=5, routed)           0.085     4.327    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_reg[5]
    SLICE_X47Y63         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.994     5.569    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X47Y63         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[5]/C
                         clock pessimism             -1.326     4.243    
    SLICE_X47Y63         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.303    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/ram_rd_addr_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/max_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_4/min_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.267%)  route 0.093ns (49.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    1.271ns
  Clock Net Delay (Source):      1.744ns (routing 0.938ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.980ns (routing 1.034ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618     2.414    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.438 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.744     4.182    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/clk
    SLICE_X45Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/max_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.240 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_2/max_data_reg[6]/Q
                         net (fo=7, routed)           0.071     4.311    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_1/min_data_reg[7]_1[6]
    SLICE_X44Y61         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     4.347 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_1/min_data[6]_i_1/O
                         net (fo=1, routed)           0.022     4.369    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_4/D[6]
    SLICE_X44Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_4/min_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.980     5.555    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_4/clk
    SLICE_X44Y61         FDCE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_4/min_data_reg[6]/C
                         clock pessimism             -1.271     4.283    
    SLICE_X44Y61         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.343    system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/u_Sort3_4/min_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.369    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/taps0x_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Net Delay (Source):      1.087ns (routing 0.568ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.637ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.087     3.099    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X47Y62         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/taps0x_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.139 r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/taps0x_d0_reg[2]/Q
                         net (fo=1, routed)           0.077     3.216    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X5Y25         RAMB18E2                                     r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.308     3.972    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y25         RAMB18E2                                     r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.776     3.195    
    RAMB18_X5Y25         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[2])
                                                     -0.005     3.190    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.498ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Net Delay (Source):      1.701ns (routing 0.938ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.034ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618     2.414    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.438 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.701     4.139    system_i/video_image_process_2/inst/u_rgb2ycbcr/clk
    SLICE_X46Y56         FDCE                                         r  system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.197 r  system_i/video_image_process_2/inst/u_rgb2ycbcr/img_y1_reg[7]/Q
                         net (fo=2, routed)           0.122     4.319    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[7]_0[7]
    SLICE_X47Y56         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.923     5.498    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/clk
    SLICE_X47Y56         FDRE                                         r  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[7]/C
                         clock pessimism             -1.267     4.230    
    SLICE_X47Y56         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.292    system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/shiftin_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk_2
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.888
Sources:            { cam_pclk_2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.888      12.533     RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.888      12.533     RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         13.888      12.533     RAMB36_X5Y14  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.888      12.598     BUFGCE_X0Y54  cam_pclk_2_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X45Y66  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/median_frame_clken_r_reg[0]_srl2_inst_u_rgb2ycbcr_rgb_vsync_d_reg_c_23/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X45Y66  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/median_frame_href_r_reg[0]_srl2_inst_u_rgb2ycbcr_rgb_vsync_d_reg_c_23/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         13.888      12.824     SLICE_X45Y56  system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/median_frame_vsync_r_reg[0]_srl6_inst_u_gray_median_filter_u_median_3x3_median_frame_vsync_r_reg_c_27/CLK
Min Period        n/a     FDCE/C              n/a            0.550         13.888      13.338     SLICE_X48Y60  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p11_reg[0]/C
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X5Y14  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X5Y14  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y24  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.944       6.402      RAMB18_X5Y25  system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X5Y14  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.944       6.402      RAMB36_X5Y14  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.218ns (21.958%)  route 4.329ns (78.042%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 11.924 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.753ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.683ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.907     2.106    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X38Y26         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.185 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/Q
                         net (fo=15, routed)          0.561     2.746    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg
    SLICE_X35Y20         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.879 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_13_reg_658[13]_i_2/O
                         net (fo=107, routed)         0.631     3.510    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]_4
    SLICE_X38Y13         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_188__1/O
                         net (fo=3, routed)           0.173     3.779    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[21]
    SLICE_X38Y16         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.902 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_0_i_137/O
                         net (fo=4, routed)           0.151     4.053    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[25]
    SLICE_X38Y16         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.176 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0/O
                         net (fo=4, routed)           0.442     4.618    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0_n_4
    SLICE_X37Y17         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.776 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.387     5.163    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155_n_4
    SLICE_X31Y17         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.313 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2/O
                         net (fo=1, routed)           0.562     5.875    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2_n_4
    SLICE_X38Y17         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.925 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81__0/O
                         net (fo=11, routed)          0.556     6.481    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[25]
    SLICE_X34Y17         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.532 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_79__5/O
                         net (fo=3, routed)           0.156     6.688    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_0[27]
    SLICE_X35Y18         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     6.834 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_42__2/O
                         net (fo=2, routed)           0.099     6.933    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff5_d0[27]
    SLICE_X35Y18         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.109     7.042 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_5__2/O
                         net (fo=1, routed)           0.611     7.653    system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/d0[27]
    RAMB36_X5Y0          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.764    11.924    system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ap_clk
    RAMB36_X5Y0          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.172    12.096    
                         clock uncertainty           -0.130    11.966    
    RAMB36_X5Y0          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.261    11.705    system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.136ns (20.802%)  route 4.325ns (79.198%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.753ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.683ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.907     2.106    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X38Y26         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.185 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/Q
                         net (fo=15, routed)          0.561     2.746    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg
    SLICE_X35Y20         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.879 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_13_reg_658[13]_i_2/O
                         net (fo=107, routed)         0.631     3.510    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]_4
    SLICE_X38Y13         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_188__1/O
                         net (fo=3, routed)           0.173     3.779    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[21]
    SLICE_X38Y16         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.902 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_0_i_137/O
                         net (fo=4, routed)           0.151     4.053    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[25]
    SLICE_X38Y16         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.176 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0/O
                         net (fo=4, routed)           0.442     4.618    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0_n_4
    SLICE_X37Y17         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.776 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.387     5.163    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155_n_4
    SLICE_X31Y17         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.313 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2/O
                         net (fo=1, routed)           0.562     5.875    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2_n_4
    SLICE_X38Y17         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.925 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81__0/O
                         net (fo=11, routed)          0.103     6.028    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[25]
    SLICE_X38Y15         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.063 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81/O
                         net (fo=3, routed)           0.444     6.507    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_0[25]
    SLICE_X35Y16         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     6.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_59/O
                         net (fo=2, routed)           0.522     7.128    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff4_d0[25]
    SLICE_X40Y16         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     7.218 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_18/O
                         net (fo=1, routed)           0.349     7.567    system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/d0[25]
    RAMB36_X5Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DINBDIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.759    11.919    system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ap_clk
    RAMB36_X5Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.172    12.091    
                         clock uncertainty           -0.130    11.961    
    RAMB36_X5Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                     -0.232    11.729    system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.702ns (33.432%)  route 3.389ns (66.568%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 11.766 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.753ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.683ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       2.081     2.280    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.932     3.212 r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=4, routed)           0.546     3.758    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U19/arr3_V_6_0_reg_712[3]_i_3[1]
    SLICE_X39Y15         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.910 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U19/arr3_V_9_0_reg_685[1]_i_5/O
                         net (fo=7, routed)           0.930     4.840    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789_k1[65]
    SLICE_X24Y32         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.998 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_187/O
                         net (fo=1, routed)           0.209     5.207    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_187_n_4
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.359 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_136__0/O
                         net (fo=5, routed)           0.160     5.519    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_136__0_n_4
    SLICE_X22Y32         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     5.554 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_88__0/O
                         net (fo=10, routed)          0.164     5.718    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789/p_248_in
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     5.753 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_62__0/O
                         net (fo=12, routed)          0.214     5.967    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789_ap_return_1[61]
    SLICE_X26Y30         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     6.064 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_57__6/O
                         net (fo=4, routed)           0.450     6.514    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789_ap_return_0[63]
    SLICE_X35Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.604 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_29__5/O
                         net (fo=1, routed)           0.090     6.694    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff7_d0[63]
    SLICE_X35Y28         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     6.745 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_1__5/O
                         net (fo=1, routed)           0.626     7.371    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/d0[63]
    RAMB36_X2Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.606    11.766    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.168    11.934    
                         clock uncertainty           -0.130    11.804    
    RAMB36_X2Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.266    11.538    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.176ns (22.068%)  route 4.153ns (77.932%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.753ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.683ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.907     2.106    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X38Y26         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.185 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/Q
                         net (fo=15, routed)          0.561     2.746    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg
    SLICE_X35Y20         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.879 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_13_reg_658[13]_i_2/O
                         net (fo=107, routed)         0.631     3.510    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]_4
    SLICE_X38Y13         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_188__1/O
                         net (fo=3, routed)           0.173     3.779    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[21]
    SLICE_X38Y16         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.902 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_0_i_137/O
                         net (fo=4, routed)           0.151     4.053    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[25]
    SLICE_X38Y16         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.176 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0/O
                         net (fo=4, routed)           0.442     4.618    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0_n_4
    SLICE_X37Y17         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.776 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.387     5.163    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155_n_4
    SLICE_X31Y17         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.313 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2/O
                         net (fo=1, routed)           0.562     5.875    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2_n_4
    SLICE_X38Y17         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.925 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81__0/O
                         net (fo=11, routed)          0.556     6.481    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[25]
    SLICE_X34Y17         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.532 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_79__5/O
                         net (fo=3, routed)           0.245     6.777    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_0[27]
    SLICE_X32Y18         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     6.900 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_42/O
                         net (fo=2, routed)           0.094     6.994    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff3_d0[27]
    SLICE_X32Y18         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.084 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_5/O
                         net (fo=1, routed)           0.351     7.435    system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/d0[27]
    RAMB36_X3Y1          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.676    11.836    system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.172    12.008    
                         clock uncertainty           -0.130    11.878    
    RAMB36_X3Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.261    11.617    system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.147ns (21.276%)  route 4.244ns (78.724%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 11.927 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.753ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.683ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.907     2.106    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X38Y26         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.185 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/Q
                         net (fo=15, routed)          0.561     2.746    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg
    SLICE_X35Y20         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.879 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_13_reg_658[13]_i_2/O
                         net (fo=107, routed)         0.631     3.510    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]_4
    SLICE_X38Y13         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_188__1/O
                         net (fo=3, routed)           0.173     3.779    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[21]
    SLICE_X38Y16         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.902 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_0_i_137/O
                         net (fo=4, routed)           0.151     4.053    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[25]
    SLICE_X38Y16         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.176 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0/O
                         net (fo=4, routed)           0.442     4.618    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0_n_4
    SLICE_X37Y17         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.776 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.387     5.163    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155_n_4
    SLICE_X31Y17         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.313 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2/O
                         net (fo=1, routed)           0.562     5.875    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2_n_4
    SLICE_X38Y17         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.925 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81__0/O
                         net (fo=11, routed)          0.545     6.470    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[25]
    SLICE_X35Y17         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     6.619 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_79/O
                         net (fo=3, routed)           0.097     6.716    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[27]
    SLICE_X35Y18         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.751 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_42__1/O
                         net (fo=2, routed)           0.050     6.801    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff6_d0[27]
    SLICE_X35Y18         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     6.852 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_5__1/O
                         net (fo=1, routed)           0.645     7.497    system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/d0[27]
    RAMB36_X5Y1          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.767    11.927    system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ap_clk
    RAMB36_X5Y1          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.172    12.099    
                         clock uncertainty           -0.130    11.969    
    RAMB36_X5Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.261    11.708    system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.199ns (22.674%)  route 4.089ns (77.326%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.753ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.683ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.907     2.106    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X38Y26         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.185 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/Q
                         net (fo=15, routed)          0.561     2.746    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg
    SLICE_X35Y20         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.879 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_13_reg_658[13]_i_2/O
                         net (fo=107, routed)         0.631     3.510    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]_4
    SLICE_X38Y13         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_188__1/O
                         net (fo=3, routed)           0.173     3.779    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[21]
    SLICE_X38Y16         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.902 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_0_i_137/O
                         net (fo=4, routed)           0.151     4.053    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[25]
    SLICE_X38Y16         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.176 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0/O
                         net (fo=4, routed)           0.442     4.618    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0_n_4
    SLICE_X37Y17         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.776 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.387     5.163    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155_n_4
    SLICE_X31Y17         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.313 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2/O
                         net (fo=1, routed)           0.562     5.875    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2_n_4
    SLICE_X38Y17         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.925 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81__0/O
                         net (fo=11, routed)          0.211     6.136    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[25]
    SLICE_X39Y15         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     6.236 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_83/O
                         net (fo=3, routed)           0.523     6.759    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_0[23]
    SLICE_X34Y16         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.811 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_46__0/O
                         net (fo=2, routed)           0.106     6.917    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff3_d0[23]
    SLICE_X34Y16         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     7.052 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_9__0/O
                         net (fo=1, routed)           0.342     7.394    system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/d0[23]
    RAMB36_X3Y1          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.676    11.836    system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.172    12.008    
                         clock uncertainty           -0.130    11.878    
    RAMB36_X3Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[23])
                                                     -0.246    11.632    system_i/edgetracing_accel_0/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.201ns (22.524%)  route 4.131ns (77.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.753ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.683ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.907     2.106    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X38Y26         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.185 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/Q
                         net (fo=15, routed)          0.561     2.746    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg
    SLICE_X35Y20         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.879 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_13_reg_658[13]_i_2/O
                         net (fo=107, routed)         0.631     3.510    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]_4
    SLICE_X38Y13         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_188__1/O
                         net (fo=3, routed)           0.173     3.779    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[21]
    SLICE_X38Y16         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.902 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_0_i_137/O
                         net (fo=4, routed)           0.151     4.053    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[25]
    SLICE_X38Y16         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.176 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0/O
                         net (fo=4, routed)           0.442     4.618    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0_n_4
    SLICE_X37Y17         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.776 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.387     5.163    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155_n_4
    SLICE_X31Y17         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.313 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2/O
                         net (fo=1, routed)           0.562     5.875    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2_n_4
    SLICE_X38Y17         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.925 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81__0/O
                         net (fo=11, routed)          0.545     6.470    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[25]
    SLICE_X35Y17         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     6.619 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_79/O
                         net (fo=3, routed)           0.098     6.717    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[27]
    SLICE_X35Y18         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.807 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_57__0/O
                         net (fo=2, routed)           0.047     6.854    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff4_d0[27]
    SLICE_X35Y18         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.904 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_16__0/O
                         net (fo=1, routed)           0.534     7.438    system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/d0[27]
    RAMB36_X5Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.759    11.919    system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ap_clk
    RAMB36_X5Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.172    12.091    
                         clock uncertainty           -0.130    11.961    
    RAMB36_X5Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.266    11.695    system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/DINBDIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.753ns (35.053%)  route 3.248ns (64.947%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 11.766 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.753ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.683ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       2.081     2.280    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.932     3.212 r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=4, routed)           0.546     3.758    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U19/arr3_V_6_0_reg_712[3]_i_3[1]
    SLICE_X39Y15         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.910 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U19/arr3_V_9_0_reg_685[1]_i_5/O
                         net (fo=7, routed)           0.930     4.840    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789_k1[65]
    SLICE_X24Y32         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.998 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_187/O
                         net (fo=1, routed)           0.209     5.207    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_187_n_4
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.359 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_136__0/O
                         net (fo=5, routed)           0.160     5.519    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_136__0_n_4
    SLICE_X22Y32         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     5.554 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_88__0/O
                         net (fo=10, routed)          0.164     5.718    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789/p_248_in
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     5.753 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_62__0/O
                         net (fo=12, routed)          0.185     5.938    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789_ap_return_1[61]
    SLICE_X24Y33         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     6.087 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_61__4/O
                         net (fo=4, routed)           0.380     6.467    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret2_PixelProcessNew_1_s_fu_789_ap_return_0[59]
    SLICE_X36Y33         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     6.517 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_33__3/O
                         net (fo=1, routed)           0.043     6.560    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff7_d0[59]
    SLICE_X36Y33         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     6.650 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_5__3/O
                         net (fo=1, routed)           0.631     7.281    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/d0[59]
    RAMB36_X2Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/DINBDIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.606    11.766    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.168    11.934    
                         clock uncertainty           -0.130    11.804    
    RAMB36_X2Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[23])
                                                     -0.265    11.539    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.240ns (23.326%)  route 4.076ns (76.674%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 11.923 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.753ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.683ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.907     2.106    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X38Y26         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.185 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]/Q
                         net (fo=15, routed)          0.561     2.746    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg
    SLICE_X35Y20         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.879 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_13_reg_658[13]_i_2/O
                         net (fo=107, routed)         0.631     3.510    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/icmp_ln189_reg_3122_pp0_iter1_reg_reg[0]_4
    SLICE_X38Y13         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.606 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_188__1/O
                         net (fo=3, routed)           0.173     3.779    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[21]
    SLICE_X38Y16         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.902 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_0_i_137/O
                         net (fo=4, routed)           0.151     4.053    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[25]
    SLICE_X38Y16         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.176 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0/O
                         net (fo=4, routed)           0.442     4.618    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_183__0_n_4
    SLICE_X37Y17         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.776 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.387     5.163    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_155_n_4
    SLICE_X31Y17         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.313 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2/O
                         net (fo=1, routed)           0.562     5.875    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_124__2_n_4
    SLICE_X38Y17         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.925 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_81__0/O
                         net (fo=11, routed)          0.529     6.454    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[25]
    SLICE_X35Y17         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     6.544 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_94__3/O
                         net (fo=3, routed)           0.104     6.648    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_2[27]
    SLICE_X35Y18         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.796 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_57__1/O
                         net (fo=2, routed)           0.046     6.842    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff7_d0[27]
    SLICE_X35Y18         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.932 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_0_i_16__1/O
                         net (fo=1, routed)           0.490     7.422    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/d0[27]
    RAMB36_X5Y2          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.763    11.923    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.172    12.095    
                         clock uncertainty           -0.130    11.965    
    RAMB36_X5Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.266    11.699    system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.699    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.048ns (20.630%)  route 4.032ns (79.370%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.753ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.683ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.932     2.131    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_clk
    SLICE_X40Y27         FDRE                                         r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.207 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=27, routed)          0.580     2.787    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_enable_reg_pp0_iter2_0
    SLICE_X34Y26         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     2.859 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/arr4_V_0_2_reg_3251[58]_i_3/O
                         net (fo=102, routed)         0.703     3.562    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/arr4_V_0_2_reg_3251[58]_i_3_n_4
    SLICE_X19Y33         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.707 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_151__1/O
                         net (fo=3, routed)           0.465     4.172    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/p_Result_1_fu_1150_p4[37]
    SLICE_X27Y28         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.260 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/mux_164_64_1_1_U12/ram_reg_bram_1_i_115/O
                         net (fo=3, routed)           0.161     4.421    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_k3[41]
    SLICE_X29Y28         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     4.532 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_134__0/O
                         net (fo=4, routed)           0.248     4.780    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_134__0_n_4
    SLICE_X28Y25         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.903 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_147/O
                         net (fo=2, routed)           0.412     5.315    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_147_n_4
    SLICE_X29Y37         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.440 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_111/O
                         net (fo=6, routed)           0.337     5.777    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_111_n_4
    SLICE_X28Y24         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.875 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_117/O
                         net (fo=9, routed)           0.280     6.155    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_117_n_4
    SLICE_X29Y17         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     6.192 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_83__3/O
                         net (fo=5, routed)           0.176     6.368    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/call_ret1_PixelProcessNew_1_s_fu_782_ap_return_1[37]
    SLICE_X29Y22         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     6.405 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_55__4/O
                         net (fo=2, routed)           0.208     6.613    system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff5_d0[37]
    SLICE_X30Y27         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.749 r  system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ram_reg_bram_1_i_27__4/O
                         net (fo=1, routed)           0.462     7.211    system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/d0[37]
    RAMB36_X2Y7          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.585    11.745    system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E2                                     r  system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.168    11.913    
                         clock uncertainty           -0.130    11.783    
    RAMB36_X2Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294    11.489    system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  4.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[1][40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.058ns (37.419%)  route 0.097ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.731ns (routing 0.683ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.753ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.731     1.891    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/ap_clk
    SLICE_X43Y153        FDRE                                         r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y153        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.949 r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[0][40]/Q
                         net (fo=3, routed)           0.097     2.046    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[0]_24[40]
    SLICE_X45Y153        FDRE                                         r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[1][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.944     2.143    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/ap_clk
    SLICE_X45Y153        FDRE                                         r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[1][40]/C
                         clock pessimism             -0.169     1.974    
    SLICE_X45Y153        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.036    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src_matx_data_U/U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[1][40]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/canny_accel_0/inst/control_s_axi_U/int_img_inp_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/canny_accel_0/inst/img_inp_c_U/U_canny_accel_fifo_w64_d2_S_x1_ram/SRL_SIG_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.630ns (routing 0.683ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.753ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.630     1.790    system_i/canny_accel_0/inst/control_s_axi_U/ap_clk
    SLICE_X13Y120        FDRE                                         r  system_i/canny_accel_0/inst/control_s_axi_U/int_img_inp_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.848 r  system_i/canny_accel_0/inst/control_s_axi_U/int_img_inp_reg[37]/Q
                         net (fo=3, routed)           0.105     1.953    system_i/canny_accel_0/inst/img_inp_c_U/U_canny_accel_fifo_w64_d2_S_x1_ram/D[34]
    SLICE_X13Y118        FDRE                                         r  system_i/canny_accel_0/inst/img_inp_c_U/U_canny_accel_fifo_w64_d2_S_x1_ram/SRL_SIG_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.791     1.990    system_i/canny_accel_0/inst/img_inp_c_U/U_canny_accel_fifo_w64_d2_S_x1_ram/ap_clk
    SLICE_X13Y118        FDRE                                         r  system_i/canny_accel_0/inst/img_inp_c_U/U_canny_accel_fifo_w64_d2_S_x1_ram/SRL_SIG_reg[0][37]/C
                         clock pessimism             -0.109     1.881    
    SLICE_X13Y118        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.943    system_i/canny_accel_0/inst/img_inp_c_U/U_canny_accel_fifo_w64_d2_S_x1_ram/SRL_SIG_reg[0][37]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.060ns (21.053%)  route 0.225ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.711ns (routing 0.683ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.753ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.711     1.871    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/ap_clk
    SLICE_X45Y119        FDRE                                         r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.931 r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[0][25]/Q
                         net (fo=3, routed)           0.225     2.156    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[0]_10[25]
    SLICE_X47Y121        FDRE                                         r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.996     2.195    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/ap_clk
    SLICE_X47Y121        FDRE                                         r  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[1][25]/C
                         clock pessimism             -0.109     2.086    
    SLICE_X47Y121        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.146    system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/U_canny_accel_fifo_w64_d2_S_x_ram/SRL_SIG_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.523%)  route 0.117ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.597ns (routing 0.683ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.753ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.597     1.757    system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/aclk
    SLICE_X11Y38         FDRE                                         r  system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.816 r  system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/Q
                         net (fo=2, routed)           0.117     1.933    system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[16]
    SLICE_X10Y37         FDRE                                         r  system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.827     2.026    system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X10Y37         FDRE                                         r  system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1076]/C
                         clock pessimism             -0.163     1.863    
    SLICE_X10Y37         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.923    system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/SRL_SIG_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/SRL_SIG_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.607ns (routing 0.683ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.753ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.607     1.767    system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/ap_clk
    SLICE_X22Y130        FDRE                                         r  system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/SRL_SIG_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.826 r  system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/SRL_SIG_reg[0][12]/Q
                         net (fo=4, routed)           0.116     1.942    system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/Q[12]
    SLICE_X24Y130        FDRE                                         r  system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/SRL_SIG_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.833     2.032    system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/ap_clk
    SLICE_X24Y130        FDRE                                         r  system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/SRL_SIG_reg[1][12]/C
                         clock pessimism             -0.162     1.870    
    SLICE_X24Y130        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.932    system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_c_i_U/U_canny_accel_fifo_w29_d2_S_ram/SRL_SIG_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.655ns (routing 0.683ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.753ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.655     1.815    system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/aclk
    SLICE_X34Y52         FDRE                                         r  system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.876 r  system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/m_vector_i_reg[1069]/Q
                         net (fo=2, routed)           0.076     1.952    system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/skid_buffer_reg[1128]_0[5]
    SLICE_X33Y52         FDRE                                         r  system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.851     2.050    system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/aclk
    SLICE_X33Y52         FDRE                                         r  system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]/C
                         clock pessimism             -0.170     1.880    
    SLICE_X33Y52         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.942    system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/dstPtr_read_reg_80_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_canny_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.579ns (routing 0.683ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.753ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.579     1.739    system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/ap_clk
    SLICE_X16Y107        FDRE                                         r  system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/dstPtr_read_reg_80_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.797 r  system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/dstPtr_read_reg_80_reg[10]/Q
                         net (fo=1, routed)           0.073     1.870    system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_canny_accel_fifo_w64_d4_S_ram/trunc_ln_reg_169_reg[60][7]
    SLICE_X16Y105        SRL16E                                       r  system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_canny_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.834     2.033    system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_canny_accel_fifo_w64_d4_S_ram/ap_clk
    SLICE_X16Y105        SRL16E                                       r  system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_canny_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4/CLK
                         clock pessimism             -0.205     1.828    
    SLICE_X16Y105        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.860    system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_canny_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.716ns (routing 0.683ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.753ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.716     1.876    system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/ap_clk
    SLICE_X47Y20         FDRE                                         r  system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.935 r  system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.113     2.048    system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/dividend0_reg[12]_0[5]
    SLICE_X48Y21         FDRE                                         r  system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.946     2.145    system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/ap_clk
    SLICE_X48Y21         FDRE                                         r  system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/dividend0_reg[5]/C
                         clock pessimism             -0.169     1.976    
    SLICE_X48Y21         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.038    system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/align_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/beat_len_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.059ns (30.256%)  route 0.136ns (69.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.696ns (routing 0.683ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.753ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.696     1.856    system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/ap_clk
    SLICE_X41Y31         FDRE                                         r  system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/align_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.915 r  system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/align_len_reg[3]/Q
                         net (fo=3, routed)           0.136     2.051    system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/align_len_reg_n_4_[3]
    SLICE_X44Y31         FDRE                                         r  system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/beat_len_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.951     2.150    system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/ap_clk
    SLICE_X44Y31         FDRE                                         r  system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/beat_len_buf_reg[0]/C
                         clock pessimism             -0.170     1.980    
    SLICE_X44Y31         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.040    system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/beat_len_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/edgetracing_accel_0/inst/zext_ln315_reg_2817_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.708ns (routing 0.683ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.753ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.708     1.868    system_i/edgetracing_accel_0/inst/ap_clk
    SLICE_X47Y34         FDRE                                         r  system_i/edgetracing_accel_0/inst/zext_ln315_reg_2817_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.928 r  system_i/edgetracing_accel_0/inst/zext_ln315_reg_2817_reg[21]/Q
                         net (fo=2, routed)           0.112     2.040    system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]_0[82]
    SLICE_X48Y35         FDRE                                         r  system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.938     2.137    system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X48Y35         FDRE                                         r  system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]/C
                         clock pessimism             -0.170     1.967    
    SLICE_X48Y35         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.029    system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y22  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y22  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y32  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y32  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y35  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y35  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y22  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y22  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y2   system_i/edgetracing_accel_0/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y3   system_i/edgetracing_accel_0/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y3   system_i/edgetracing_accel_0/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y3   system_i/edgetracing_accel_0/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y4   system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y4   system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y4   system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y4   system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y2   system_i/edgetracing_accel_0/inst/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y32  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y35  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y22  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y3   system_i/edgetracing_accel_0/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y4   system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y4   system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y24  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y26  system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.238ns (6.255%)  route 3.567ns (93.745%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 8.416 - 6.666 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.741ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.672ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.855     2.054    system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.133 r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=180, routed)         3.098     5.231    system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/ADDRC0
    SLICE_X31Y89         RAMD32 (Prop_C5LUT_SLICEM_RADR0_O)
                                                      0.159     5.390 r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/O
                         net (fo=1, routed)           0.469     5.859    system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[144]
    SLICE_X30Y88         FDRE                                         r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.590     8.416    system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X30Y88         FDRE                                         r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/C
                         clock pessimism              0.112     8.528    
                         clock uncertainty           -0.139     8.389    
    SLICE_X30Y88         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.414    system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.225ns (5.952%)  route 3.555ns (94.048%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 8.495 - 6.666 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.741ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.672ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.857     2.056    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_aclk
    SLICE_X29Y2          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.132 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=180, routed)         2.969     5.101    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRB0
    SLICE_X37Y102        RAMD32 (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.149     5.250 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/O
                         net (fo=1, routed)           0.586     5.836    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[129]
    SLICE_X38Y101        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.669     8.495    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X38Y101        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[129]/C
                         clock pessimism              0.112     8.607    
                         clock uncertainty           -0.139     8.468    
    SLICE_X38Y101        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     8.493    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[129]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.665ns (20.781%)  route 2.535ns (79.219%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 8.550 - 6.666 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.741ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.672ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       2.031     2.230    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X5Y17         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_RDRSTBUSY)
                                                      0.369     2.599 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDRSTBUSY
                         net (fo=1, routed)           0.274     2.873    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rrst_busy_i[2]
    SLICE_X47Y84         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.962 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rd_rst_busy_INST_0/O
                         net (fo=5, routed)           0.776     3.738    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/rd_rst_busy
    SLICE_X33Y101        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.804 r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst_i_39/O
                         net (fo=1, routed)           0.890     4.694    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/rd_en
    SLICE_X47Y86         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     4.835 r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2_i_1/O
                         net (fo=6, routed)           0.595     5.430    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/RD_EN
    RAMB36_X5Y15         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.724     8.550    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X5Y15         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.222     8.772    
                         clock uncertainty           -0.139     8.634    
    RAMB36_X5Y15         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.518     8.116    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.333ns (9.071%)  route 3.338ns (90.929%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 8.457 - 6.666 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.741ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.672ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.778     1.977    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X14Y39         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.054 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/Q
                         net (fo=41, routed)          0.562     2.616    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tvalid
    SLICE_X22Y45         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.749 r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[4]_INST_0/O
                         net (fo=12, routed)          0.624     3.373    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X30Y2          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.496 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_2/O
                         net (fo=156, routed)         2.152     5.648    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/enb
    SLICE_X37Y100        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.631     8.457    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X37Y100        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/C
                         clock pessimism              0.112     8.569    
                         clock uncertainty           -0.139     8.430    
    SLICE_X37Y100        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     8.369    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.333ns (9.074%)  route 3.337ns (90.926%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 8.457 - 6.666 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.741ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.672ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.778     1.977    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X14Y39         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.054 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/Q
                         net (fo=41, routed)          0.562     2.616    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tvalid
    SLICE_X22Y45         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.749 r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[4]_INST_0/O
                         net (fo=12, routed)          0.624     3.373    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X30Y2          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.496 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_2/O
                         net (fo=156, routed)         2.151     5.647    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/enb
    SLICE_X37Y100        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.631     8.457    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X37Y100        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/C
                         clock pessimism              0.112     8.569    
                         clock uncertainty           -0.139     8.430    
    SLICE_X37Y100        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.369    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.226ns (6.140%)  route 3.455ns (93.860%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 8.495 - 6.666 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.741ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.672ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.857     2.056    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_aclk
    SLICE_X29Y2          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.132 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=180, routed)         2.968     5.100    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRA0
    SLICE_X37Y102        RAMD32 (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     5.250 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/O
                         net (fo=1, routed)           0.487     5.737    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[127]
    SLICE_X38Y101        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.669     8.495    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X38Y101        FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/C
                         clock pessimism              0.112     8.607    
                         clock uncertainty           -0.139     8.468    
    SLICE_X38Y101        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.493    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.333ns (9.370%)  route 3.221ns (90.630%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 8.423 - 6.666 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.741ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.672ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.778     1.977    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X14Y39         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.054 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/Q
                         net (fo=41, routed)          0.562     2.616    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tvalid
    SLICE_X22Y45         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.749 r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[4]_INST_0/O
                         net (fo=12, routed)          0.624     3.373    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X30Y2          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.496 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_2/O
                         net (fo=156, routed)         2.035     5.531    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/enb
    SLICE_X30Y98         FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.597     8.423    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X30Y98         FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
                         clock pessimism              0.112     8.535    
                         clock uncertainty           -0.139     8.396    
    SLICE_X30Y98         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     8.336    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.333ns (9.375%)  route 3.219ns (90.625%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 8.423 - 6.666 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.741ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.672ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.778     1.977    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X14Y39         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.054 r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state_reg[1]/Q
                         net (fo=41, routed)          0.562     2.616    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tvalid
    SLICE_X22Y45         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.749 r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[4]_INST_0/O
                         net (fo=12, routed)          0.624     3.373    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X30Y2          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.496 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_2/O
                         net (fo=156, routed)         2.033     5.529    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/enb
    SLICE_X30Y98         FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.597     8.423    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X30Y98         FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[42]/C
                         clock pessimism              0.112     8.535    
                         clock uncertainty           -0.139     8.396    
    SLICE_X30Y98         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.336    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.665ns (21.584%)  route 2.416ns (78.416%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 8.554 - 6.666 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.741ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.672ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       2.031     2.230    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X5Y17         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_RDRSTBUSY)
                                                      0.369     2.599 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDRSTBUSY
                         net (fo=1, routed)           0.274     2.873    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rrst_busy_i[2]
    SLICE_X47Y84         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.962 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rd_rst_busy_INST_0/O
                         net (fo=5, routed)           0.776     3.738    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/rd_rst_busy
    SLICE_X33Y101        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.804 r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst_i_39/O
                         net (fo=1, routed)           0.890     4.694    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/rd_en
    SLICE_X47Y86         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     4.835 r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2_i_1/O
                         net (fo=6, routed)           0.476     5.311    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/RD_EN
    RAMB36_X5Y16         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.728     8.554    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X5Y16         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.222     8.776    
                         clock uncertainty           -0.139     8.638    
    RAMB36_X5Y16         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.518     8.120    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.625ns (20.566%)  route 2.414ns (79.434%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 8.538 - 6.666 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.741ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.672ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       2.043     2.242    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X5Y15         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_RDRSTBUSY)
                                                      0.369     2.611 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDRSTBUSY
                         net (fo=1, routed)           0.295     2.906    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rrst_busy_i[3]
    SLICE_X47Y84         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.955 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rd_rst_busy_INST_0/O
                         net (fo=5, routed)           0.776     3.731    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/rd_rst_busy
    SLICE_X33Y101        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.797 r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst_i_39/O
                         net (fo=1, routed)           0.890     4.687    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/rd_en
    SLICE_X47Y86         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     4.828 r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2_i_1/O
                         net (fo=6, routed)           0.453     5.281    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/RD_EN
    RAMB36_X5Y17         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     6.801    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.826 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.712     8.538    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X5Y17         FIFO36E2                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.222     8.760    
                         clock uncertainty           -0.139     8.622    
    RAMB36_X5Y17         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.518     8.104    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  2.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.537ns (routing 0.672ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.741ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.537     1.697    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y91         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.755 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=2, routed)           0.081     1.836    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[11]
    SLICE_X22Y91         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.724     1.923    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y91         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]/C
                         clock pessimism             -0.159     1.764    
    SLICE_X22Y91         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.826    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.059ns (22.015%)  route 0.209ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.581ns (routing 0.672ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.741ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.581     1.741    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.800 r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=37, routed)          0.209     2.009    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH3
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=18351, routed)       1.821     2.020    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X5Y59          RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/CLK
                         clock pessimism             -0.112     1.908    
    SLICE_X5Y59          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.999    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.355         6.666       5.311      RAMB36_X0Y19  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.355         6.666       5.311      RAMB36_X0Y19  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.666       5.311      RAMB36_X4Y16  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.666       5.311      RAMB36_X4Y16  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         6.666       5.311      RAMB18_X3Y32  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         6.666       5.311      RAMB18_X3Y32  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.355         6.666       5.311      RAMB36_X0Y18  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.355         6.666       5.311      RAMB36_X0Y18  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB18_X3Y32  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.542         3.333       2.791      RAMB36_X0Y18  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X0Y14  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK      n/a            0.542         3.333       2.791      RAMB36_X1Y23  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK      n/a            0.542         3.333       2.791      RAMB36_X0Y17  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X0Y26  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.542         3.333       2.791      RAMB36_X0Y18  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X0Y25  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FIFO36E2/RDCLK      n/a            0.542         3.333       2.791      RAMB36_X1Y22  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK      n/a            0.542         3.333       2.791      RAMB36_X1Y23  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK      n/a            0.542         3.333       2.791      RAMB36_X0Y19  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.542         3.333       2.791      RAMB36_X0Y19  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  cam_pclk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.202ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.489ns  (logic 0.078ns (15.951%)  route 0.411ns (84.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X1Y117         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.411     0.489    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X0Y112         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y112         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.382ns  (logic 0.080ns (20.942%)  route 0.302ns (79.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X0Y116         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.302     0.382    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X0Y116         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y116         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.347ns  (logic 0.077ns (22.190%)  route 0.270ns (77.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X1Y117         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.270     0.347    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X1Y113         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X1Y113         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.302ns  (logic 0.080ns (26.490%)  route 0.222ns (73.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X1Y117         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.222     0.302    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X0Y113         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y113         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X0Y122         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.204     0.283    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X0Y122         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y122         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X0Y116         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.201     0.280    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y115         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y115         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.278ns  (logic 0.079ns (28.417%)  route 0.199ns (71.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.199     0.278    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y114         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y114         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.241ns  (logic 0.078ns (32.365%)  route 0.163ns (67.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X1Y117         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.163     0.241    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y116         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X1Y116         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X0Y116         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.158     0.237    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X0Y117         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y117         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.228ns  (logic 0.081ns (35.526%)  route 0.147ns (64.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y116         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.147     0.228    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y115         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X0Y115         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  6.463    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  cam_pclk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.949ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.742ns  (logic 0.079ns (10.647%)  route 0.663ns (89.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y143        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.663     0.742    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X13Y146        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X13Y146        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.543ns  (logic 0.078ns (14.365%)  route 0.465ns (85.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y143        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.465     0.543    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X15Y147        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X15Y147        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.538ns  (logic 0.080ns (14.870%)  route 0.458ns (85.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X14Y145        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.458     0.538    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X15Y146        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X15Y146        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.488ns  (logic 0.080ns (16.393%)  route 0.408ns (83.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y142        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.408     0.488    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y144        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X15Y144        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.448ns  (logic 0.078ns (17.411%)  route 0.370ns (82.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y145        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.370     0.448    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X15Y147        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X15Y147        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.383ns  (logic 0.078ns (20.366%)  route 0.305ns (79.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y142        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.305     0.383    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X13Y144        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X13Y144        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.339ns  (logic 0.078ns (23.009%)  route 0.261ns (76.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y142        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.261     0.339    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X13Y143        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X13Y143        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.294ns  (logic 0.078ns (26.531%)  route 0.216ns (73.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y143        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.216     0.294    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y145        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y145        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.204     0.283    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X15Y148        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X15Y148        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.257ns  (logic 0.079ns (30.739%)  route 0.178ns (69.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.178     0.257    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y143        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y143        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  6.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  cam_pclk_2

Setup :            0  Failing Endpoints,  Worst Slack        6.007ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.684ns  (logic 0.081ns (11.842%)  route 0.603ns (88.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X47Y75         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.603     0.684    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X47Y71         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y71         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.570ns  (logic 0.079ns (13.860%)  route 0.491ns (86.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.491     0.570    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X47Y71         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y71         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.553ns  (logic 0.079ns (14.286%)  route 0.474ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.474     0.553    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y73         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X45Y73         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.552ns  (logic 0.079ns (14.312%)  route 0.473ns (85.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X47Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.473     0.552    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X45Y75         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X45Y75         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.524ns  (logic 0.079ns (15.076%)  route 0.445ns (84.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.524    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y72         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y72         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.522ns  (logic 0.080ns (15.326%)  route 0.442ns (84.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y73         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.442     0.522    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y72         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X45Y72         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.495ns  (logic 0.080ns (16.162%)  route 0.415ns (83.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y73         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.415     0.495    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y73         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X46Y73         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.358ns  (logic 0.076ns (21.229%)  route 0.282ns (78.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X48Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.282     0.358    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X48Y75         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X48Y75         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.331ns  (logic 0.080ns (24.169%)  route 0.251ns (75.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X47Y75         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.251     0.331    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X46Y74         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X46Y74         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.186ns  (logic 0.079ns (42.473%)  route 0.107ns (57.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     0.186    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y72         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X46Y72         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  6.505    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.630ns  (logic 0.079ns (12.540%)  route 0.551ns (87.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23                                      0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X11Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.551     0.630    system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X11Y23         FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X11Y23         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.613ns  (logic 0.078ns (12.724%)  route 0.535ns (87.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13                                       0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X9Y13          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.535     0.613    system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X8Y13          FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X8Y13          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.577ns  (logic 0.080ns (13.865%)  route 0.497ns (86.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12                                       0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X5Y12          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.497     0.577    system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X5Y11          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X5Y11          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.566ns  (logic 0.079ns (13.958%)  route 0.487ns (86.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73                                      0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X38Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.487     0.566    system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X37Y73         FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X37Y73         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.556ns  (logic 0.079ns (14.209%)  route 0.477ns (85.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2                                       0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X17Y2          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.477     0.556    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X14Y2          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y2          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.514ns  (logic 0.081ns (15.759%)  route 0.433ns (84.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21                                      0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X12Y21         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.433     0.514    system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X12Y21         FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y21         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.504ns  (logic 0.080ns (15.873%)  route 0.424ns (84.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33                                      0.000     0.000 r  system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X19Y33         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.424     0.504    system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X20Y31         FDRE                                         r  system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X20Y31         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.502ns  (logic 0.080ns (15.936%)  route 0.422ns (84.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1                                       0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X16Y1          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.422     0.502    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X16Y1          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X16Y1          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.461ns  (logic 0.081ns (17.570%)  route 0.380ns (82.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50                                      0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X27Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.380     0.461    system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X27Y51         FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X27Y51         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.455ns  (logic 0.078ns (17.143%)  route 0.377ns (82.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43                                      0.000     0.000 r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X29Y43         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.377     0.455    system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X29Y43         FDRE                                         r  system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X29Y43         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  6.236    





---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       13.580ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.580ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.333ns  (logic 0.078ns (23.423%)  route 0.255ns (76.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X1Y125         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.255     0.333    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X0Y126         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X0Y126         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 13.580    

Slack (MET) :             13.589ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.324ns  (logic 0.077ns (23.765%)  route 0.247ns (76.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X1Y120         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.247     0.324    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X1Y119         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X1Y119         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 13.589    

Slack (MET) :             13.602ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.311ns  (logic 0.078ns (25.080%)  route 0.233ns (74.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y120         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.233     0.311    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X1Y124         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X1Y124         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                 13.602    

Slack (MET) :             13.619ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.294ns  (logic 0.078ns (26.531%)  route 0.216ns (73.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X1Y121         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.216     0.294    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X1Y123         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X1Y123         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                 13.619    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.286ns  (logic 0.079ns (27.622%)  route 0.207ns (72.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X1Y121         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.207     0.286    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X0Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X0Y120         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.628ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.285ns  (logic 0.078ns (27.368%)  route 0.207ns (72.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X1Y121         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.207     0.285    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X0Y121         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X0Y121         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 13.628    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X3Y131         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.204     0.283    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X3Y131         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X3Y131         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.632ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X1Y121         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.202     0.281    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X0Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X0Y120         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 13.632    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.277ns  (logic 0.080ns (28.881%)  route 0.197ns (71.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y120         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.197     0.277    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y120         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X1Y120         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                 13.636    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.234ns  (logic 0.078ns (33.333%)  route 0.156ns (66.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y120         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.156     0.234    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y119         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X0Y119         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                 13.679    





---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       13.052ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.861ns  (logic 0.076ns (8.827%)  route 0.785ns (91.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X14Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.785     0.861    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X15Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X15Y142        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.278ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.635ns  (logic 0.078ns (12.283%)  route 0.557ns (87.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y142        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.557     0.635    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X16Y141        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X16Y141        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                 13.278    

Slack (MET) :             13.308ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.605ns  (logic 0.079ns (13.058%)  route 0.526ns (86.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y138        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.526     0.605    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y137        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X15Y137        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 13.308    

Slack (MET) :             13.329ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y142        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.505     0.584    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X16Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X16Y142        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 13.329    

Slack (MET) :             13.338ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.575ns  (logic 0.076ns (13.217%)  route 0.499ns (86.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X14Y142        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.499     0.575    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X16Y142        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X16Y142        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                 13.338    

Slack (MET) :             13.341ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.572ns  (logic 0.078ns (13.636%)  route 0.494ns (86.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y142        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.494     0.572    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X15Y141        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X15Y141        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                 13.341    

Slack (MET) :             13.394ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.519ns  (logic 0.079ns (15.222%)  route 0.440ns (84.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y142        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.440     0.519    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X15Y143        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X15Y143        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 13.394    

Slack (MET) :             13.446ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.467ns  (logic 0.078ns (16.702%)  route 0.389ns (83.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y138        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.389     0.467    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X16Y138        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X16Y138        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 13.446    

Slack (MET) :             13.628ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.285ns  (logic 0.078ns (27.368%)  route 0.207ns (72.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y138        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.207     0.285    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y139        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X14Y139        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 13.628    

Slack (MET) :             13.675ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.238ns  (logic 0.079ns (33.193%)  route 0.159ns (66.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138                                     0.000     0.000 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y138        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.159     0.238    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y138        FDRE                                         r  system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X13Y138        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                 13.675    





---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_2
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       13.502ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.502ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.411ns  (logic 0.080ns (19.465%)  route 0.331ns (80.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X48Y72         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.331     0.411    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X48Y72         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X48Y72         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 13.502    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.376ns  (logic 0.080ns (21.277%)  route 0.296ns (78.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y72         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.296     0.376    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X46Y71         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X46Y71         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.337ns  (logic 0.078ns (23.145%)  route 0.259ns (76.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y72         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.259     0.337    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y76         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X48Y76         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.577ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.336ns  (logic 0.077ns (22.917%)  route 0.259ns (77.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y72         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.259     0.336    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X48Y73         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X48Y73         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                 13.577    

Slack (MET) :             13.603ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.310ns  (logic 0.078ns (25.161%)  route 0.232ns (74.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y72         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.232     0.310    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X48Y74         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X48Y74         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 13.603    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.299ns  (logic 0.080ns (26.756%)  route 0.219ns (73.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y71         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.219     0.299    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X47Y76         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X47Y76         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.293ns  (logic 0.078ns (26.621%)  route 0.215ns (73.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y72         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.215     0.293    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y74         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X48Y74         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.289ns  (logic 0.078ns (26.990%)  route 0.211ns (73.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X48Y75         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.211     0.289    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X48Y75         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X48Y75         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                 13.624    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X47Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.204     0.283    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X47Y77         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X47Y77         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.634ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.279ns  (logic 0.079ns (28.315%)  route 0.200ns (71.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.200     0.279    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y72         FDRE                                         r  system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X47Y72         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.913    system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                 13.634    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        9.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.659ns  (logic 0.081ns (12.291%)  route 0.578ns (87.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14                                      0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X12Y14         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.578     0.659    system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X11Y14         FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y14         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.643ns  (logic 0.079ns (12.286%)  route 0.564ns (87.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1                                       0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X15Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.564     0.643    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X15Y1          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y1          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  9.382    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.615ns  (logic 0.080ns (13.008%)  route 0.535ns (86.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11                                       0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X5Y11          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.535     0.615    system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X3Y11          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y11          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.559ns  (logic 0.079ns (14.132%)  route 0.480ns (85.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38                                      0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X20Y38         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.480     0.559    system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X20Y35         FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y35         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             9.524ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.501ns  (logic 0.076ns (15.170%)  route 0.425ns (84.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15                                      0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X14Y15         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.425     0.501    system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X15Y15         FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y15         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  9.524    

Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.500ns  (logic 0.079ns (15.800%)  route 0.421ns (84.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37                                      0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X20Y37         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.421     0.500    system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X17Y35         FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y35         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             9.537ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.488ns  (logic 0.079ns (16.189%)  route 0.409ns (83.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19                                       0.000     0.000 r  system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X7Y19          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.409     0.488    system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X7Y19          FDRE                                         r  system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y19          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  9.537    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.486ns  (logic 0.077ns (15.844%)  route 0.409ns (84.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53                                      0.000     0.000 r  system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X31Y53         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.409     0.486    system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X31Y53         FDRE                                         r  system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y53         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.458ns  (logic 0.079ns (17.249%)  route 0.379ns (82.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2                                       0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X15Y2          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.379     0.458    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X15Y2          FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y2          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.572ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.453ns  (logic 0.079ns (17.439%)  route 0.374ns (82.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24                                      0.000     0.000 r  system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X13Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.374     0.453    system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X11Y21         FDRE                                         r  system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y21         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  9.572    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cam_pclk_0
  To Clock:  cam_pclk_0

Setup :            0  Failing Endpoints,  Worst Slack       13.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[10]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.081ns (14.754%)  route 0.468ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.537ns = ( 17.425 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.681ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.468     5.253    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.436    17.425    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[10]/C
                         clock pessimism              1.097    18.522    
                         clock uncertainty           -0.035    18.487    
    SLICE_X9Y131         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    18.421    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[10]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[5]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[5]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[5]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[6]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[6]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[6]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[7]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[7]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[7]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[9]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.081ns (14.835%)  route 0.465ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 17.424 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.681ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.465     5.250    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X9Y131         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.435    17.424    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X9Y131         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[9]/C
                         clock pessimism              1.097    18.521    
                         clock uncertainty           -0.035    18.486    
    SLICE_X9Y131         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    18.420    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[9]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.178ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/CLR
                            (recovery check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_0 rise@13.888ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.081ns (15.169%)  route 0.453ns (84.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 17.421 - 13.888 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.747ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.681ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.817     3.064    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.092 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.612     4.704    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.785 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.453     5.238    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X10Y131        FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                     13.888    13.888 r  
    C13                                               0.000    13.888 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825    14.713 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.713    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.713 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.252    15.965    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.989 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.432    17.421    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X10Y131        FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/C
                         clock pessimism              1.097    18.518    
                         clock uncertainty           -0.035    18.483    
    SLICE_X10Y131        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    18.417    system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 13.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/byte_flag_d0_reg/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/byte_flag_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/byte_flag_d0_reg/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/byte_flag_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_href_d0_reg/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_href_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_href_d0_reg/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/cam_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_href_d1_reg/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_href_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_href_d1_reg/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/cam_href_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[0]/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[0]/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[12]/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[12]/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[15]/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[15]/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[8]/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.448ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         1.000     3.333    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[8]/C
                         clock pessimism             -0.667     2.667    
    SLICE_X7Y133         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.647    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/byte_flag_reg/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.448ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/byte_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.996     3.329    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/byte_flag_reg/C
                         clock pessimism             -0.667     2.663    
    SLICE_X7Y133         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.643    system_i/ov5640_capture_data_0/inst/byte_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[0]/CLR
                            (removal check against rising-edge clock cam_pclk_0  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_0 rise@0.000ns - cam_pclk_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.041ns (24.699%)  route 0.125ns (75.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Net Delay (Source):      0.885ns (routing 0.405ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.448ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.825     0.825 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.825    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.825 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.920     1.745    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.762 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.885     2.647    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y131         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.688 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.125     2.813    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X7Y133         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_0 rise edge)
                                                      0.000     0.000 r  
    C13                                               0.000     0.000 r  cam_pclk_0 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_0_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.068     1.068 r  cam_pclk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.068    cam_pclk_0_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.068 r  cam_pclk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.246     2.314    cam_pclk_0_IBUF
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.333 r  cam_pclk_0_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=555, routed)         0.996     3.329    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X7Y133         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[0]/C
                         clock pessimism             -0.667     2.663    
    SLICE_X7Y133         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.643    system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cam_pclk_1
  To Clock:  cam_pclk_1

Setup :            0  Failing Endpoints,  Worst Slack       13.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.222ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[5]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.080ns (16.736%)  route 0.398ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 17.884 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.786ns (routing 1.095ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.398     5.743    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.786    17.884    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[5]/C
                         clock pessimism              1.182    19.067    
                         clock uncertainty           -0.035    19.031    
    SLICE_X13Y145        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    18.965    system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.222ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[6]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.080ns (16.736%)  route 0.398ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 17.884 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.786ns (routing 1.095ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.398     5.743    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.786    17.884    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[6]/C
                         clock pessimism              1.182    19.067    
                         clock uncertainty           -0.035    19.031    
    SLICE_X13Y145        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    18.965    system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.222ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cam_vsync_d0_reg/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.080ns (16.736%)  route 0.398ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 17.884 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.786ns (routing 1.095ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.398     5.743    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cam_vsync_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.786    17.884    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cam_vsync_d0_reg/C
                         clock pessimism              1.182    19.067    
                         clock uncertainty           -0.035    19.031    
    SLICE_X13Y145        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    18.965    system_i/ov5640_capture_data_1/inst/cam_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[0]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.771%)  route 0.397ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 17.886 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.788ns (routing 1.095ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.397     5.742    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.788    17.886    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[0]/C
                         clock pessimism              1.182    19.069    
                         clock uncertainty           -0.035    19.033    
    SLICE_X13Y145        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    18.967    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[0]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.771%)  route 0.397ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 17.886 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.788ns (routing 1.095ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.397     5.742    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.788    17.886    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]/C
                         clock pessimism              1.182    19.069    
                         clock uncertainty           -0.035    19.033    
    SLICE_X13Y145        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    18.967    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[10]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[11]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.771%)  route 0.397ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 17.886 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.788ns (routing 1.095ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.397     5.742    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.788    17.886    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[11]/C
                         clock pessimism              1.182    19.069    
                         clock uncertainty           -0.035    19.033    
    SLICE_X13Y145        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    18.967    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[11]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[13]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.771%)  route 0.397ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 17.886 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.788ns (routing 1.095ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.397     5.742    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.788    17.886    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[13]/C
                         clock pessimism              1.182    19.069    
                         clock uncertainty           -0.035    19.033    
    SLICE_X13Y145        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    18.967    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[13]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[14]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.771%)  route 0.397ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 17.886 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.788ns (routing 1.095ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.397     5.742    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.788    17.886    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[14]/C
                         clock pessimism              1.182    19.069    
                         clock uncertainty           -0.035    19.033    
    SLICE_X13Y145        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    18.967    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[14]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[5]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.771%)  route 0.397ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 17.886 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.788ns (routing 1.095ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.397     5.742    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.788    17.886    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[5]/C
                         clock pessimism              1.182    19.069    
                         clock uncertainty           -0.035    19.033    
    SLICE_X13Y145        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    18.967    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[5]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[6]/CLR
                            (recovery check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_1 rise@13.888ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.771%)  route 0.397ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 17.886 - 13.888 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 1.203ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.788ns (routing 1.095ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.971     3.222    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.250 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         2.015     5.265    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.345 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.397     5.742    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y145        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                     13.888    13.888 r  
    D11                                               0.000    13.888 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828    14.716 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.716    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    14.716 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.358    16.074    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.098 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.788    17.886    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y145        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[6]/C
                         clock pessimism              1.182    19.069    
                         clock uncertainty           -0.035    19.033    
    SLICE_X13Y145        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    18.967    system_i/ov5640_capture_data_1/inst/cmos_data_16b_reg[6]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 13.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[0]/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.078%)  route 0.100ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.726ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.100     3.083    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.246     3.682    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[0]/C
                         clock pessimism             -0.695     2.987    
    SLICE_X13Y148        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.967    system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[1]/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.078%)  route 0.100ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.726ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.100     3.083    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.246     3.682    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[1]/C
                         clock pessimism             -0.695     2.987    
    SLICE_X13Y148        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.967    system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[2]/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.078%)  route 0.100ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.726ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.100     3.083    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.246     3.682    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[2]/C
                         clock pessimism             -0.695     2.987    
    SLICE_X13Y148        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.967    system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[3]/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.078%)  route 0.100ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.726ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.100     3.083    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.246     3.682    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[3]/C
                         clock pessimism             -0.695     2.987    
    SLICE_X13Y148        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.967    system_i/ov5640_capture_data_1/inst/cmos_ps_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cam_vsync_d1_reg/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.078%)  route 0.100ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.726ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.100     3.083    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cam_vsync_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.242     3.678    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cam_vsync_d1_reg/C
                         clock pessimism             -0.695     2.983    
    SLICE_X13Y148        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.963    system_i/ov5640_capture_data_1/inst/cam_vsync_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/wait_done_reg/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.041ns (29.078%)  route 0.100ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.726ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.100     3.083    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X13Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/wait_done_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.242     3.678    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X13Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/wait_done_reg/C
                         clock pessimism             -0.695     2.983    
    SLICE_X13Y148        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.963    system_i/ov5640_capture_data_1/inst/wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/byte_flag_d0_reg/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.726ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.102     3.085    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X14Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/byte_flag_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.247     3.683    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/byte_flag_d0_reg/C
                         clock pessimism             -0.730     2.953    
    SLICE_X14Y148        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.933    system_i/ov5640_capture_data_1/inst/byte_flag_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/byte_flag_reg/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.726ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.102     3.085    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X14Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/byte_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.247     3.683    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/byte_flag_reg/C
                         clock pessimism             -0.730     2.953    
    SLICE_X14Y148        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.933    system_i/ov5640_capture_data_1/inst/byte_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[0]/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.726ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.102     3.085    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X14Y148        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.247     3.683    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[0]/C
                         clock pessimism             -0.730     2.953    
    SLICE_X14Y148        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.933    system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[1]/CLR
                            (removal check against rising-edge clock cam_pclk_1  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_1 rise@0.000ns - cam_pclk_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.041ns (23.295%)  route 0.135ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Net Delay (Source):      1.105ns (routing 0.653ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.726ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.828     0.828 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.828    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.828 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.820    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.105     2.942    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y148        FDRE                                         r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.983 r  system_i/ov5640_capture_data_1/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.135     3.118    system_i/ov5640_capture_data_1/inst/rst_n_syn
    SLICE_X14Y146        FDCE                                         f  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_1 rise edge)
                                                      0.000     0.000 r  
    D11                                               0.000     0.000 r  cam_pclk_1 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_1_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.072     1.072 r  cam_pclk_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.072    cam_pclk_1_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.072 r  cam_pclk_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.345     2.417    cam_pclk_1_IBUF
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.436 r  cam_pclk_1_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=555, routed)         1.251     3.687    system_i/ov5640_capture_data_1/inst/cam_pclk
    SLICE_X14Y146        FDCE                                         r  system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[1]/C
                         clock pessimism             -0.724     2.963    
    SLICE_X14Y146        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.943    system_i/ov5640_capture_data_1/inst/cam_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cam_pclk_2
  To Clock:  cam_pclk_2

Setup :            0  Failing Endpoints,  Worst Slack       13.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/byte_flag_reg/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.080ns (16.427%)  route 0.407ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 18.025 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.938ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.407     5.992    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/byte_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699    18.025    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/byte_flag_reg/C
                         clock pessimism              1.267    19.293    
                         clock uncertainty           -0.035    19.257    
    SLICE_X47Y53         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    19.191    system_i/ov5640_capture_data_2/inst/byte_flag_reg
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[0]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.080ns (16.427%)  route 0.407ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 18.025 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.938ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.407     5.992    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699    18.025    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[0]/C
                         clock pessimism              1.267    19.293    
                         clock uncertainty           -0.035    19.257    
    SLICE_X47Y53         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    19.191    system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[1]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.080ns (16.427%)  route 0.407ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 18.025 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.938ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.407     5.992    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699    18.025    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[1]/C
                         clock pessimism              1.267    19.293    
                         clock uncertainty           -0.035    19.257    
    SLICE_X47Y53         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    19.191    system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[2]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.080ns (16.427%)  route 0.407ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 18.025 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.938ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.407     5.992    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699    18.025    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[2]/C
                         clock pessimism              1.267    19.293    
                         clock uncertainty           -0.035    19.257    
    SLICE_X47Y53         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    19.191    system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[5]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.080ns (16.427%)  route 0.407ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 18.025 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.938ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.407     5.992    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699    18.025    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[5]/C
                         clock pessimism              1.267    19.293    
                         clock uncertainty           -0.035    19.257    
    SLICE_X47Y53         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    19.191    system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[6]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.080ns (16.427%)  route 0.407ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 18.025 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.938ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.407     5.992    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699    18.025    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[6]/C
                         clock pessimism              1.267    19.293    
                         clock uncertainty           -0.035    19.257    
    SLICE_X47Y53         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    19.191    system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[7]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.080ns (16.427%)  route 0.407ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 18.025 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.938ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.407     5.992    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.699    18.025    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[7]/C
                         clock pessimism              1.267    19.293    
                         clock uncertainty           -0.035    19.257    
    SLICE_X47Y53         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    19.191    system_i/ov5640_capture_data_2/inst/cam_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/byte_flag_d0_reg/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 18.027 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.938ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.406     5.991    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/byte_flag_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.701    18.027    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/byte_flag_d0_reg/C
                         clock pessimism              1.267    19.295    
                         clock uncertainty           -0.035    19.259    
    SLICE_X47Y53         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    19.193    system_i/ov5640_capture_data_2/inst/byte_flag_d0_reg
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[14]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 18.027 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.938ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.406     5.991    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.701    18.027    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[14]/C
                         clock pessimism              1.267    19.295    
                         clock uncertainty           -0.035    19.259    
    SLICE_X47Y53         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    19.193    system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[14]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[15]/CLR
                            (recovery check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk_2 rise@13.888ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 18.027 - 13.888 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    1.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.034ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.938ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.219     1.219 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.219    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.219 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.328     3.547    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.575 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.930     5.505    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.585 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.406     5.991    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y53         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                     13.888    13.888 r  
    Y12                                               0.000    13.888 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796    14.684 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.684    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.684 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.618    16.302    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.326 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.701    18.027    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y53         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[15]/C
                         clock pessimism              1.267    19.295    
                         clock uncertainty           -0.035    19.259    
    SLICE_X47Y53         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    19.193    system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[15]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 13.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[0]/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.637ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.157     3.271    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y55         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.202     3.866    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y55         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[0]/C
                         clock pessimism             -0.743     3.123    
    SLICE_X47Y55         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.103    system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[1]/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.637ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.157     3.271    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y55         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.202     3.866    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y55         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[1]/C
                         clock pessimism             -0.743     3.123    
    SLICE_X47Y55         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.103    system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[2]/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.637ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.157     3.271    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y55         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.202     3.866    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y55         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[2]/C
                         clock pessimism             -0.743     3.123    
    SLICE_X47Y55         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.103    system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[3]/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.637ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.157     3.271    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y55         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.202     3.866    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y55         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[3]/C
                         clock pessimism             -0.743     3.123    
    SLICE_X47Y55         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     3.103    system_i/ov5640_capture_data_2/inst/cmos_ps_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_vsync_d0_reg/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.637ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.157     3.271    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y55         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_vsync_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.198     3.862    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y55         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_vsync_d0_reg/C
                         clock pessimism             -0.743     3.119    
    SLICE_X47Y55         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     3.099    system_i/ov5640_capture_data_2/inst/cam_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_vsync_d1_reg/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.637ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.157     3.271    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y55         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_vsync_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.198     3.862    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y55         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_vsync_d1_reg/C
                         clock pessimism             -0.743     3.119    
    SLICE_X47Y55         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     3.099    system_i/ov5640_capture_data_2/inst/cam_vsync_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/wait_done_reg/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.637ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.157     3.271    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y55         FDCE                                         f  system_i/ov5640_capture_data_2/inst/wait_done_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.198     3.862    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y55         FDCE                                         r  system_i/ov5640_capture_data_2/inst/wait_done_reg/C
                         clock pessimism             -0.743     3.119    
    SLICE_X47Y55         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.099    system_i/ov5640_capture_data_2/inst/wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_href_d0_reg/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.041ns (19.340%)  route 0.171ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.637ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.171     3.285    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y54         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_href_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.202     3.866    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y54         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_href_d0_reg/C
                         clock pessimism             -0.743     3.123    
    SLICE_X47Y54         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.103    system_i/ov5640_capture_data_2/inst/cam_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cam_href_d1_reg/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.041ns (19.340%)  route 0.171ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.637ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.171     3.285    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y54         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cam_href_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.202     3.866    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y54         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cam_href_d1_reg/C
                         clock pessimism             -0.743     3.123    
    SLICE_X47Y54         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.103    system_i/ov5640_capture_data_2/inst/cam_href_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[10]/CLR
                            (removal check against rising-edge clock cam_pclk_2  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_2 rise@0.000ns - cam_pclk_2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.041ns (19.340%)  route 0.171ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.061ns (routing 0.568ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.637ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.796     0.796 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.796    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.796 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.199     1.995    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.012 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.061     3.073    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X45Y56         FDRE                                         r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.114 r  system_i/ov5640_capture_data_2/inst/rst_n_syn_reg/Q
                         net (fo=36, routed)          0.171     3.285    system_i/ov5640_capture_data_2/inst/rst_n_syn
    SLICE_X47Y54         FDCE                                         f  system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_2 rise edge)
                                                      0.000     0.000 r  
    Y12                                               0.000     0.000 r  cam_pclk_2 (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk_2_IBUF_inst/I
    Y12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  cam_pclk_2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    cam_pclk_2_IBUF_inst/OUT
    Y12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  cam_pclk_2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.605     2.645    cam_pclk_2_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.664 r  cam_pclk_2_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=555, routed)         1.202     3.866    system_i/ov5640_capture_data_2/inst/cam_pclk
    SLICE_X47Y54         FDCE                                         r  system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[10]/C
                         clock pessimism             -0.743     3.123    
    SLICE_X47Y54         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.103    system_i/ov5640_capture_data_2/inst/cmos_data_16b_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.107ns (3.593%)  route 2.871ns (96.407%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.310     5.046    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y113        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y113        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[16]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y113        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.107ns (3.593%)  route 2.871ns (96.407%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.310     5.046    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y113        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y113        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[17]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y113        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.107ns (3.593%)  route 2.871ns (96.407%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.310     5.046    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y113        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y113        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[18]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y113        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.107ns (3.593%)  route 2.871ns (96.407%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.310     5.046    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y113        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y113        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[19]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y113        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.107ns (3.594%)  route 2.870ns (96.406%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.309     5.045    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y111        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y111        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[0]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y111        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.107ns (3.594%)  route 2.870ns (96.406%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.309     5.045    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y111        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y111        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[1]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y111        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.107ns (3.594%)  route 2.870ns (96.406%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.309     5.045    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y111        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y111        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[2]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y111        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.107ns (3.594%)  route 2.870ns (96.406%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.683ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.309     5.045    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y111        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.561    11.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y111        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[3]/C
                         clock pessimism              0.109    11.830    
                         clock uncertainty           -0.130    11.700    
    SLICE_X23Y111        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.634    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.107ns (3.594%)  route 2.870ns (96.406%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.683ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.309     5.045    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y113        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.563    11.723    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y113        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]/C
                         clock pessimism              0.109    11.832    
                         clock uncertainty           -0.130    11.702    
    SLICE_X23Y113        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.636    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.107ns (3.595%)  route 2.869ns (96.405%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.753ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.683ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.869     2.068    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.147 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.561     3.708    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        1.308     5.044    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y111        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.563    11.723    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y111        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]/C
                         clock pessimism              0.109    11.832    
                         clock uncertainty           -0.130    11.702    
    SLICE_X23Y111        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.636    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  6.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.459ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.096     1.234    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[12]/C
                         clock pessimism             -0.076     1.158    
    SLICE_X23Y112        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.138    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.459ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.096     1.234    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[13]/C
                         clock pessimism             -0.076     1.158    
    SLICE_X23Y112        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.138    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.459ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.096     1.234    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[14]/C
                         clock pessimism             -0.076     1.158    
    SLICE_X23Y112        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.138    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.459ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.096     1.234    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[15]/C
                         clock pessimism             -0.076     1.158    
    SLICE_X23Y112        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.138    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.459ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.092     1.230    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[10]/C
                         clock pessimism             -0.076     1.154    
    SLICE_X23Y112        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.134    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.459ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.092     1.230    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[11]/C
                         clock pessimism             -0.076     1.154    
    SLICE_X23Y112        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.134    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.459ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.092     1.230    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[8]/C
                         clock pessimism             -0.076     1.154    
    SLICE_X23Y112        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.134    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.056ns (3.515%)  route 1.537ns (96.485%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.459ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.719     2.721    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y112        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.092     1.230    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y112        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[9]/C
                         clock pessimism             -0.076     1.154    
    SLICE_X23Y112        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.134    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.056ns (3.500%)  route 1.544ns (96.500%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.459ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.726     2.728    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y113        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.097     1.235    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y113        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]/C
                         clock pessimism             -0.076     1.159    
    SLICE_X23Y113        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.139    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.056ns (3.500%)  route 1.544ns (96.500%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.017ns (routing 0.410ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.459ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.017     1.128    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y131         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.167 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.818     1.985    system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.002 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=4426, routed)        0.726     2.728    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aresetn
    SLICE_X23Y111        FDCE                                         f  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=25173, routed)       1.096     1.234    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/s00_axi_aclk
    SLICE_X23Y111        FDCE                                         r  system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]/C
                         clock pessimism             -0.076     1.158    
    SLICE_X23Y111        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.138    system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.590    





