Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 03:26:06 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (72)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.131        0.000                      0                 8191        0.041        0.000                      0                 8191        3.458        0.000                       0                  3208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.131        0.000                      0                 8191        0.041        0.000                      0                 8191        3.458        0.000                       0                  3208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 3.414ns (58.352%)  route 2.437ns (41.648%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     5.437 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.255     5.692    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[30]
    SLICE_X76Y67         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     5.850 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[30]_i_1/O
                         net (fo=1, routed)           0.030     5.880    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_886
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y67         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 3.320ns (57.344%)  route 2.470ns (42.656%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     5.450 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.246     5.696    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[29]
    SLICE_X76Y67         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.747 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[29]_i_1/O
                         net (fo=1, routed)           0.072     5.819    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_887
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y67         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 3.334ns (57.635%)  route 2.451ns (42.365%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     5.416 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.227     5.643    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[27]
    SLICE_X74Y70         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.742 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[27]_i_1/O
                         net (fo=1, routed)           0.072     5.814    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_889
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X74Y70         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 3.353ns (57.974%)  route 2.431ns (42.026%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     5.409 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[5]
                         net (fo=2, routed)           0.233     5.642    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[21]
    SLICE_X74Y69         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.741 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[21]_i_1/O
                         net (fo=1, routed)           0.072     5.813    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_895
    SLICE_X74Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[21]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X74Y69         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[21]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 3.305ns (57.452%)  route 2.448ns (42.548%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     5.420 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.266     5.686    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[28]
    SLICE_X74Y70         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.752 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[28]_i_1/O
                         net (fo=1, routed)           0.030     5.782    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_888
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X74Y70         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 3.364ns (58.488%)  route 2.388ns (41.512%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     5.409 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[7]
                         net (fo=2, routed)           0.232     5.641    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[23]
    SLICE_X72Y68         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     5.751 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[23]_i_1/O
                         net (fo=1, routed)           0.030     5.781    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_893
    SLICE_X72Y68         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y68         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y68         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 3.340ns (58.111%)  route 2.408ns (41.889%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.360 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.252     5.612    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[18]
    SLICE_X76Y66         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.747 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[18]_i_1/O
                         net (fo=1, routed)           0.030     5.777    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_898
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[18]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y66         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 3.330ns (58.048%)  route 2.407ns (41.952%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.401 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.225     5.626    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[26]
    SLICE_X76Y69         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     5.736 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[26]_i_1/O
                         net (fo=1, routed)           0.030     5.766    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_890
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[26]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y69         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[26]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 3.280ns (57.206%)  route 2.454ns (42.794%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     5.410 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.230     5.640    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[25]
    SLICE_X76Y69         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.691 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[25]_i_1/O
                         net (fo=1, routed)           0.072     5.763    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_891
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[25]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y69         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[25]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 3.361ns (58.958%)  route 2.340ns (41.042%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     5.379 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[4]
                         net (fo=2, routed)           0.187     5.566    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[20]
    SLICE_X76Y66         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     5.703 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[20]_i_1/O
                         net (fo=1, routed)           0.027     5.730    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_896
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[20]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y66         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  2.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_ph2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y60         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dec_ph2_reg[1]/Q
                         net (fo=1, routed)           0.055     0.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[31]_0[1]
    SLICE_X83Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X83Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X83Y60         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_plt2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_plt2_load_reg_1255_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y62         FDRE                                         r  bd_0_i/hls_inst/inst/dec_plt2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dec_plt2_reg[8]/Q
                         net (fo=1, routed)           0.056     0.107    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_plt2_load_reg_1255_reg[31]_0[8]
    SLICE_X83Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_plt2_load_reg_1255_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X83Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_plt2_load_reg_1255_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X83Y62         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_plt2_load_reg_1255_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/plt2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/plt2_load_reg_1371_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y67         FDRE                                         r  bd_0_i/hls_inst/inst/plt2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/plt2_reg[19]/Q
                         net (fo=1, routed)           0.057     0.109    bd_0_i/hls_inst/inst/grp_encode_fu_333/plt2_load_reg_1371_reg[31]_1[19]
    SLICE_X83Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/plt2_load_reg_1371_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X83Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/plt2_load_reg_1371_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X83Y67         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_333/plt2_load_reg_1371_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ah1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ah1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X78Y85         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ah1_reg[15]/Q
                         net (fo=11, routed)          0.027     0.078    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/ah1_reg[15]_0[15]
    SLICE_X78Y85         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.093 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/ah1[15]_i_1/O
                         net (fo=1, routed)           0.015     0.108    bd_0_i/hls_inst/inst/grp_encode_fu_333_n_394
    SLICE_X78Y85         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X78Y85         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X78Y85         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ah1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rh2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/rh2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y59         FDRE                                         r  bd_0_i/hls_inst/inst/rh2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/rh2_reg[3]/Q
                         net (fo=2, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/rh2_reg[30]_0[3]
    SLICE_X75Y59         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/rh2[3]_i_1/O
                         net (fo=1, routed)           0.016     0.108    bd_0_i/hls_inst/inst/grp_encode_fu_333_n_345
    SLICE_X75Y59         FDRE                                         r  bd_0_i/hls_inst/inst/rh2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y59         FDRE                                         r  bd_0_i/hls_inst/inst/rh2_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X75Y59         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/rh2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_rlt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rlt2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.339%)  route 0.042ns (43.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y56         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dec_rlt2_reg[5]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_filtez_fu_317/dec_rlt2_reg[30]_1[5]
    SLICE_X73Y56         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.092 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_filtez_fu_317/dec_rlt2[5]_i_1/O
                         net (fo=1, routed)           0.017     0.109    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_670
    SLICE_X73Y56         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y56         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt2_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X73Y56         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/dec_rlt2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/rh2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/rh2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.339%)  route 0.042ns (43.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y66         FDRE                                         r  bd_0_i/hls_inst/inst/rh2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/rh2_reg[15]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/rh2_reg[30]_0[15]
    SLICE_X75Y66         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.092 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/rh2[15]_i_1/O
                         net (fo=1, routed)           0.017     0.109    bd_0_i/hls_inst/inst/grp_encode_fu_333_n_333
    SLICE_X75Y66         FDRE                                         r  bd_0_i/hls_inst/inst/rh2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y66         FDRE                                         r  bd_0_i/hls_inst/inst/rh2_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X75Y66         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/rh2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_rlt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rlt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.196%)  route 0.042ns (43.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y58         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dec_rlt2_reg[2]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_filtez_fu_317/dec_rlt2_reg[30]_1[2]
    SLICE_X75Y58         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.092 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_filtez_fu_317/dec_rlt2[2]_i_1/O
                         net (fo=1, routed)           0.017     0.109    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_673
    SLICE_X75Y58         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y58         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rlt2_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X75Y58         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/dec_rlt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_1239_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.129%)  route 0.058ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[7]/Q
                         net (fo=2, routed)           0.058     0.110    bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[7]
    SLICE_X62Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_1239_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X62Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_1239_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y55         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_1239_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_ph1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph1_load_reg_1192_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.046%)  route 0.058ns (59.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X78Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dec_ph1_reg[23]/Q
                         net (fo=2, routed)           0.058     0.110    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph1_load_reg_1192_reg[31]_0[23]
    SLICE_X79Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph1_load_reg_1192_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X79Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph1_load_reg_1192_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X79Y70         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph1_load_reg_1192_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y16  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y16  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y18  bd_0_i/hls_inst/inst/delay_dltx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y18  bd_0_i/hls_inst/inst/delay_dltx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y17  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.073ns (75.258%)  route 0.024ns (24.742%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X64Y48         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.024     0.097    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.021ns (60.000%)  route 0.014ns (40.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X64Y48         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.021 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.014     0.035    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.917ns  (logic 0.503ns (17.247%)  route 2.414ns (82.753%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=193, routed)         1.158     1.266    bd_0_i/hls_inst/inst/grp_scalel_fu_663/ap_CS_fsm_state5_alias
    SLICE_X72Y76         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     1.318 r  bd_0_i/hls_inst/inst/grp_scalel_fu_663/encoded_we0_INST_0_i_2/O
                         net (fo=4, routed)           0.189     1.507    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/grp_scalel_fu_663_ap_done
    SLICE_X74Y76         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     1.608 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/encoded_we0_INST_0_i_1/O
                         net (fo=5, routed)           0.618     2.225    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/grp_encode_fu_333_ap_ready
    SLICE_X67Y55         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     2.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/encoded_we0_INST_0/O
                         net (fo=5, routed)           0.425     2.761    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/ap_CS_fsm_reg[0]_0
    SLICE_X64Y48         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.922 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/encoded_ce0_INST_0/O
                         net (fo=0)                   0.024     2.946    encoded_ce0
                                                                      r  encoded_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.329ns  (logic 0.342ns (14.682%)  route 1.987ns (85.318%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=193, routed)         1.158     1.266    bd_0_i/hls_inst/inst/grp_scalel_fu_663/ap_CS_fsm_state5_alias
    SLICE_X72Y76         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     1.318 r  bd_0_i/hls_inst/inst/grp_scalel_fu_663/encoded_we0_INST_0_i_2/O
                         net (fo=4, routed)           0.189     1.507    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/grp_scalel_fu_663_ap_done
    SLICE_X74Y76         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     1.608 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/encoded_we0_INST_0_i_1/O
                         net (fo=5, routed)           0.618     2.225    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/grp_encode_fu_333_ap_ready
    SLICE_X67Y55         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     2.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_uppol1_fu_422/encoded_we0_INST_0/O
                         net (fo=5, unset)            0.023     2.358    encoded_we0
                                                                      r  encoded_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.921ns  (logic 0.361ns (39.176%)  route 0.560ns (60.824%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]/Q
                         net (fo=8, routed)           0.320     0.427    bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]
    SLICE_X63Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     0.552 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.219     0.771    bd_0_i/hls_inst/inst/icmp_ln223_fu_530_p2
    SLICE_X64Y48         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.928 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.021     0.949    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.921ns  (logic 0.361ns (39.176%)  route 0.560ns (60.824%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]/Q
                         net (fo=8, routed)           0.320     0.427    bd_0_i/hls_inst/inst/i_11_fu_168_reg[1]
    SLICE_X63Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     0.552 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.219     0.771    bd_0_i/hls_inst/inst/icmp_ln223_fu_530_p2
    SLICE_X64Y48         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.928 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.021     0.949    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.560ns  (logic 0.190ns (33.904%)  route 0.370ns (66.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=17, routed)          0.347     0.457    bd_0_i/hls_inst/inst/ap_CS_fsm_state6
    SLICE_X64Y48         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     0.567 r  bd_0_i/hls_inst/inst/encoded_address0[1]_INST_0/O
                         net (fo=0)                   0.023     0.590    encoded_address0[1]
                                                                      r  encoded_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.514ns  (logic 0.215ns (41.862%)  route 0.299ns (58.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[2]/Q
                         net (fo=7, routed)           0.264     0.372    bd_0_i/hls_inst/inst/i_11_fu_168_reg[2]
    SLICE_X63Y46         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     0.507 r  bd_0_i/hls_inst/inst/encoded_address0[2]_INST_0/O
                         net (fo=0)                   0.035     0.542    encoded_address0[2]
                                                                      r  encoded_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_18_reg_597_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.399ns  (logic 0.237ns (59.398%)  route 0.162ns (40.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[0]/Q
                         net (fo=1, routed)           0.141     0.250    bd_0_i/hls_inst/inst/i_18_reg_597[0]
    SLICE_X64Y47         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     0.407 r  bd_0_i/hls_inst/inst/encoded_address0[0]_INST_0/O
                         net (fo=0)                   0.021     0.428    encoded_address0[0]
                                                                      r  encoded_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.395ns  (logic 0.222ns (56.158%)  route 0.173ns (43.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]/Q
                         net (fo=5, routed)           0.173     0.280    bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]
    SLICE_X63Y47         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.425 r  bd_0_i/hls_inst/inst/encoded_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.425    encoded_address0[4]
                                                                      r  encoded_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_18_reg_597_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.372ns  (logic 0.189ns (50.806%)  route 0.183ns (49.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[5]/Q
                         net (fo=1, routed)           0.148     0.257    bd_0_i/hls_inst/inst/i_18_reg_597[5]
    SLICE_X63Y47         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     0.367 r  bd_0_i/hls_inst/inst/encoded_address0[5]_INST_0/O
                         net (fo=0)                   0.035     0.402    encoded_address0[5]
                                                                      r  encoded_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.334ns  (logic 0.179ns (53.671%)  route 0.155ns (46.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=17, routed)          0.155     0.265    bd_0_i/hls_inst/inst/ap_CS_fsm_state6
    SLICE_X63Y46         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     0.364 r  bd_0_i/hls_inst/inst/encoded_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.364    encoded_address0[3]
                                                                      r  encoded_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/Q
                         net (fo=0)                   0.000     0.050    decoded_address0[6]
                                                                      r  decoded_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y47         FDRE                                         r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/Q
                         net (fo=0)                   0.000     0.050    decoded_address1[6]
                                                                      r  decoded_address1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y67         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout2_reg[17]/Q
                         net (fo=0)                   0.000     0.050    decoded_d0[17]
                                                                      r  decoded_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y65         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout2_reg[1]/Q
                         net (fo=0)                   0.000     0.050    decoded_d0[1]
                                                                      r  decoded_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y68         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout2_reg[25]/Q
                         net (fo=0)                   0.000     0.050    decoded_d0[25]
                                                                      r  decoded_d0[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y66         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout2_reg[9]/Q
                         net (fo=0)                   0.000     0.050    decoded_d0[9]
                                                                      r  decoded_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y65         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[0]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[0]
                                                                      r  decoded_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y67         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[12]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[12]
                                                                      r  decoded_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y67         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[13]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[13]
                                                                      r  decoded_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y67         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[14]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[14]
                                                                      r  decoded_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           448 Endpoints
Min Delay           448 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.942ns  (logic 2.398ns (81.509%)  route 0.544ns (18.491%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.775 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.801    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1_n_20
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.917 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[40]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.942    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_62
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[45]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 2.385ns (81.399%)  route 0.545ns (18.601%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.775 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.801    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1_n_20
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.904 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[40]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.930    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_61
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[46]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.912ns  (logic 2.368ns (81.319%)  route 0.544ns (18.681%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.775 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.801    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1_n_20
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     2.887 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[40]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.912    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_63
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[44]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.909ns  (logic 2.364ns (81.265%)  route 0.545ns (18.735%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.775 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.801    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1_n_20
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     2.883 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.909    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_64
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[43]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_A_B_DATA_INST/B2_DATA[4]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rh1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 1.921ns (66.128%)  route 0.984ns (33.872%))
  Logic Levels:           9  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y17        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[28])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/V[28]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_MULTIPLIER.V<28>
    DSP48E2_X9Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[28]_V_DATA[28])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_M_DATA_INST/V_DATA[28]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_M_DATA.V_DATA<28>
    DSP48E2_X9Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[28]_ALU_OUT[28])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<28>
    DSP48E2_X9Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/tmp_product/DSP_OUTPUT_INST/P[28]
                         net (fo=2, routed)           0.460     1.868    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/D[13]
    SLICE_X71Y59         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     1.956 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/rh1[15]_i_6/O
                         net (fo=1, routed)           0.022     1.978    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/rh1[15]_i_6_n_20
    SLICE_X71Y59         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.137 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/rh1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.163    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/rh1_reg[15]_i_2_n_20
    SLICE_X71Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.279 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/rh1_reg[23]_i_2/O[5]
                         net (fo=1, routed)           0.425     2.704    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/add_ln321_fu_1023_p2[21]
    SLICE_X75Y67         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.854 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_14s_15ns_29_1_1_U98/rh1[21]_i_1/O
                         net (fo=1, routed)           0.051     2.905    bd_0_i/hls_inst/inst/grp_encode_fu_333_n_530
    SLICE_X75Y67         FDRE                                         r  bd_0_i/hls_inst/inst/rh1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y67         FDRE                                         r  bd_0_i/hls_inst/inst/rh1_reg[21]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.902ns  (logic 2.383ns (82.116%)  route 0.519ns (17.884%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     2.876 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.902    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_53
    SLICE_X61Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[39]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.902ns  (logic 2.358ns (81.254%)  route 0.544ns (18.746%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.775 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.801    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1_n_20
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.877 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.025     2.902    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_66
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[41]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.901ns  (logic 2.383ns (82.144%)  route 0.518ns (17.856%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.876 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.901    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_55
    SLICE_X61Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[37]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 2.349ns (81.168%)  route 0.545ns (18.832%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.775 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.801    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1_n_20
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.868 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.026     2.894    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_65
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[42]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.889ns  (logic 2.370ns (82.035%)  route 0.519ns (17.965%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X8Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X8Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/PCIN[47]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.402     2.406    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/tmp_product__1[19]
    SLICE_X61Y57         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.505 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14/O
                         net (fo=1, routed)           0.025     2.530    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208[16]_i_14_n_20
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.693 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.719    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[16]_i_1_n_20
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.734 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.760    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[24]_i_1_n_20
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.863 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93/xb_1_fu_208_reg[32]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.889    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_15s_32s_47_1_1_U93_n_54
    SLICE_X61Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X61Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_208_reg[38]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data_q0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[14] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[14]
    SLICE_X57Y52         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y52         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[14]/C

Slack:                    inf
  Source:                 in_data_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[20] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[20]
    SLICE_X58Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[20]/C

Slack:                    inf
  Source:                 in_data_q0[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[22] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[22]
    SLICE_X58Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[22]/C

Slack:                    inf
  Source:                 in_data_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[5] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[5]
    SLICE_X57Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[5]/C

Slack:                    inf
  Source:                 in_data_q1[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[11] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[11]
    SLICE_X57Y55         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y55         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[11]/C

Slack:                    inf
  Source:                 in_data_q1[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[17] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[17]
    SLICE_X58Y50         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y50         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[17]/C

Slack:                    inf
  Source:                 in_data_q1[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[18] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[18]
    SLICE_X58Y54         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y54         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[18]/C

Slack:                    inf
  Source:                 in_data_q1[21]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[21] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[21]
    SLICE_X58Y54         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y54         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[21]/C

Slack:                    inf
  Source:                 in_data_q1[30]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[30] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[30]
    SLICE_X58Y53         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[30]/C

Slack:                    inf
  Source:                 in_data_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[13] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/in_data_q0[13]
    SLICE_X57Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y51         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[13]/C





