\hypertarget{data__memory_8vhd}{\section{documenten/\-Codes/\-M\-I\-P\-S\-\_\-processor/data\-\_\-memory.vhd File Reference}
\label{data__memory_8vhd}\index{documenten/\-Codes/\-M\-I\-P\-S\-\_\-processor/data\-\_\-memory.\-vhd@{documenten/\-Codes/\-M\-I\-P\-S\-\_\-processor/data\-\_\-memory.\-vhd}}
}


Data Memory implementation for a M\-I\-P\-S processor.  


\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classdata__memory}{data\-\_\-memory} entity
\begin{DoxyCompactList}\small\item\em Data memory implementation for a M\-I\-P\-S processor. Allows storage for 64 words currently. \end{DoxyCompactList}\item 
\hyperlink{classdata__memory_1_1behavioral}{behavioral} architecture
\begin{DoxyCompactList}\small\item\em The architecture of the data memory is based on an array of 64 32-\/bit words  Mem\-Write and Mem\-Read are mutually exclusive, only one can be 1 at a time. This is a problem that needs to be adressed. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Data Memory implementation for a M\-I\-P\-S processor. 