<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › hardware › iop3xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>iop3xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/include/asm/hardware/iop3xx.h</span>
<span class="cm"> *</span>
<span class="cm"> * Intel IOP32X and IOP33X register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Rory Bolt &lt;rorybolt@pacbell.net&gt;</span>
<span class="cm"> * Copyright (C) 2002 Rory Bolt</span>
<span class="cm"> * Copyright (C) 2004 Intel Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __IOP3XX_H</span>
<span class="cp">#define __IOP3XX_H</span>

<span class="cm">/*</span>
<span class="cm"> * IOP3XX GPIO handling</span>
<span class="cm"> */</span>
<span class="cp">#define GPIO_IN			0</span>
<span class="cp">#define GPIO_OUT		1</span>
<span class="cp">#define GPIO_LOW		0</span>
<span class="cp">#define GPIO_HIGH		1</span>
<span class="cp">#define IOP3XX_GPIO_LINE(x)	(x)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">gpio_line_config</span><span class="p">(</span><span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">direction</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">gpio_line_get</span><span class="p">(</span><span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">gpio_line_set</span><span class="p">(</span><span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">init_atu</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">iop3xx_get_init_atu</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * IOP3XX processor registers</span>
<span class="cm"> */</span>
<span class="cp">#define IOP3XX_PERIPHERAL_PHYS_BASE	0xffffe000</span>
<span class="cp">#define IOP3XX_PERIPHERAL_VIRT_BASE	0xfeffe000</span>
<span class="cp">#define IOP3XX_PERIPHERAL_SIZE		0x00002000</span>
<span class="cp">#define IOP3XX_PERIPHERAL_UPPER_PA (IOP3XX_PERIPHERAL_PHYS_BASE +\</span>
<span class="cp">					IOP3XX_PERIPHERAL_SIZE - 1)</span>
<span class="cp">#define IOP3XX_PERIPHERAL_UPPER_VA (IOP3XX_PERIPHERAL_VIRT_BASE +\</span>
<span class="cp">					IOP3XX_PERIPHERAL_SIZE - 1)</span>
<span class="cp">#define IOP3XX_PMMR_PHYS_TO_VIRT(addr) (u32) ((u32) (addr) -\</span>
<span class="cp">					(IOP3XX_PERIPHERAL_PHYS_BASE\</span>
<span class="cp">					- IOP3XX_PERIPHERAL_VIRT_BASE))</span>
<span class="cp">#define IOP3XX_REG_ADDR(reg)		(IOP3XX_PERIPHERAL_VIRT_BASE + (reg))</span>

<span class="cm">/* Address Translation Unit  */</span>
<span class="cp">#define IOP3XX_ATUVID		(volatile u16 *)IOP3XX_REG_ADDR(0x0100)</span>
<span class="cp">#define IOP3XX_ATUDID		(volatile u16 *)IOP3XX_REG_ADDR(0x0102)</span>
<span class="cp">#define IOP3XX_ATUCMD		(volatile u16 *)IOP3XX_REG_ADDR(0x0104)</span>
<span class="cp">#define IOP3XX_ATUSR		(volatile u16 *)IOP3XX_REG_ADDR(0x0106)</span>
<span class="cp">#define IOP3XX_ATURID		(volatile u8  *)IOP3XX_REG_ADDR(0x0108)</span>
<span class="cp">#define IOP3XX_ATUCCR		(volatile u32 *)IOP3XX_REG_ADDR(0x0109)</span>
<span class="cp">#define IOP3XX_ATUCLSR		(volatile u8  *)IOP3XX_REG_ADDR(0x010c)</span>
<span class="cp">#define IOP3XX_ATULT		(volatile u8  *)IOP3XX_REG_ADDR(0x010d)</span>
<span class="cp">#define IOP3XX_ATUHTR		(volatile u8  *)IOP3XX_REG_ADDR(0x010e)</span>
<span class="cp">#define IOP3XX_ATUBIST		(volatile u8  *)IOP3XX_REG_ADDR(0x010f)</span>
<span class="cp">#define IOP3XX_IABAR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0110)</span>
<span class="cp">#define IOP3XX_IAUBAR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0114)</span>
<span class="cp">#define IOP3XX_IABAR1		(volatile u32 *)IOP3XX_REG_ADDR(0x0118)</span>
<span class="cp">#define IOP3XX_IAUBAR1		(volatile u32 *)IOP3XX_REG_ADDR(0x011c)</span>
<span class="cp">#define IOP3XX_IABAR2		(volatile u32 *)IOP3XX_REG_ADDR(0x0120)</span>
<span class="cp">#define IOP3XX_IAUBAR2		(volatile u32 *)IOP3XX_REG_ADDR(0x0124)</span>
<span class="cp">#define IOP3XX_ASVIR		(volatile u16 *)IOP3XX_REG_ADDR(0x012c)</span>
<span class="cp">#define IOP3XX_ASIR		(volatile u16 *)IOP3XX_REG_ADDR(0x012e)</span>
<span class="cp">#define IOP3XX_ERBAR		(volatile u32 *)IOP3XX_REG_ADDR(0x0130)</span>
<span class="cp">#define IOP3XX_ATUILR		(volatile u8  *)IOP3XX_REG_ADDR(0x013c)</span>
<span class="cp">#define IOP3XX_ATUIPR		(volatile u8  *)IOP3XX_REG_ADDR(0x013d)</span>
<span class="cp">#define IOP3XX_ATUMGNT		(volatile u8  *)IOP3XX_REG_ADDR(0x013e)</span>
<span class="cp">#define IOP3XX_ATUMLAT		(volatile u8  *)IOP3XX_REG_ADDR(0x013f)</span>
<span class="cp">#define IOP3XX_IALR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0140)</span>
<span class="cp">#define IOP3XX_IATVR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0144)</span>
<span class="cp">#define IOP3XX_ERLR		(volatile u32 *)IOP3XX_REG_ADDR(0x0148)</span>
<span class="cp">#define IOP3XX_ERTVR		(volatile u32 *)IOP3XX_REG_ADDR(0x014c)</span>
<span class="cp">#define IOP3XX_IALR1		(volatile u32 *)IOP3XX_REG_ADDR(0x0150)</span>
<span class="cp">#define IOP3XX_IALR2		(volatile u32 *)IOP3XX_REG_ADDR(0x0154)</span>
<span class="cp">#define IOP3XX_IATVR2		(volatile u32 *)IOP3XX_REG_ADDR(0x0158)</span>
<span class="cp">#define IOP3XX_OIOWTVR		(volatile u32 *)IOP3XX_REG_ADDR(0x015c)</span>
<span class="cp">#define IOP3XX_OMWTVR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0160)</span>
<span class="cp">#define IOP3XX_OUMWTVR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0164)</span>
<span class="cp">#define IOP3XX_OMWTVR1		(volatile u32 *)IOP3XX_REG_ADDR(0x0168)</span>
<span class="cp">#define IOP3XX_OUMWTVR1		(volatile u32 *)IOP3XX_REG_ADDR(0x016c)</span>
<span class="cp">#define IOP3XX_OUDWTVR		(volatile u32 *)IOP3XX_REG_ADDR(0x0178)</span>
<span class="cp">#define IOP3XX_ATUCR		(volatile u32 *)IOP3XX_REG_ADDR(0x0180)</span>
<span class="cp">#define IOP3XX_PCSR		(volatile u32 *)IOP3XX_REG_ADDR(0x0184)</span>
<span class="cp">#define IOP3XX_ATUISR		(volatile u32 *)IOP3XX_REG_ADDR(0x0188)</span>
<span class="cp">#define IOP3XX_ATUIMR		(volatile u32 *)IOP3XX_REG_ADDR(0x018c)</span>
<span class="cp">#define IOP3XX_IABAR3		(volatile u32 *)IOP3XX_REG_ADDR(0x0190)</span>
<span class="cp">#define IOP3XX_IAUBAR3		(volatile u32 *)IOP3XX_REG_ADDR(0x0194)</span>
<span class="cp">#define IOP3XX_IALR3		(volatile u32 *)IOP3XX_REG_ADDR(0x0198)</span>
<span class="cp">#define IOP3XX_IATVR3		(volatile u32 *)IOP3XX_REG_ADDR(0x019c)</span>
<span class="cp">#define IOP3XX_OCCAR		(volatile u32 *)IOP3XX_REG_ADDR(0x01a4)</span>
<span class="cp">#define IOP3XX_OCCDR		(volatile u32 *)IOP3XX_REG_ADDR(0x01ac)</span>
<span class="cp">#define IOP3XX_PDSCR		(volatile u32 *)IOP3XX_REG_ADDR(0x01bc)</span>
<span class="cp">#define IOP3XX_PMCAPID		(volatile u8  *)IOP3XX_REG_ADDR(0x01c0)</span>
<span class="cp">#define IOP3XX_PMNEXT		(volatile u8  *)IOP3XX_REG_ADDR(0x01c1)</span>
<span class="cp">#define IOP3XX_APMCR		(volatile u16 *)IOP3XX_REG_ADDR(0x01c2)</span>
<span class="cp">#define IOP3XX_APMCSR		(volatile u16 *)IOP3XX_REG_ADDR(0x01c4)</span>
<span class="cp">#define IOP3XX_PCIXCAPID	(volatile u8  *)IOP3XX_REG_ADDR(0x01e0)</span>
<span class="cp">#define IOP3XX_PCIXNEXT		(volatile u8  *)IOP3XX_REG_ADDR(0x01e1)</span>
<span class="cp">#define IOP3XX_PCIXCMD		(volatile u16 *)IOP3XX_REG_ADDR(0x01e2)</span>
<span class="cp">#define IOP3XX_PCIXSR		(volatile u32 *)IOP3XX_REG_ADDR(0x01e4)</span>
<span class="cp">#define IOP3XX_PCIIRSR		(volatile u32 *)IOP3XX_REG_ADDR(0x01ec)</span>
<span class="cp">#define IOP3XX_PCSR_OUT_Q_BUSY (1 &lt;&lt; 15)</span>
<span class="cp">#define IOP3XX_PCSR_IN_Q_BUSY	(1 &lt;&lt; 14)</span>
<span class="cp">#define IOP3XX_ATUCR_OUT_EN	(1 &lt;&lt; 1)</span>

<span class="cp">#define IOP3XX_INIT_ATU_DEFAULT 0</span>
<span class="cp">#define IOP3XX_INIT_ATU_DISABLE -1</span>
<span class="cp">#define IOP3XX_INIT_ATU_ENABLE	 1</span>

<span class="cm">/* Messaging Unit  */</span>
<span class="cp">#define IOP3XX_IMR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0310)</span>
<span class="cp">#define IOP3XX_IMR1		(volatile u32 *)IOP3XX_REG_ADDR(0x0314)</span>
<span class="cp">#define IOP3XX_OMR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0318)</span>
<span class="cp">#define IOP3XX_OMR1		(volatile u32 *)IOP3XX_REG_ADDR(0x031c)</span>
<span class="cp">#define IOP3XX_IDR		(volatile u32 *)IOP3XX_REG_ADDR(0x0320)</span>
<span class="cp">#define IOP3XX_IISR		(volatile u32 *)IOP3XX_REG_ADDR(0x0324)</span>
<span class="cp">#define IOP3XX_IIMR		(volatile u32 *)IOP3XX_REG_ADDR(0x0328)</span>
<span class="cp">#define IOP3XX_ODR		(volatile u32 *)IOP3XX_REG_ADDR(0x032c)</span>
<span class="cp">#define IOP3XX_OISR		(volatile u32 *)IOP3XX_REG_ADDR(0x0330)</span>
<span class="cp">#define IOP3XX_OIMR		(volatile u32 *)IOP3XX_REG_ADDR(0x0334)</span>
<span class="cp">#define IOP3XX_MUCR		(volatile u32 *)IOP3XX_REG_ADDR(0x0350)</span>
<span class="cp">#define IOP3XX_QBAR		(volatile u32 *)IOP3XX_REG_ADDR(0x0354)</span>
<span class="cp">#define IOP3XX_IFHPR		(volatile u32 *)IOP3XX_REG_ADDR(0x0360)</span>
<span class="cp">#define IOP3XX_IFTPR		(volatile u32 *)IOP3XX_REG_ADDR(0x0364)</span>
<span class="cp">#define IOP3XX_IPHPR		(volatile u32 *)IOP3XX_REG_ADDR(0x0368)</span>
<span class="cp">#define IOP3XX_IPTPR		(volatile u32 *)IOP3XX_REG_ADDR(0x036c)</span>
<span class="cp">#define IOP3XX_OFHPR		(volatile u32 *)IOP3XX_REG_ADDR(0x0370)</span>
<span class="cp">#define IOP3XX_OFTPR		(volatile u32 *)IOP3XX_REG_ADDR(0x0374)</span>
<span class="cp">#define IOP3XX_OPHPR		(volatile u32 *)IOP3XX_REG_ADDR(0x0378)</span>
<span class="cp">#define IOP3XX_OPTPR		(volatile u32 *)IOP3XX_REG_ADDR(0x037c)</span>
<span class="cp">#define IOP3XX_IAR		(volatile u32 *)IOP3XX_REG_ADDR(0x0380)</span>

<span class="cm">/* DMA Controller  */</span>
<span class="cp">#define IOP3XX_DMA_PHYS_BASE(chan) (IOP3XX_PERIPHERAL_PHYS_BASE + \</span>
<span class="cp">					(0x400 + (chan &lt;&lt; 6)))</span>
<span class="cp">#define IOP3XX_DMA_UPPER_PA(chan)  (IOP3XX_DMA_PHYS_BASE(chan) + 0x27)</span>

<span class="cm">/* Peripheral bus interface  */</span>
<span class="cp">#define IOP3XX_PBCR		(volatile u32 *)IOP3XX_REG_ADDR(0x0680)</span>
<span class="cp">#define IOP3XX_PBISR		(volatile u32 *)IOP3XX_REG_ADDR(0x0684)</span>
<span class="cp">#define IOP3XX_PBBAR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0688)</span>
<span class="cp">#define IOP3XX_PBLR0		(volatile u32 *)IOP3XX_REG_ADDR(0x068c)</span>
<span class="cp">#define IOP3XX_PBBAR1		(volatile u32 *)IOP3XX_REG_ADDR(0x0690)</span>
<span class="cp">#define IOP3XX_PBLR1		(volatile u32 *)IOP3XX_REG_ADDR(0x0694)</span>
<span class="cp">#define IOP3XX_PBBAR2		(volatile u32 *)IOP3XX_REG_ADDR(0x0698)</span>
<span class="cp">#define IOP3XX_PBLR2		(volatile u32 *)IOP3XX_REG_ADDR(0x069c)</span>
<span class="cp">#define IOP3XX_PBBAR3		(volatile u32 *)IOP3XX_REG_ADDR(0x06a0)</span>
<span class="cp">#define IOP3XX_PBLR3		(volatile u32 *)IOP3XX_REG_ADDR(0x06a4)</span>
<span class="cp">#define IOP3XX_PBBAR4		(volatile u32 *)IOP3XX_REG_ADDR(0x06a8)</span>
<span class="cp">#define IOP3XX_PBLR4		(volatile u32 *)IOP3XX_REG_ADDR(0x06ac)</span>
<span class="cp">#define IOP3XX_PBBAR5		(volatile u32 *)IOP3XX_REG_ADDR(0x06b0)</span>
<span class="cp">#define IOP3XX_PBLR5		(volatile u32 *)IOP3XX_REG_ADDR(0x06b4)</span>
<span class="cp">#define IOP3XX_PMBR0		(volatile u32 *)IOP3XX_REG_ADDR(0x06c0)</span>
<span class="cp">#define IOP3XX_PMBR1		(volatile u32 *)IOP3XX_REG_ADDR(0x06e0)</span>
<span class="cp">#define IOP3XX_PMBR2		(volatile u32 *)IOP3XX_REG_ADDR(0x06e4)</span>

<span class="cm">/* Peripheral performance monitoring unit  */</span>
<span class="cp">#define IOP3XX_GTMR		(volatile u32 *)IOP3XX_REG_ADDR(0x0700)</span>
<span class="cp">#define IOP3XX_ESR		(volatile u32 *)IOP3XX_REG_ADDR(0x0704)</span>
<span class="cp">#define IOP3XX_EMISR		(volatile u32 *)IOP3XX_REG_ADDR(0x0708)</span>
<span class="cp">#define IOP3XX_GTSR		(volatile u32 *)IOP3XX_REG_ADDR(0x0710)</span>
<span class="cm">/* PERCR0 DOESN&#39;T EXIST - index from 1! */</span>
<span class="cp">#define IOP3XX_PERCR0		(volatile u32 *)IOP3XX_REG_ADDR(0x0710)</span>

<span class="cm">/* General Purpose I/O  */</span>
<span class="cp">#define IOP3XX_GPOE		(volatile u32 *)IOP3XX_GPIO_REG(0x0000)</span>
<span class="cp">#define IOP3XX_GPID		(volatile u32 *)IOP3XX_GPIO_REG(0x0004)</span>
<span class="cp">#define IOP3XX_GPOD		(volatile u32 *)IOP3XX_GPIO_REG(0x0008)</span>

<span class="cm">/* Timers  */</span>
<span class="cp">#define IOP3XX_TU_TMR0		(volatile u32 *)IOP3XX_TIMER_REG(0x0000)</span>
<span class="cp">#define IOP3XX_TU_TMR1		(volatile u32 *)IOP3XX_TIMER_REG(0x0004)</span>
<span class="cp">#define IOP3XX_TU_TCR0		(volatile u32 *)IOP3XX_TIMER_REG(0x0008)</span>
<span class="cp">#define IOP3XX_TU_TCR1		(volatile u32 *)IOP3XX_TIMER_REG(0x000c)</span>
<span class="cp">#define IOP3XX_TU_TRR0		(volatile u32 *)IOP3XX_TIMER_REG(0x0010)</span>
<span class="cp">#define IOP3XX_TU_TRR1		(volatile u32 *)IOP3XX_TIMER_REG(0x0014)</span>
<span class="cp">#define IOP3XX_TU_TISR		(volatile u32 *)IOP3XX_TIMER_REG(0x0018)</span>
<span class="cp">#define IOP3XX_TU_WDTCR		(volatile u32 *)IOP3XX_TIMER_REG(0x001c)</span>
<span class="cp">#define IOP_TMR_EN	    0x02</span>
<span class="cp">#define IOP_TMR_RELOAD	    0x04</span>
<span class="cp">#define IOP_TMR_PRIVILEGED 0x08</span>
<span class="cp">#define IOP_TMR_RATIO_1_1  0x00</span>

<span class="cm">/* Watchdog timer definitions */</span>
<span class="cp">#define IOP_WDTCR_EN_ARM        0x1e1e1e1e</span>
<span class="cp">#define IOP_WDTCR_EN            0xe1e1e1e1</span>
<span class="cm">/* iop3xx does not support stopping the watchdog, so we just re-arm */</span>
<span class="cp">#define IOP_WDTCR_DIS_ARM	(IOP_WDTCR_EN_ARM)</span>
<span class="cp">#define IOP_WDTCR_DIS		(IOP_WDTCR_EN)</span>

<span class="cm">/* Application accelerator unit  */</span>
<span class="cp">#define IOP3XX_AAU_PHYS_BASE (IOP3XX_PERIPHERAL_PHYS_BASE + 0x800)</span>
<span class="cp">#define IOP3XX_AAU_UPPER_PA (IOP3XX_AAU_PHYS_BASE + 0xa7)</span>

<span class="cm">/* I2C bus interface unit  */</span>
<span class="cp">#define IOP3XX_ICR0		(volatile u32 *)IOP3XX_REG_ADDR(0x1680)</span>
<span class="cp">#define IOP3XX_ISR0		(volatile u32 *)IOP3XX_REG_ADDR(0x1684)</span>
<span class="cp">#define IOP3XX_ISAR0		(volatile u32 *)IOP3XX_REG_ADDR(0x1688)</span>
<span class="cp">#define IOP3XX_IDBR0		(volatile u32 *)IOP3XX_REG_ADDR(0x168c)</span>
<span class="cp">#define IOP3XX_IBMR0		(volatile u32 *)IOP3XX_REG_ADDR(0x1694)</span>
<span class="cp">#define IOP3XX_ICR1		(volatile u32 *)IOP3XX_REG_ADDR(0x16a0)</span>
<span class="cp">#define IOP3XX_ISR1		(volatile u32 *)IOP3XX_REG_ADDR(0x16a4)</span>
<span class="cp">#define IOP3XX_ISAR1		(volatile u32 *)IOP3XX_REG_ADDR(0x16a8)</span>
<span class="cp">#define IOP3XX_IDBR1		(volatile u32 *)IOP3XX_REG_ADDR(0x16ac)</span>
<span class="cp">#define IOP3XX_IBMR1		(volatile u32 *)IOP3XX_REG_ADDR(0x16b4)</span>


<span class="cm">/*</span>
<span class="cm"> * IOP3XX I/O and Mem space regions for PCI autoconfiguration</span>
<span class="cm"> */</span>
<span class="cp">#define IOP3XX_PCI_LOWER_MEM_PA	0x80000000</span>
<span class="cp">#define IOP3XX_PCI_MEM_WINDOW_SIZE	0x08000000</span>

<span class="cp">#define IOP3XX_PCI_IO_WINDOW_SIZE	0x00010000</span>
<span class="cp">#define IOP3XX_PCI_LOWER_IO_PA		0x90000000</span>
<span class="cp">#define IOP3XX_PCI_LOWER_IO_VA		0xfe000000</span>
<span class="cp">#define IOP3XX_PCI_LOWER_IO_BA		0x90000000</span>
<span class="cp">#define IOP3XX_PCI_UPPER_IO_PA		(IOP3XX_PCI_LOWER_IO_PA +\</span>
<span class="cp">					IOP3XX_PCI_IO_WINDOW_SIZE - 1)</span>
<span class="cp">#define IOP3XX_PCI_UPPER_IO_VA		(IOP3XX_PCI_LOWER_IO_VA +\</span>
<span class="cp">					IOP3XX_PCI_IO_WINDOW_SIZE - 1)</span>
<span class="cp">#define IOP3XX_PCI_IO_PHYS_TO_VIRT(addr) (((u32) (addr) -\</span>
<span class="cp">					IOP3XX_PCI_LOWER_IO_PA) +\</span>
<span class="cp">					IOP3XX_PCI_LOWER_IO_VA)</span>


<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="kt">void</span> <span class="n">iop3xx_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">iop_init_cp6_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">iop_init_time</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tickrate</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">iop3xx_restart</span><span class="p">(</span><span class="kt">char</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_tmr0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c0, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_tmr0</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c0, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_tmr1</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c1, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_tcr0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c2, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_tcr0</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c2, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_tcr1</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c3, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_tcr1</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c3, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_trr0</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c4, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_trr1</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c5, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_tisr</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c6, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_wdtcr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c7, c1, 0&quot;</span><span class="o">:</span><span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_wdtcr</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p6, 0, %0, c7, c1, 0&quot;</span><span class="o">::</span><span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">get_iop_tick_rate</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* only iop13xx has these registers, we define these to present a</span>
<span class="cm"> * common register interface for the iop_wdt driver.</span>
<span class="cm"> */</span>
<span class="cp">#define IOP_RCSR_WDT	(0)</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_rcsr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_wdtsr</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">do</span> <span class="p">{</span> <span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iop3xx_dma_0_channel</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iop3xx_dma_1_channel</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iop3xx_aau_channel</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iop3xx_i2c0_device</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iop3xx_i2c1_device</span><span class="p">;</span>

<span class="cp">#endif</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
