TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:32::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-01-02.18:10:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-01-02.18:10:32::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp"
		}]
}
TRACE::2023-01-02.18:10:32::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-01-02.18:10:32::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-01-02.18:10:32::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp"
		}]
}
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:32::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:32::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:32::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:32::SCWDomain::checking for install qemu data   : 
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:32::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:32::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:32::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:32::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-01-02.18:10:32::SCWMssOS::No sw design opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:32::SCWMssOS::mss does not exists at C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:32::SCWMssOS::Creating sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:32::SCWMssOS::Adding the swdes entry, created swdb C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:32::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:32::SCWMssOS::Writing mss at C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:32::SCWMssOS::Completed writing the mss file at C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp
TRACE::2023-01-02.18:10:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-01-02.18:10:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-01-02.18:10:32::SCWMssOS::Completed writing the mss file at C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp
TRACE::2023-01-02.18:10:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-01-02.18:10:34::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-01-02.18:10:34::SCWMssOS::Writing the mss file completed C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:34::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:34::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:34::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:34::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:34::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:34::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:34::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:34::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:34::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"bab3d5f2bbe7c4c44511e867bc10dbef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-01-02.18:10:34::SCWPlatform::Started generating the artifacts platform uart_temp_esp_tcp
TRACE::2023-01-02.18:10:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-01-02.18:10:34::SCWPlatform::Started generating the artifacts for system configuration uart_temp_esp_tcp
LOG::2023-01-02.18:10:34::SCWSystem::Checking the domain standalone_domain
LOG::2023-01-02.18:10:34::SCWSystem::Not a boot domain 
LOG::2023-01-02.18:10:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-01-02.18:10:34::SCWDomain::Generating domain artifcats
TRACE::2023-01-02.18:10:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-01-02.18:10:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:34::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:34::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:34::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::Completed writing the mss file at C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp
TRACE::2023-01-02.18:10:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-01-02.18:10:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-01-02.18:10:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-01-02.18:10:34::SCWMssOS::skipping the bsp build ... 
TRACE::2023-01-02.18:10:34::SCWMssOS::Copying to export directory.
TRACE::2023-01-02.18:10:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-01-02.18:10:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-01-02.18:10:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-01-02.18:10:34::SCWSystem::Completed Processing the sysconfig uart_temp_esp_tcp
LOG::2023-01-02.18:10:34::SCWPlatform::Completed generating the artifacts for system configuration uart_temp_esp_tcp
TRACE::2023-01-02.18:10:34::SCWPlatform::Started preparing the platform 
TRACE::2023-01-02.18:10:34::SCWSystem::Writing the bif file for system config uart_temp_esp_tcp
TRACE::2023-01-02.18:10:34::SCWSystem::dir created 
TRACE::2023-01-02.18:10:34::SCWSystem::Writing the bif 
TRACE::2023-01-02.18:10:34::SCWPlatform::Started writing the spfm file 
TRACE::2023-01-02.18:10:34::SCWPlatform::Started writing the xpfm file 
TRACE::2023-01-02.18:10:34::SCWPlatform::Completed generating the platform
TRACE::2023-01-02.18:10:34::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-01-02.18:10:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-01-02.18:10:34::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:34::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:34::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:34::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:34::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:34::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:34::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:34::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:34::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:34::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:34::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"bab3d5f2bbe7c4c44511e867bc10dbef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-01-02.18:10:34::SCWPlatform::updated the xpfm file.
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-01-02.18:10:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-01-02.18:10:35::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"bab3d5f2bbe7c4c44511e867bc10dbef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-01-02.18:10:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-01-02.18:10:35::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"bab3d5f2bbe7c4c44511e867bc10dbef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-01-02.18:10:35::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-01-02.18:10:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-01-02.18:10:35::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"bab3d5f2bbe7c4c44511e867bc10dbef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-01-02.18:10:35::SCWPlatform::Clearing the existing platform
TRACE::2023-01-02.18:10:35::SCWSystem::Clearing the existing sysconfig
TRACE::2023-01-02.18:10:35::SCWMssOS::Removing the swdes entry for  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWSystem::Clearing the domains completed.
TRACE::2023-01-02.18:10:35::SCWPlatform::Clearing the opened hw db.
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform location is C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Removing the HwDB with name C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWReader::Active system found as  uart_temp_esp_tcp
TRACE::2023-01-02.18:10:35::SCWReader::Handling sysconfig uart_temp_esp_tcp
TRACE::2023-01-02.18:10:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-01-02.18:10:35::SCWMssOS::No sw design opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::mss exists loading the mss file  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Opened the sw design from mss  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Adding the swdes entry C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-01-02.18:10:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-01-02.18:10:35::SCWMssOS::Opened the sw design.  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-01-02.18:10:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-01-02.18:10:35::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.18:10:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-01-02.18:10:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:35::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:35::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:35::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:35::SCWReader::No isolation master present  
LOG::2023-01-02.18:10:42::SCWPlatform::Started generating the artifacts platform uart_temp_esp_tcp
TRACE::2023-01-02.18:10:42::SCWPlatform::Sanity checking of platform is completed
LOG::2023-01-02.18:10:42::SCWPlatform::Started generating the artifacts for system configuration uart_temp_esp_tcp
LOG::2023-01-02.18:10:42::SCWSystem::Checking the domain standalone_domain
LOG::2023-01-02.18:10:42::SCWSystem::Not a boot domain 
LOG::2023-01-02.18:10:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-01-02.18:10:42::SCWDomain::Generating domain artifcats
TRACE::2023-01-02.18:10:42::SCWMssOS::Generating standalone artifcats
TRACE::2023-01-02.18:10:42::SCWMssOS:: Copying the user libraries. 
TRACE::2023-01-02.18:10:42::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:42::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:42::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:42::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:42::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:42::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:42::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:42::SCWMssOS::Completed writing the mss file at C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp
TRACE::2023-01-02.18:10:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-01-02.18:10:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-01-02.18:10:42::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-01-02.18:10:42::SCWMssOS::doing bsp build ... 
TRACE::2023-01-02.18:10:42::SCWMssOS::System Command Ran  C: & cd  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-01-02.18:10:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-01-02.18:10:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-01-02.18:10:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.18:10:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.18:10:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-01-02.18:10:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.18:10:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.18:10:43::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2023-01-02.18:10:43::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.18:10:43::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.18:10:43::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-01-02.18:10:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-01-02.18:10:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-01-02.18:10:43::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodESP32_v1_0/src"

TRACE::2023-01-02.18:10:43::SCWMssOS::make -C microblaze_0/libsrc/PmodESP32_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-01-02.18:10:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-01-02.18:10:43::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2023-01-02.18:10:43::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2023-01-02.18:10:43::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2023-01-02.18:10:43::SCWMssOS:: -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-01-02.18:10:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.18:10:43::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.18:10:43::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-01-02.18:10:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-01-02.18:10:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-01-02.18:10:43::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-01-02.18:10:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-01-02.18:10:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-01-02.18:10:46::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodESP32_v1_0/src"

TRACE::2023-01-02.18:10:46::SCWMssOS::make -C microblaze_0/libsrc/PmodESP32_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-01-02.18:10:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-01-02.18:10:46::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:46::SCWMssOS::"Compiling PmodESP32"

TRACE::2023-01-02.18:10:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2023-01-02.18:10:49::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-01-02.18:10:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-01-02.18:10:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:49::SCWMssOS::"Compiling pmodOLEDrgb"

TRACE::2023-01-02.18:10:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-01-02.18:10:52::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.18:10:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.18:10:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.18:10:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.18:10:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.18:10:52::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.18:10:52::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-01-02.18:10:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-01-02.18:10:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodESP32_v1_0/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/PmodESP32_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-01-02.18:10:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-01-02.18:10:52::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2023-01-02.18:10:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2023-01-02.18:10:52::SCWMssOS:: -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.18:10:52::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.18:10:52::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-01-02.18:10:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-01-02.18:10:52::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-01-02.18:10:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-01-02.18:10:52::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-01-02.18:10:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-01-02.18:10:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-01-02.18:10:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-01-02.18:10:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-01-02.18:10:52::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-01-02.18:10:52::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-01-02.18:10:52::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-01-02.18:10:52::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-01-02.18:10:52::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-01-02.18:10:52::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-01-02.18:10:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-01-02.18:10:52::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-01-02.18:10:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-01-02.18:10:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-01-02.18:10:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.18:10:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-01-02.18:10:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-01-02.18:10:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-01-02.18:10:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-01-02.18:10:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-01-02.18:10:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-01-02.18:10:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-01-02.18:10:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-01-02.18:10:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-01-02.18:10:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-01-02.18:10:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-01-02.18:10:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-01-02.18:10:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-01-02.18:10:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-01-02.18:10:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-01-02.18:10:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-01-02.18:10:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0
TRACE::2023-01-02.18:10:53::SCWMssOS::/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi
TRACE::2023-01-02.18:10:53::SCWMssOS::_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_
TRACE::2023-01-02.18:10:53::SCWMssOS::slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.
TRACE::2023-01-02.18:10:53::SCWMssOS::o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_prin
TRACE::2023-01-02.18:10:53::SCWMssOS::tf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_tes
TRACE::2023-01-02.18:10:53::SCWMssOS::tmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze
TRACE::2023-01-02.18:10:53::SCWMssOS::_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microbla
TRACE::2023-01-02.18:10:53::SCWMssOS::ze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_option
TRACE::2023-01-02.18:10:53::SCWMssOS::s.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o m
TRACE::2023-01-02.18:10:53::SCWMssOS::icroblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selft
TRACE::2023-01-02.18:10:53::SCWMssOS::est.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-01-02.18:10:53::SCWMssOS::'Finished building libraries'

TRACE::2023-01-02.18:10:54::SCWMssOS::Copying to export directory.
TRACE::2023-01-02.18:10:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-01-02.18:10:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-01-02.18:10:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-01-02.18:10:54::SCWSystem::Completed Processing the sysconfig uart_temp_esp_tcp
LOG::2023-01-02.18:10:54::SCWPlatform::Completed generating the artifacts for system configuration uart_temp_esp_tcp
TRACE::2023-01-02.18:10:54::SCWPlatform::Started preparing the platform 
TRACE::2023-01-02.18:10:54::SCWSystem::Writing the bif file for system config uart_temp_esp_tcp
TRACE::2023-01-02.18:10:54::SCWSystem::dir created 
TRACE::2023-01-02.18:10:54::SCWSystem::Writing the bif 
TRACE::2023-01-02.18:10:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-01-02.18:10:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-01-02.18:10:54::SCWPlatform::Completed generating the platform
TRACE::2023-01-02.18:10:54::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-01-02.18:10:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-01-02.18:10:54::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.18:10:54::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:54::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:54::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:54::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:54::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:54::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:54::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:54::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"bab3d5f2bbe7c4c44511e867bc10dbef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-01-02.18:10:54::SCWPlatform::updated the xpfm file.
TRACE::2023-01-02.18:10:55::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:55::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:55::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:55::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.18:10:55::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.18:10:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.18:10:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.18:10:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.18:10:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.18:10:55::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.18:10:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.18:10:55::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:22:55::SCWMssOS::cleaning the bsp 
TRACE::2023-01-02.19:22:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-01-02.19:22:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-01-02.19:22:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-01-02.19:22:55::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s clean 

TRACE::2023-01-02.19:22:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-01-02.19:22:55::SCWMssOS::make -C microblaze_0/libsrc/PmodESP32_v1_0/src -s clean 

TRACE::2023-01-02.19:22:55::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2023-01-02.19:22:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s clean 

TRACE::2023-01-02.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-01-02.19:22:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-01-02.19:22:56::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-01-02.19:22:59::SCWPlatform::Started generating the artifacts platform uart_temp_esp_tcp
TRACE::2023-01-02.19:22:59::SCWPlatform::Sanity checking of platform is completed
LOG::2023-01-02.19:22:59::SCWPlatform::Started generating the artifacts for system configuration uart_temp_esp_tcp
LOG::2023-01-02.19:22:59::SCWSystem::Checking the domain standalone_domain
LOG::2023-01-02.19:22:59::SCWSystem::Not a boot domain 
LOG::2023-01-02.19:22:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-01-02.19:22:59::SCWDomain::Generating domain artifcats
TRACE::2023-01-02.19:22:59::SCWMssOS::Generating standalone artifcats
TRACE::2023-01-02.19:22:59::SCWMssOS:: Copying the user libraries. 
TRACE::2023-01-02.19:22:59::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:22:59::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:22:59::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:22:59::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.19:22:59::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:22:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.19:22:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.19:22:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.19:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.19:22:59::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:22:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.19:22:59::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:22:59::SCWMssOS::Completed writing the mss file at C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp
TRACE::2023-01-02.19:22:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:22:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-01-02.19:22:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-01-02.19:22:59::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-01-02.19:22:59::SCWMssOS::doing bsp build ... 
TRACE::2023-01-02.19:22:59::SCWMssOS::System Command Ran  C: & cd  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-01-02.19:23:00::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.19:23:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.19:23:00::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.19:23:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.19:23:00::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.19:23:00::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.19:23:00::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-01-02.19:23:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-01-02.19:23:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodESP32_v1_0/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/PmodESP32_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-01-02.19:23:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-01-02.19:23:00::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2023-01-02.19:23:00::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2023-01-02.19:23:00::SCWMssOS:: -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.19:23:00::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.19:23:00::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-01-02.19:23:00::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-01-02.19:23:00::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-01-02.19:23:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-01-02.19:23:00::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodESP32_v1_0/src"

TRACE::2023-01-02.19:23:00::SCWMssOS::make -C microblaze_0/libsrc/PmodESP32_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-01-02.19:23:00::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-01-02.19:23:00::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:00::SCWMssOS::"Compiling PmodESP32"

TRACE::2023-01-02.19:23:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2023-01-02.19:23:02::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-01-02.19:23:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-01-02.19:23:02::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:02::SCWMssOS::"Compiling pmodOLEDrgb"

TRACE::2023-01-02.19:23:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-01-02.19:23:03::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2023-01-02.19:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-01-02.19:23:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.19:23:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.19:23:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-01-02.19:23:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-01-02.19:23:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-01-02.19:23:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2023-01-02.19:23:03::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.19:23:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.19:23:03::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-01-02.19:23:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-01-02.19:23:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-01-02.19:23:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodESP32_v1_0/src"

TRACE::2023-01-02.19:23:03::SCWMssOS::make -C microblaze_0/libsrc/PmodESP32_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-01-02.19:23:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-01-02.19:23:03::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2023-01-02.19:23:04::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2023-01-02.19:23:04::SCWMssOS:: -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-01-02.19:23:04::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-01-02.19:23:04::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-01-02.19:23:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-01-02.19:23:04::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-01-02.19:23:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-01-02.19:23:04::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-01-02.19:23:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-01-02.19:23:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-01-02.19:23:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-01-02.19:23:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-01-02.19:23:04::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-01-02.19:23:04::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-01-02.19:23:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-01-02.19:23:04::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_9/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-01-02.19:23:04::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2023-01-02.19:23:04::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-01-02.19:23:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-01-02.19:23:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-01-02.19:23:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-01-02.19:23:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-01-02.19:23:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-01-02.19:23:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-01-02.19:23:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-01-02.19:23:05::SCWMssOS::make --no-print-directory archive

TRACE::2023-01-02.19:23:05::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-01-02.19:23:05::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-01-02.19:23:05::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-01-02.19:23:05::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-01-02.19:23:05::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-01-02.19:23:05::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-01-02.19:23:05::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-01-02.19:23:05::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-01-02.19:23:05::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-01-02.19:23:05::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-01-02.19:23:05::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-01-02.19:23:05::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-01-02.19:23:05::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-01-02.19:23:05::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0
TRACE::2023-01-02.19:23:05::SCWMssOS::/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi
TRACE::2023-01-02.19:23:05::SCWMssOS::_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_
TRACE::2023-01-02.19:23:05::SCWMssOS::slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.
TRACE::2023-01-02.19:23:05::SCWMssOS::o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_prin
TRACE::2023-01-02.19:23:05::SCWMssOS::tf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_tes
TRACE::2023-01-02.19:23:05::SCWMssOS::tmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze
TRACE::2023-01-02.19:23:05::SCWMssOS::_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microbla
TRACE::2023-01-02.19:23:05::SCWMssOS::ze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_option
TRACE::2023-01-02.19:23:05::SCWMssOS::s.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o m
TRACE::2023-01-02.19:23:05::SCWMssOS::icroblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selft
TRACE::2023-01-02.19:23:05::SCWMssOS::est.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-01-02.19:23:05::SCWMssOS::'Finished building libraries'

TRACE::2023-01-02.19:23:05::SCWMssOS::Copying to export directory.
TRACE::2023-01-02.19:23:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-01-02.19:23:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-01-02.19:23:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-01-02.19:23:05::SCWSystem::Completed Processing the sysconfig uart_temp_esp_tcp
LOG::2023-01-02.19:23:05::SCWPlatform::Completed generating the artifacts for system configuration uart_temp_esp_tcp
TRACE::2023-01-02.19:23:05::SCWPlatform::Started preparing the platform 
TRACE::2023-01-02.19:23:05::SCWSystem::Writing the bif file for system config uart_temp_esp_tcp
TRACE::2023-01-02.19:23:05::SCWSystem::dir created 
TRACE::2023-01-02.19:23:05::SCWSystem::Writing the bif 
TRACE::2023-01-02.19:23:05::SCWPlatform::Started writing the spfm file 
TRACE::2023-01-02.19:23:05::SCWPlatform::Started writing the xpfm file 
TRACE::2023-01-02.19:23:05::SCWPlatform::Completed generating the platform
TRACE::2023-01-02.19:23:05::SCWMssOS::Saving the mss changes C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:23:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-01-02.19:23:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-01-02.19:23:05::SCWMssOS::Commit changes completed.
TRACE::2023-01-02.19:23:05::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:05::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:05::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:05::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.19:23:05::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.19:23:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.19:23:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.19:23:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.19:23:05::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:23:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.19:23:05::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:23:05::SCWWriter::formatted JSON is {
	"platformName":	"uart_temp_esp_tcp",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_temp_esp_tcp",
	"platHandOff":	"C:/Users/nniro/MSI Vivado/Vivado/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_temp_esp_tcp",
	"systems":	[{
			"systemName":	"uart_temp_esp_tcp",
			"systemDesc":	"uart_temp_esp_tcp",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_temp_esp_tcp",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"bab3d5f2bbe7c4c44511e867bc10dbef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-01-02.19:23:05::SCWPlatform::updated the xpfm file.
TRACE::2023-01-02.19:23:06::SCWPlatform::Trying to open the hw design at C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:06::SCWPlatform::DSA given C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:06::SCWPlatform::DSA absoulate path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:06::SCWPlatform::DSA directory C:/Users/nniro/uart_temp_esp_tcp/hw
TRACE::2023-01-02.19:23:06::SCWPlatform:: Platform Path C:/Users/nniro/uart_temp_esp_tcp/hw/design_1_wrapper.xsa
TRACE::2023-01-02.19:23:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2023-01-02.19:23:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-01-02.19:23:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-01-02.19:23:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-01-02.19:23:06::SCWMssOS::Checking the sw design at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-01-02.19:23:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-01-02.19:23:06::SCWMssOS::Sw design exists and opened at  C:/Users/nniro/uart_temp_esp_tcp/microblaze_0/standalone_domain/bsp/system.mss
