Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,29059
design__instance__area,392988
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.010703564621508121
power__switching__total,0.0018913008971139789
power__leakage__total,0.000007119865131244296
power__total,0.012601985596120358
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2896321320312785
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.29623612734658133
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11474427288660992
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.297272659347263
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114744
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,11.791636
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3021438462722984
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.30887435150483517
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6064973139818494
timing__setup__ws__corner:nom_slow_1p08V_125C,6.749109018241964
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.606497
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.749109
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28997574606711807
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3001205757749995
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29635095216615065
timing__setup__ws__corner:nom_typ_1p20V_25C,9.299336675030718
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.296351
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.991171
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2896321320312785
clock__skew__worst_setup,0.29623612734658133
timing__hold__ws,0.11474427288660992
timing__setup__ws,6.749109018241964
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114744
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.749109
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1289.28 313.74
design__core__bbox,2.88 3.78 1286.4 309.96
design__io,45
design__die__area,404499
design__core__area,392988
design__instance__count__stdcell,20355
design__instance__area__stdcell,353512
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.899549
design__instance__utilization__stdcell,0.899549
design__rows,81
design__rows:CoreSite,81
design__sites,216594
design__sites:CoreSite,216594
design__instance__count__class:buffer,10
design__instance__area__class:buffer,139.709
design__instance__count__class:inverter,653
design__instance__area__class:inverter,4167.68
design__instance__count__class:sequential_cell,2538
design__instance__area__class:sequential_cell,126206
design__instance__count__class:multi_input_combinational_cell,11101
design__instance__area__class:multi_input_combinational_cell,109619
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,5659
design__instance__area__class:timing_repair_buffer,104092
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,868312
design__violations,0
design__instance__count__class:clock_buffer,393
design__instance__area__class:clock_buffer,9269.77
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,18.144
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3344
global_route__vias,170923
global_route__wirelength,1358676
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,0
route__net,20371
route__net__special,2
route__drc_errors__iter:0,11052
route__wirelength__iter:0,999735
route__drc_errors__iter:1,5226
route__wirelength__iter:1,993692
route__drc_errors__iter:2,4822
route__wirelength__iter:2,992555
route__drc_errors__iter:3,488
route__wirelength__iter:3,991642
route__drc_errors__iter:4,4
route__wirelength__iter:4,991609
route__drc_errors__iter:5,0
route__wirelength__iter:5,991609
route__drc_errors,0
route__wirelength,991609
route__vias,157377
route__vias__singlecut,157377
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1177.74
design__instance__count__class:fill_cell,8704
design__instance__area__class:fill_cell,39475.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,7
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,7
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,7
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,7
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19971
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19986
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000288878
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000273812
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000134865
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000273812
design_powergrid__voltage__worst,0.000273812
design_powergrid__voltage__worst__net:VPWR,1.19971
design_powergrid__drop__worst,0.000288878
design_powergrid__drop__worst__net:VPWR,0.000288878
design_powergrid__voltage__worst__net:VGND,0.000273812
design_powergrid__drop__worst__net:VGND,0.000273812
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00013500000000000000172604985859692305893986485898494720458984375
ir__drop__worst,0.00028899999999999997739308366107024994562380015850067138671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
