{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 03:29:31 2020 " "Info: Processing started: Tue Jul 07 03:29:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M512_X4_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y9; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M512_X4_Y9 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y9; Fanout = 0; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.268 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.413 ns) 2.268 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M512_X4_Y9 0 " "Info: 3: + IC(0.658 ns) + CELL(0.413 ns) = 2.268 ns; Loc. = M512_X4_Y9; Fanout = 0; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.86 % ) " "Info: Total cell delay = 1.267 ns ( 55.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 44.14 % ) " "Info: Total interconnect delay = 1.001 ns ( 44.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.268 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.314 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.459 ns) 2.314 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X4_Y9 1 " "Info: 3: + IC(0.658 ns) + CELL(0.459 ns) = 2.314 ns; Loc. = M512_X4_Y9; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.74 % ) " "Info: Total cell delay = 1.313 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.268 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.268 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg4 data32\[28\] clock 5.247 ns memory " "Info: tsu for memory \"main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg4\" (data pin = \"data32\[28\]\", clock pin = \"clock\") is 5.247 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.545 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns data32\[28\] 1 PIN PIN_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 2; PIN Node = 'data32\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data32[28] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -80 -1128 -960 -64 "data32\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.562 ns) + CELL(0.346 ns) 5.762 ns mux21_8bit:inst41\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2 2 COMB LCCOMB_X3_Y8_N2 2 " "Info: 2: + IC(4.562 ns) + CELL(0.346 ns) = 5.762 ns; Loc. = LCCOMB_X3_Y8_N2; Fanout = 2; COMB Node = 'mux21_8bit:inst41\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { data32[28] mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_unc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.228 ns) 6.406 ns mux21_8bit:inst44\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~3 3 COMB LCCOMB_X3_Y8_N14 1 " "Info: 3: + IC(0.416 ns) + CELL(0.228 ns) = 6.406 ns; Loc. = LCCOMB_X3_Y8_N14; Fanout = 1; COMB Node = 'mux21_8bit:inst44\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~3 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_unc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.134 ns) 7.545 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg4 4 MEM M512_X4_Y11 1 " "Info: 4: + IC(1.005 ns) + CELL(0.134 ns) = 7.545 ns; Loc. = M512_X4_Y11; Fanout = 1; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~3 main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.562 ns ( 20.70 % ) " "Info: Total cell delay = 1.562 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.983 ns ( 79.30 % ) " "Info: Total interconnect delay = 5.983 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { data32[28] mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~3 main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { data32[28] {} data32[28]~combout {} mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 {} mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~3 {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 4.562ns 0.416ns 1.005ns } { 0.000ns 0.854ns 0.346ns 0.228ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.320 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.459 ns) 2.320 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M512_X4_Y11 1 " "Info: 3: + IC(0.664 ns) + CELL(0.459 ns) = 2.320 ns; Loc. = M512_X4_Y11; Fanout = 1; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.59 % ) " "Info: Total cell delay = 1.313 ns ( 56.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 43.41 % ) " "Info: Total interconnect delay = 1.007 ns ( 43.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { data32[28] mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~3 main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { data32[28] {} data32[28]~combout {} mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 {} mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~3 {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 4.562ns 0.416ns 1.005ns } { 0.000ns 0.854ns 0.346ns 0.228ns 0.134ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out32\[0\] main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 10.447 ns memory " "Info: tco from clock \"clock\" to destination pin \"out32\[0\]\" through memory \"main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0\" is 10.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.326 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.471 ns) 2.326 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X4_Y9 8 " "Info: 3: + IC(0.658 ns) + CELL(0.471 ns) = 2.326 ns; Loc. = M512_X4_Y9; Fanout = 8; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 56.96 % ) " "Info: Total cell delay = 1.325 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.981 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M512_X4_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y9; Fanout = 8; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|q_b\[0\] 2 MEM M512_X4_Y9 4 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X4_Y9; Fanout = 4; MEM Node = 'main_mem2_8bit:inst1\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.378 ns) 2.944 ns mux41_8bit:inst7\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w0_n0_mux_dataout~2 3 COMB LCCOMB_X7_Y8_N0 2 " "Info: 3: + IC(0.773 ns) + CELL(0.378 ns) = 2.944 ns; Loc. = LCCOMB_X7_Y8_N0; Fanout = 2; COMB Node = 'mux41_8bit:inst7\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[0] mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_1oc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_1oc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.913 ns) + CELL(2.124 ns) 7.981 ns out32\[0\] 4 PIN PIN_K6 0 " "Info: 4: + IC(2.913 ns) + CELL(2.124 ns) = 7.981 ns; Loc. = PIN_K6; Fanout = 0; PIN Node = 'out32\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 out32[0] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -272 904 920 -96 "out32\[31..0\]" "" } { -123 887 912 -56 "out32\[31..0\]" "" } { -56 798 816 40 "out32\[15..8\]" "" } { -56 1056 1072 40 "out32\[31..24\]" "" } { -56 927 944 40 "out32\[23..16\]" "" } { -56 671 688 40 "out32\[7..0\]" "" } { -72 640 708 -56 "out32\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.295 ns ( 53.82 % ) " "Info: Total cell delay = 4.295 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.686 ns ( 46.18 % ) " "Info: Total interconnect delay = 3.686 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[0] mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 out32[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[0] {} mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 {} out32[0] {} } { 0.000ns 0.000ns 0.773ns 2.913ns } { 0.000ns 1.793ns 0.378ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clock clock~clkctrl main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[0] mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 out32[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 {} main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[0] {} mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 {} out32[0] {} } { 0.000ns 0.000ns 0.773ns 2.913ns } { 0.000ns 1.793ns 0.378ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[1\] out32\[0\] 11.017 ns Longest " "Info: Longest tpd from source pin \"addr\[1\]\" to destination pin \"out32\[0\]\" is 11.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns addr\[1\] 1 PIN PIN_N19 87 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 87; PIN Node = 'addr\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -104 -1128 -960 -88 "addr\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.769 ns) + CELL(0.357 ns) 5.980 ns mux41_8bit:inst7\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w0_n0_mux_dataout~2 2 COMB LCCOMB_X7_Y8_N0 2 " "Info: 2: + IC(4.769 ns) + CELL(0.357 ns) = 5.980 ns; Loc. = LCCOMB_X7_Y8_N0; Fanout = 2; COMB Node = 'mux41_8bit:inst7\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { addr[1] mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_1oc.tdf" "" { Text "F:/dev/CR_CPU/db/mux_1oc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.913 ns) + CELL(2.124 ns) 11.017 ns out32\[0\] 3 PIN PIN_K6 0 " "Info: 3: + IC(2.913 ns) + CELL(2.124 ns) = 11.017 ns; Loc. = PIN_K6; Fanout = 0; PIN Node = 'out32\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 out32[0] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -272 904 920 -96 "out32\[31..0\]" "" } { -123 887 912 -56 "out32\[31..0\]" "" } { -56 798 816 40 "out32\[15..8\]" "" } { -56 1056 1072 40 "out32\[31..24\]" "" } { -56 927 944 40 "out32\[23..16\]" "" } { -56 671 688 40 "out32\[7..0\]" "" } { -72 640 708 -56 "out32\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.335 ns ( 30.27 % ) " "Info: Total cell delay = 3.335 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.682 ns ( 69.73 % ) " "Info: Total interconnect delay = 7.682 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.017 ns" { addr[1] mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 out32[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.017 ns" { addr[1] {} addr[1]~combout {} mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2 {} out32[0] {} } { 0.000ns 0.000ns 4.769ns 2.913ns } { 0.000ns 0.854ns 0.357ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_address_reg0 addr\[2\] clock 0.519 ns memory " "Info: th for memory \"main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"addr\[2\]\", clock pin = \"clock\") is 0.519 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.319 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { 848 -1048 -880 864 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.458 ns) 2.319 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X4_Y11 0 " "Info: 3: + IC(0.664 ns) + CELL(0.458 ns) = 2.319 ns; Loc. = M512_X4_Y11; Fanout = 0; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.58 % ) " "Info: Total cell delay = 1.312 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.007 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.003 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns addr\[2\] 1 PIN PIN_N22 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 16; PIN Node = 'addr\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "main_mem.bdf" "" { Schematic "F:/dev/CR_CPU/main_mem.bdf" { { -104 -1128 -960 -88 "addr\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.131 ns) 2.003 ns main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M512_X4_Y11 0 " "Info: 2: + IC(1.008 ns) + CELL(0.131 ns) = 2.003 ns; Loc. = M512_X4_Y11; Fanout = 0; MEM Node = 'main_mem4_8bit:inst3\|altsyncram:altsyncram_component\|altsyncram_5rr1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { addr[2] main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5rr1.tdf" "" { Text "F:/dev/CR_CPU/db/altsyncram_5rr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.995 ns ( 49.68 % ) " "Info: Total cell delay = 0.995 ns ( 49.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 50.32 % ) " "Info: Total interconnect delay = 1.008 ns ( 50.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { addr[2] main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { addr[2] {} addr[2]~combout {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 0.864ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { clock clock~clkctrl main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { clock {} clock~combout {} clock~clkctrl {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { addr[2] main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { addr[2] {} addr[2]~combout {} main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 0.864ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 03:29:33 2020 " "Info: Processing ended: Tue Jul 07 03:29:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
