// Seed: 1584527477
module module_0;
  assign id_1 = id_1 || id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  nor primCall (id_1, id_2, id_4, id_5);
  supply1 id_4 = id_2, id_5;
  module_0 modCall_1 ();
  wire  id_6;
  uwire id_7 = 1 - 1;
  assign id_1 = 1;
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output wire  id_6,
    output tri0  id_7,
    output uwire id_8,
    input  uwire id_9,
    output wor   id_10,
    output tri0  id_11,
    output wor   id_12,
    output uwire id_13,
    output tri1  id_14,
    output wor   id_15
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
