

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Wed Apr 25 13:26:50 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1237|  1237|  1237|  1237|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1236|  1236|       206|          -|          -|     6|    no    |
        | + Loop 1.1      |   204|   204|        34|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |    32|    32|         2|          -|          -|    16|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet/solution1/nnet.c:99]

 <State 2> : 1.96ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]"
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i, -2" [nnet/solution1/nnet.c:99]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i, 1" [nnet/solution1/nnet.c:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [nnet/solution1/nnet.c:99]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)" [nnet/solution1/nnet.c:99]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp to i7" [nnet/solution1/nnet.c:99]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_54 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)" [nnet/solution1/nnet.c:99]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_54 to i7" [nnet/solution1/nnet.c:102]
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%tmp_55 = sub i7 %p_shl1_cast, %p_shl2_cast" [nnet/solution1/nnet.c:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i, i7 0)" [nnet/solution1/nnet.c:102]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [nnet/solution1/nnet.c:102]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)" [nnet/solution1/nnet.c:102]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i8 %p_shl5 to i11" [nnet/solution1/nnet.c:102]
ST_2 : Operation 21 [1/1] (1.95ns)   --->   "%tmp_s = sub i11 %p_shl_cast, %p_shl5_cast" [nnet/solution1/nnet.c:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader3" [nnet/solution1/nnet.c:100]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.c:103]

 <State 3> : 1.87ns
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader3.preheader ], [ %j_3, %.preheader3.loopexit ]"
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %j, -2" [nnet/solution1/nnet.c:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_3 : Operation 27 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j, 1" [nnet/solution1/nnet.c:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [nnet/solution1/nnet.c:100]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i3 %j to i7" [nnet/solution1/nnet.c:100]
ST_3 : Operation 30 [1/1] (1.87ns)   --->   "%tmp_56 = add i7 %tmp_14_cast, %tmp_55" [nnet/solution1/nnet.c:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_74_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_56, i4 0)" [nnet/solution1/nnet.c:102]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j, i4 0)" [nnet/solution1/nnet.c:102]
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet/solution1/nnet.c:101]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 5.23ns
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%k = phi i5 [ %k_3, %1 ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%k_cast3 = zext i5 %k to i7" [nnet/solution1/nnet.c:101]
ST_4 : Operation 37 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %k, -16" [nnet/solution1/nnet.c:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"
ST_4 : Operation 39 [1/1] (1.78ns)   --->   "%k_3 = add i5 %k, 1" [nnet/solution1/nnet.c:101]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [nnet/solution1/nnet.c:101]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i5 %k to i11" [nnet/solution1/nnet.c:102]
ST_4 : Operation 42 [1/1] (1.97ns)   --->   "%tmp_57 = add i11 %tmp_74_cast, %tmp_16_cast" [nnet/solution1/nnet.c:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i11 %tmp_57 to i64" [nnet/solution1/nnet.c:102]
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [576 x float]* %input_r, i64 0, i64 %tmp_75_cast" [nnet/solution1/nnet.c:102]
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [nnet/solution1/nnet.c:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 46 [1/1] (1.87ns)   --->   "%tmp1 = add i7 %k_cast3, %tmp_15" [nnet/solution1/nnet.c:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i7 %tmp1 to i11" [nnet/solution1/nnet.c:102]
ST_4 : Operation 48 [1/1] (1.97ns)   --->   "%tmp_17 = add i11 %tmp_s, %tmp1_cast" [nnet/solution1/nnet.c:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader3"

 <State 5> : 6.51ns
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [nnet/solution1/nnet.c:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i11 %tmp_17 to i32" [nnet/solution1/nnet.c:102]
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_18 = zext i32 %tmp_28_cast to i64" [nnet/solution1/nnet.c:102]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [576 x float]* %output_r, i64 0, i64 %tmp_18" [nnet/solution1/nnet.c:102]
ST_5 : Operation 54 [1/1] (3.25ns)   --->   "store float %input_load, float* %output_addr, align 4" [nnet/solution1/nnet.c:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet/solution1/nnet.c:101]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', nnet/solution1/nnet.c:99) [5]  (1.77 ns)

 <State 2>: 1.96ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nnet/solution1/nnet.c:99) [5]  (0 ns)
	'sub' operation ('tmp_s', nnet/solution1/nnet.c:102) [20]  (1.96 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', nnet/solution1/nnet.c:100) [23]  (0 ns)
	'add' operation ('tmp_56', nnet/solution1/nnet.c:100) [30]  (1.87 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', nnet/solution1/nnet.c:101) [35]  (0 ns)
	'add' operation ('tmp_57', nnet/solution1/nnet.c:102) [43]  (1.98 ns)
	'getelementptr' operation ('input_addr', nnet/solution1/nnet.c:102) [45]  (0 ns)
	'load' operation ('input_load', nnet/solution1/nnet.c:102) on array 'input_r' [46]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', nnet/solution1/nnet.c:102) on array 'input_r' [46]  (3.25 ns)
	'store' operation (nnet/solution1/nnet.c:102) of variable 'input_load', nnet/solution1/nnet.c:102 on array 'output_r' [53]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
