
---------- Begin Simulation Statistics ----------
final_tick                                46400539000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104322                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860452                       # Number of bytes of host memory used
host_op_rate                                   105421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1917.15                       # Real time elapsed on the host
host_tick_rate                               24202930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000001                       # Number of instructions simulated
sim_ops                                     202106988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046401                       # Number of seconds simulated
sim_ticks                                 46400539000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.914325                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 7146469                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7152597                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             87915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10722364                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2378                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3239                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              861                       # Number of indirect misses.
system.cpu.branchPred.lookups                11349023                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         5874                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        16512                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          729                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          165                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       882686                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        16235                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        11596                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6        56346                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       627443                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        85803                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9        67759                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      1558639                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       503848                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12        88812                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       145874                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       302172                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15       149551                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       505202                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       581006                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18       159471                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19       142370                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20      1193300                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       544818                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       337433                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26       467790                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28       354134                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        25619                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4481                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         8635                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      1185863                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1755                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        12695                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        20213                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        25117                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       393852                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        52609                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        51443                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       762105                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       547692                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        63232                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13        87779                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       367333                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       163171                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       507576                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       356049                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       128790                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       116886                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20       706063                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      1520150                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       296137                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26       934452                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       865142                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30       803802                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      8690769                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         5036                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        57265                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  245169                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          180                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 104700684                       # number of cc regfile reads
system.cpu.cc_regfile_writes                104836768                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             87028                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10507134                       # Number of branches committed
system.cpu.commit.bw_lim_events              15258631                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1984                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2976763                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200016288                       # Number of instructions committed
system.cpu.commit.committedOps              202123275                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     92283583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.190241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.940386                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     38337756     41.54%     41.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23653810     25.63%     67.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3039378      3.29%     70.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4297071      4.66%     75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3438927      3.73%     78.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2787620      3.02%     81.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       556090      0.60%     82.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       914300      0.99%     83.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     15258631     16.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     92283583                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               193664                       # Number of function calls committed.
system.cpu.commit.int_insts                 190952818                       # Number of committed integer instructions.
system.cpu.commit.loads                      55733241                       # Number of loads committed
system.cpu.commit.membars                        1940                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19966      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        114381638     56.59%     56.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          128915      0.06%     56.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         270712      0.13%     56.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         145592      0.07%     56.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         220531      0.11%     56.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170794      0.08%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395597      0.20%     57.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          78776      0.04%     57.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        248538      0.12%     57.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           53772      0.03%     57.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          117669      0.06%     57.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           70988      0.04%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           19364      0.01%     57.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          76290      0.04%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        55733241     27.57%     85.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       29990869     14.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         202123275                       # Class of committed instruction
system.cpu.commit.refs                       85724110                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2608681                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000001                       # Number of Instructions Simulated
system.cpu.committedOps                     202106988                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.464005                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.464005                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              50660377                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   902                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              7006977                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              206082832                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 12855053                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  13756161                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  89814                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3394                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              15338838                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                           18                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    11349023                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  21589468                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      70949264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 31369                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      205236788                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  181402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.122294                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           21660195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            7394016                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.211578                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           92700243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.240826                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.197922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 54465000     58.75%     58.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3630975      3.92%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7260569      7.83%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1632236      1.76%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1433847      1.55%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1602729      1.73%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4502681      4.86%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1466460      1.58%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 16705746     18.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             92700243                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          100836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               132718                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10740555                       # Number of branches executed
system.cpu.iew.exec_nop                         18904                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.255083                       # Inst execution rate
system.cpu.iew.exec_refs                     91811136                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   30061542                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8813997                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              56370932                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2034                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16185                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             30301461                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           205103226                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              61749594                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            129234                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             209274152                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 728140                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                506287                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  89814                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1709735                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        341527                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3054390                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2457                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        25240                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       637689                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       310592                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2457                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        25803                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         106915                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 294544957                       # num instructions consuming a value
system.cpu.iew.wb_count                     203520685                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533995                       # average fanout of values written-back
system.cpu.iew.wb_producers                 157285549                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.193085                       # insts written-back per cycle
system.cpu.iew.wb_sent                      203566505                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                406041184                       # number of integer regfile reads
system.cpu.int_regfile_writes               160471025                       # number of integer regfile writes
system.cpu.ipc                               2.155147                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.155147                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             23533      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             115270611     55.05%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               134722      0.06%     55.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     55.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              332506      0.16%     55.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              191349      0.09%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              223281      0.11%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171453      0.08%     55.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          397221      0.19%     55.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               81034      0.04%     55.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             259743      0.12%     55.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                64463      0.03%     55.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               148174      0.07%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                84704      0.04%     56.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21228      0.01%     56.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               90425      0.04%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             61817571     29.52%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30091341     14.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              209403388                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      137654                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000657                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                41175     29.91%     29.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             66474     48.29%     78.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  4044      2.94%     81.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                25951     18.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              206448983                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          505718862                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    200626325                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         204543893                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  205082288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 209403388                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2034                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2977321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            130854                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3304469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      92700243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.258930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.615783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20949770     22.60%     22.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14343356     15.47%     38.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12083529     13.04%     51.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10401378     11.22%     62.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            34922210     37.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        92700243                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.256476                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                3068526                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            6056663                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2894360                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           3520179                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                           18                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           5486581                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         10283500                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             56370932                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            30301461                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               129029484                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1323223                       # number of misc regfile writes
system.cpu.numCycles                         92801079                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                14870444                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             267567844                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               23725941                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 17655405                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2528254                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  9746                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             515047131                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              205617609                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           271548955                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  24005311                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                7170787                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  89814                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              35623891                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3981084                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        397757015                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         455378                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              37901                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  68576671                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2035                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          4059471                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    282119686                       # The number of ROB reads
system.cpu.rob.rob_writes                   410617661                       # The number of ROB writes
system.cpu.timesIdled                            1039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3763934                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2637108                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       132258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        297786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2558351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5117718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            531                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3040                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       130450                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1808                       # Transaction distribution
system.membus.trans_dist::ReadExReq            162479                       # Transaction distribution
system.membus.trans_dist::ReadExResp           162479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3040                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       463305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 463305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18942016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18942016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165528                       # Request fanout histogram
system.membus.reqLayer0.occupancy           858661000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          879874000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1686972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2671620                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           872378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          872378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1707                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1685265                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           17                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           17                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7672468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7677085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       186240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    326324032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              326510272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          132789                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8348800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2692156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000198                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2691624     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    532      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2692156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5101232000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3836473000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2561498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2393412                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2393831                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 419                       # number of overall hits
system.l2.overall_hits::.cpu.data             2393412                       # number of overall hits
system.l2.overall_hits::total                 2393831                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164231                       # number of demand (read+write) misses
system.l2.demand_misses::total                 165519                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1288                       # number of overall misses
system.l2.overall_misses::.cpu.data            164231                       # number of overall misses
system.l2.overall_misses::total                165519                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    102307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15632491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15734798000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    102307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15632491000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15734798000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2557643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2559350                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2557643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2559350                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.754540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.064212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064672                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.754540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.064212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064672                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79430.900621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95185.994118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95063.394535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79430.900621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95185.994118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95063.394535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              130450                       # number of writebacks
system.l2.writebacks::total                    130450                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            165519                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           165519                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     89427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13990181000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14079608000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     89427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13990181000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14079608000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.754540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.064212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.754540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.064212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69430.900621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85185.994118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85063.394535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69430.900621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85185.994118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85063.394535                       # average overall mshr miss latency
system.l2.replacements                         132789                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2541170                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2541170                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2541170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2541170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1202                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            709899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                709899                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          162479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              162479                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15473107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15473107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        872378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            872378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.186248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.186248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95231.426831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95231.426831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       162479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         162479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13848317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13848317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.186248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.186248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85231.426831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85231.426831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    102307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.754540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79430.900621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79430.900621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     89427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.754540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69430.900621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69430.900621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1683513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1683513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    159384000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    159384000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1685265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1685265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90972.602740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90972.602740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    141864000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    141864000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80972.602740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80972.602740                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               9                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.529412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.529412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       171000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       171000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.529412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29907.939549                       # Cycle average of tags in use
system.l2.tags.total_refs                     5117708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    165565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.910567                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.969130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       178.969326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29722.001092                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.907043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.912718                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22593                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41107301                       # Number of tag accesses
system.l2.tags.data_accesses                 41107301                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10510784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10593216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8348800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8348800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          164231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       130450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1776531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         226522886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228299417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1776531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1776531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179928944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179928944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179928944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1776531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        226522886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            408228361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    130450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    164130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010531906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             123640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130450                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7909                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4156368500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  827090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7257956000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25126.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43876.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               130450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.209800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.207866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.570660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39439     55.66%     55.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7094     10.01%     65.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4081      5.76%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6208      8.76%     80.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1806      2.55%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1554      2.19%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4006      5.65%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2241      3.16%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4429      6.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70858                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.021712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.494856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.778464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7183     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.152401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.140447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              216      3.01%      3.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.33%      3.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5803     80.77%     84.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              757     10.54%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              363      5.05%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.29%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10586752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8347200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10593216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8348800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46336322500                       # Total gap between requests
system.mem_ctrls.avgGap                     156558.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        82432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10504320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8347200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1776531.087278964696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 226383577.139050066471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179894462.001831501722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       164231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       130450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36421000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7221535000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 903959446750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28277.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43971.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6929547.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            262102260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139310655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           616596120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          359005500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3662639760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9240913530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10035985440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24316553265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.057560                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25768675750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1549340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19082523250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            243823860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            129595455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           564488400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          321813000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3662639760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8364320790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10774168800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24060850065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.546779                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27694727000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1549340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17156472000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     21587302                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21587302                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21587302                       # number of overall hits
system.cpu.icache.overall_hits::total        21587302                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2166                       # number of overall misses
system.cpu.icache.overall_misses::total          2166                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135630497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135630497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135630497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135630497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21589468                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21589468                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21589468                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21589468                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62617.957987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62617.957987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62617.957987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62617.957987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1203                       # number of writebacks
system.cpu.icache.writebacks::total              1203                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          459                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          459                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1707                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1707                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1707                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1707                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109334997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109334997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109334997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109334997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64050.964851                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64050.964851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64050.964851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64050.964851                       # average overall mshr miss latency
system.cpu.icache.replacements                   1203                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21587302                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21587302                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2166                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135630497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135630497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21589468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21589468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62617.957987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62617.957987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1707                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1707                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109334997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109334997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64050.964851                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64050.964851                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.059729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21589009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1707                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12647.339777                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.059729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          43180643                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         43180643                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     74868377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         74868377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     74869570                       # number of overall hits
system.cpu.dcache.overall_hits::total        74869570                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8202586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8202586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8202599                       # number of overall misses
system.cpu.dcache.overall_misses::total       8202599                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 179097453786                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 179097453786                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 179097453786                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 179097453786                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     83070963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     83070963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     83072169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     83072169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.098742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.098742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.098741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.098741                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21834.267118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21834.267118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21834.232514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21834.232514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6289895                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            373765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.828475                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2541170                       # number of writebacks
system.cpu.dcache.writebacks::total           2541170                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5644933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5644933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5644933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5644933                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2557653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2557653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2557660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2557660                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  53944008691                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53944008691                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53944522191                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53944522191                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21091.214755                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21091.214755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21091.357800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21091.357800                       # average overall mshr miss latency
system.cpu.dcache.replacements                2557148                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     49627781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        49627781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3453619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3453619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  51065281500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51065281500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     53081400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     53081400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14786.020548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14786.020548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1767890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1767890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1685729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1685729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  26685464500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26685464500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15830.222118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15830.222118                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25240596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25240596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4748960                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4748960                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 128031950289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 128031950289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     29989556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     29989556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.158354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.158354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26959.997618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26959.997618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      3877043                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3877043                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       871917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       871917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27258329194                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27258329194                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31262.527504                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31262.527504                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1193                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1193                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1206                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1206                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       513500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       513500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005804                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005804                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1963                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1963                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.927227                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            77431133                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2557660                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.274209                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.927227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         168709804                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        168709804                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46400539000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  46400539000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
