

================================================================
== Vivado HLS Report for 'exp_generic_float_s'
================================================================
* Date:           Mon Nov 27 20:25:39 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        forward_kernel
* Solution:       solution_OCL_REGION_0
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|      2.64|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   20|   20|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      2|        -|       -|
|Expression           |        -|      -|      393|    1389|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      4|      355|      92|
|Memory               |        1|      -|        8|       4|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        0|      -|     1213|     320|
+---------------------+---------+-------+---------+--------+
|Total                |        1|      6|     1969|    1805|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------------+----------------------------------+---------+-------+-----+----+
    |forward_kernel_mul_37ns_10s_46_6_U1  |forward_kernel_mul_37ns_10s_46_6  |        0|      4|  355|  92|
    +-------------------------------------+----------------------------------+---------+-------+-----+----+
    |Total                                |                                  |        0|      4|  355|  92|
    +-------------------------------------+----------------------------------+---------+-------+-----+----+

    * DSP48: 
    +------------------------------------------------+---------------------------------------------+--------------+
    |                    Instance                    |                    Module                   |  Expression  |
    +------------------------------------------------+---------------------------------------------+--------------+
    |forward_kernel_mac_muladd_13ns_13s_16s_25_2_U2  |forward_kernel_mac_muladd_13ns_13s_16s_25_2  | i0 + i1 * i2 |
    |forward_kernel_mul_mul_18ns_18ns_36_3_U3        |forward_kernel_mul_mul_18ns_18ns_36_3        |    i0 * i1   |
    +------------------------------------------------+---------------------------------------------+--------------+

    * Memory: 
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |                                               Memory                                               |                                                        Module                                                        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V  |        1|  0|   0|   512|   27|     1|        13824|
    |hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V    |        0|  8|   4|    32|    8|     1|          256|
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                                                                                               |                                                                                                                      |        1|  8|   4|   544|   35|     2|        14080|
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+-----+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+-----+-----+------------+------------+
    |m_exp_fu_244_p2               |     +    |      0|    0|   16|           8|           9|
    |out_exp_V_fu_685_p2           |     +    |      0|    0|   15|           7|           8|
    |p_Val2_10_fu_600_p2           |     +    |      0|    0|   52|          45|          45|
    |p_Val2_4_fu_549_p2            |     +    |      0|    0|   26|          19|          19|
    |p_Val2_6_fu_584_p2            |     +    |      0|    0|   35|           3|          28|
    |r_exp_V_fu_614_p2             |     +    |      0|    0|   17|           2|          10|
    |ret_V_2_fu_450_p2             |     +    |      0|    0|   17|           1|          10|
    |p_Val2_5_fu_505_p2            |     -    |      0|    0|   45|          38|          38|
    |p_Val2_7_fu_258_p2            |     -    |      0|    0|   32|           1|          25|
    |tmp_8_fu_280_p2               |     -    |      0|    0|   15|           7|           8|
    |ap_block_pp0_stage0_11001     |    and   |      0|    0|    9|           1|           1|
    |not_demorgan_fu_222_p2        |    and   |      0|    0|    9|           1|           1|
    |sel_tmp11_fu_843_p2           |    and   |      0|    0|    9|           1|           1|
    |sel_tmp13_fu_744_p2           |    and   |      0|    0|    9|           1|           1|
    |sel_tmp2_fu_711_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp4_fu_827_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp6_fu_716_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp7_fu_801_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp9_fu_726_p2            |    and   |      0|    0|    9|           1|           1|
    |tmp32_fu_822_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp33_fu_838_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp34_fu_849_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp35_fu_766_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp_43_fu_879_p2              |    and   |      0|    0|    9|           1|           1|
    |tmp_4_i_i_fu_234_p2           |    and   |      0|    0|    9|           1|           1|
    |tmp_fu_705_p2                 |    and   |      0|    0|    9|           1|           1|
    |x_is_ninf_fu_797_p2           |    and   |      0|    0|    9|           1|           1|
    |tmp_3_fu_388_p2               |   ashr   |      0|   98|   92|          32|          32|
    |tmp_5_fu_333_p2               |   ashr   |      0|   90|   75|          29|          29|
    |icmp_fu_645_p2                |   icmp   |      0|    0|    9|           3|           1|
    |tmp_12_fu_445_p2              |   icmp   |      0|    0|   13|          15|           1|
    |tmp_1_i_i_fu_216_p2           |   icmp   |      0|    0|   20|          23|           1|
    |tmp_25_fu_298_p2              |   icmp   |      0|    0|   13|           9|           1|
    |tmp_26_fu_410_p2              |   icmp   |      0|    0|   21|          36|          36|
    |tmp_28_fu_655_p2              |   icmp   |      0|    0|   13|          10|           8|
    |tmp_3_i_i_fu_228_p2           |   icmp   |      0|    0|   20|          23|           1|
    |tmp_i_i_fu_210_p2             |   icmp   |      0|    0|   11|           8|           2|
    |or_cond_fu_650_p2             |    or    |      0|    0|    9|           1|           1|
    |sel_tmp10_fu_732_p2           |    or    |      0|    0|    9|           1|           1|
    |sel_tmp15_fu_760_p2           |    or    |      0|    0|    9|           1|           1|
    |sel_tmp16_fu_874_p2           |    or    |      0|    0|    9|           1|           1|
    |sel_tmp44_demorgan_fu_749_p2  |    or    |      0|    0|    9|           1|           1|
    |sel_tmp_fu_811_p2             |    or    |      0|    0|    9|           1|           1|
    |tmp_38_fu_784_p2              |    or    |      0|    0|    9|           1|           1|
    |tmp_41_fu_861_p2              |    or    |      0|    0|    9|           1|           1|
    |ap_return                     |  select  |      0|    0|   32|           1|           1|
    |loc_V_2_fu_678_p3             |  select  |      0|    0|   23|           1|          23|
    |p_Val2_8_fu_264_p3            |  select  |      0|    0|   25|           1|          25|
    |p_Val2_9_fu_349_p3            |  select  |      0|    0|   36|           1|          36|
    |p_s_fu_456_p3                 |  select  |      0|    0|   10|           1|          10|
    |r_exp_V_2_fu_619_p3           |  select  |      0|    0|   10|           1|          10|
    |r_exp_V_3_fu_464_p3           |  select  |      0|    0|   10|           1|          10|
    |sh_assign_1_fu_290_p3         |  select  |      0|    0|    9|           1|           9|
    |tmp_37_fu_776_p3              |  select  |      0|    0|   31|           1|          31|
    |tmp_39_fu_789_p3              |  select  |      0|    0|   32|           1|          32|
    |tmp_40_fu_853_p3              |  select  |      0|    0|   31|           1|          31|
    |tmp_42_fu_867_p3              |  select  |      0|    0|   32|           1|          32|
    |tmp_47_fu_395_p3              |  select  |      0|    0|   32|           1|          32|
    |tmp_2_fu_384_p2               |    shl   |      0|   98|   92|          32|          32|
    |tmp_6_fu_343_p2               |    shl   |      0|  107|  121|          36|          36|
    |ap_enable_pp0                 |    xor   |      0|    0|    9|           1|           2|
    |not_Result_i4_fu_640_p2       |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp12_fu_738_p2           |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp14_fu_754_p2           |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp1_fu_700_p2            |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp3_fu_816_p2            |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp5_fu_833_p2            |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp8_fu_721_p2            |    xor   |      0|    0|    9|           1|           2|
    |tmp_4_i_i_not_fu_806_p2       |    xor   |      0|    0|    9|           1|           2|
    +------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                         |          |      0|  393| 1389|         434|         705|
    +------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |Z2_ind_V_reg_1039                       |   5|   0|    5|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_reg_pp0_iter12_m_diff_hi_V_reg_1029  |   9|   0|    9|          0|
    |ap_reg_pp0_iter1_isNeg_reg_933          |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_72_reg_986         |   1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1064                  |  18|   0|   18|          0|
    |isNeg_reg_933                           |   1|   0|    1|          0|
    |m_diff_hi_V_reg_1029                    |   9|   0|    9|          0|
    |not_demorgan_reg_915                    |   1|   0|    1|          0|
    |p_Result_s_reg_908                      |   1|   0|    1|          0|
    |p_Val2_10_reg_1094                      |  45|   0|   45|          0|
    |p_Val2_15_reg_1034                      |  18|   0|   18|          0|
    |p_Val2_16_reg_1054                      |   8|   0|    8|          0|
    |p_Val2_17_reg_1059                      |  27|   0|   27|          0|
    |p_Val2_1_reg_1089                       |  36|   0|   36|          0|
    |p_Val2_25_cast1_reg_959                 |  32|   0|   36|          4|
    |p_Val2_6_reg_1084                       |  28|   0|   28|          0|
    |p_Val2_8_reg_928                        |  25|   0|   25|          0|
    |p_Val2_9_reg_970                        |  36|   0|   36|          0|
    |r_V_reg_1001                            |  25|   0|   25|          0|
    |r_exp_V_2_reg_1105                      |  10|   0|   10|          0|
    |r_exp_V_3_reg_1012                      |  10|   0|   10|          0|
    |sel_tmp10_reg_1126                      |   1|   0|    1|          0|
    |sel_tmp1_reg_1120                       |   1|   0|    1|          0|
    |sh_assign_1_cast_reg_964                |  32|   0|   32|          0|
    |sh_assign_1_reg_939                     |   9|   0|    9|          0|
    |tmp35_reg_1132                          |   1|   0|    1|          0|
    |tmp_19_reg_1069                         |  18|   0|   18|          0|
    |tmp_1_reg_975                           |  32|   0|   32|          0|
    |tmp_25_reg_945                          |   1|   0|    1|          0|
    |tmp_26_reg_996                          |   1|   0|    1|          0|
    |tmp_39_reg_1137                         |  31|   0|   32|          1|
    |tmp_48_reg_1024                         |  36|   0|   36|          0|
    |tmp_4_i_i_reg_921                       |   1|   0|    1|          0|
    |tmp_72_reg_986                          |   1|   0|    1|          0|
    |tmp_74_reg_1007                         |  15|   0|   15|          0|
    |tmp_76_reg_1100                         |   1|   0|    1|          0|
    |tmp_77_reg_1110                         |   3|   0|    3|          0|
    |tmp_78_reg_953                          |   1|   0|    1|          0|
    |tmp_79_reg_1115                         |   8|   0|    8|          0|
    |tmp_7_reg_981                           |  13|   0|   13|          0|
    |not_demorgan_reg_915                    |  64|  32|    1|          0|
    |p_Result_s_reg_908                      |  64|  32|    1|          0|
    |p_Val2_15_reg_1034                      |  64|  32|   18|          0|
    |p_Val2_17_reg_1059                      |  64|  32|   27|          0|
    |p_Val2_9_reg_970                        |  64|  32|   36|          0|
    |r_exp_V_3_reg_1012                      |  64|  32|   10|          0|
    |tmp_25_reg_945                          |  64|  32|    1|          0|
    |tmp_26_reg_996                          |  64|  32|    1|          0|
    |tmp_4_i_i_reg_921                       |  64|  32|    1|          0|
    |tmp_78_reg_953                          |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1213| 320|  675|          5|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | exp_generic<float> | return value |
|x          |  in |   32|   ap_none  |          x         |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

