PPA Report for shift_cycl_left_pipeline.v (Module: shift_cycl_left_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 27
IO Count: 20
Cell Count: 73

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 925.93 MHz
Reg-to-Reg Critical Path Delay: 0.943 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
