#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f4e81fd0d0 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 1;
 .timescale 0 0;
v0x55f4e824da90_0 .var "CLOCK", 0 0;
v0x55f4e824db80_0 .net "inst", 31 0, v0x55f4e824cc20_0;  1 drivers
v0x55f4e824dc90_0 .var "rst", 0 0;
S_0x55f4e81fd250 .scope module, "inst_fetch0" "inst_fetch" 2 17, 3 1 0, S_0x55f4e81fd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x55f4e824d5e0_0 .net "clk", 0 0, v0x55f4e824da90_0;  1 drivers
v0x55f4e824d680_0 .net "inst_o", 31 0, v0x55f4e824cc20_0;  alias, 1 drivers
v0x55f4e824d750_0 .net "pc", 5 0, v0x55f4e824c420_0;  1 drivers
v0x55f4e824d870_0 .net "rom_ce", 0 0, v0x55f4e8235f30_0;  1 drivers
v0x55f4e824d960_0 .net "rst", 0 0, v0x55f4e824dc90_0;  1 drivers
S_0x55f4e8235cf0 .scope module, "pc0" "pc_reg" 3 11, 4 1 0, S_0x55f4e81fd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 6 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x55f4e8235f30_0 .var "ce", 0 0;
v0x55f4e824c360_0 .net "clk", 0 0, v0x55f4e824da90_0;  alias, 1 drivers
v0x55f4e824c420_0 .var "pc", 5 0;
v0x55f4e824c4e0_0 .net "rst", 0 0, v0x55f4e824dc90_0;  alias, 1 drivers
E_0x55f4e8234880 .event posedge, v0x55f4e824c4e0_0, v0x55f4e824c360_0;
S_0x55f4e824c620 .scope module, "rom0" "rom" 3 19, 5 1 0, S_0x55f4e81fd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 6 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x55f4e824caa0_0 .net "addr", 5 0, v0x55f4e824c420_0;  alias, 1 drivers
v0x55f4e824cb80_0 .net "ce", 0 0, v0x55f4e8235f30_0;  alias, 1 drivers
v0x55f4e824cc20_0 .var "inst", 31 0;
v0x55f4e824ccc0 .array "rom", 0 63, 31 0;
v0x55f4e824ccc0_0 .array/port v0x55f4e824ccc0, 0;
v0x55f4e824ccc0_1 .array/port v0x55f4e824ccc0, 1;
E_0x55f4e8234ea0/0 .event edge, v0x55f4e8235f30_0, v0x55f4e824c420_0, v0x55f4e824ccc0_0, v0x55f4e824ccc0_1;
v0x55f4e824ccc0_2 .array/port v0x55f4e824ccc0, 2;
v0x55f4e824ccc0_3 .array/port v0x55f4e824ccc0, 3;
v0x55f4e824ccc0_4 .array/port v0x55f4e824ccc0, 4;
v0x55f4e824ccc0_5 .array/port v0x55f4e824ccc0, 5;
E_0x55f4e8234ea0/1 .event edge, v0x55f4e824ccc0_2, v0x55f4e824ccc0_3, v0x55f4e824ccc0_4, v0x55f4e824ccc0_5;
v0x55f4e824ccc0_6 .array/port v0x55f4e824ccc0, 6;
v0x55f4e824ccc0_7 .array/port v0x55f4e824ccc0, 7;
v0x55f4e824ccc0_8 .array/port v0x55f4e824ccc0, 8;
v0x55f4e824ccc0_9 .array/port v0x55f4e824ccc0, 9;
E_0x55f4e8234ea0/2 .event edge, v0x55f4e824ccc0_6, v0x55f4e824ccc0_7, v0x55f4e824ccc0_8, v0x55f4e824ccc0_9;
v0x55f4e824ccc0_10 .array/port v0x55f4e824ccc0, 10;
v0x55f4e824ccc0_11 .array/port v0x55f4e824ccc0, 11;
v0x55f4e824ccc0_12 .array/port v0x55f4e824ccc0, 12;
v0x55f4e824ccc0_13 .array/port v0x55f4e824ccc0, 13;
E_0x55f4e8234ea0/3 .event edge, v0x55f4e824ccc0_10, v0x55f4e824ccc0_11, v0x55f4e824ccc0_12, v0x55f4e824ccc0_13;
v0x55f4e824ccc0_14 .array/port v0x55f4e824ccc0, 14;
v0x55f4e824ccc0_15 .array/port v0x55f4e824ccc0, 15;
v0x55f4e824ccc0_16 .array/port v0x55f4e824ccc0, 16;
v0x55f4e824ccc0_17 .array/port v0x55f4e824ccc0, 17;
E_0x55f4e8234ea0/4 .event edge, v0x55f4e824ccc0_14, v0x55f4e824ccc0_15, v0x55f4e824ccc0_16, v0x55f4e824ccc0_17;
v0x55f4e824ccc0_18 .array/port v0x55f4e824ccc0, 18;
v0x55f4e824ccc0_19 .array/port v0x55f4e824ccc0, 19;
v0x55f4e824ccc0_20 .array/port v0x55f4e824ccc0, 20;
v0x55f4e824ccc0_21 .array/port v0x55f4e824ccc0, 21;
E_0x55f4e8234ea0/5 .event edge, v0x55f4e824ccc0_18, v0x55f4e824ccc0_19, v0x55f4e824ccc0_20, v0x55f4e824ccc0_21;
v0x55f4e824ccc0_22 .array/port v0x55f4e824ccc0, 22;
v0x55f4e824ccc0_23 .array/port v0x55f4e824ccc0, 23;
v0x55f4e824ccc0_24 .array/port v0x55f4e824ccc0, 24;
v0x55f4e824ccc0_25 .array/port v0x55f4e824ccc0, 25;
E_0x55f4e8234ea0/6 .event edge, v0x55f4e824ccc0_22, v0x55f4e824ccc0_23, v0x55f4e824ccc0_24, v0x55f4e824ccc0_25;
v0x55f4e824ccc0_26 .array/port v0x55f4e824ccc0, 26;
v0x55f4e824ccc0_27 .array/port v0x55f4e824ccc0, 27;
v0x55f4e824ccc0_28 .array/port v0x55f4e824ccc0, 28;
v0x55f4e824ccc0_29 .array/port v0x55f4e824ccc0, 29;
E_0x55f4e8234ea0/7 .event edge, v0x55f4e824ccc0_26, v0x55f4e824ccc0_27, v0x55f4e824ccc0_28, v0x55f4e824ccc0_29;
v0x55f4e824ccc0_30 .array/port v0x55f4e824ccc0, 30;
v0x55f4e824ccc0_31 .array/port v0x55f4e824ccc0, 31;
v0x55f4e824ccc0_32 .array/port v0x55f4e824ccc0, 32;
v0x55f4e824ccc0_33 .array/port v0x55f4e824ccc0, 33;
E_0x55f4e8234ea0/8 .event edge, v0x55f4e824ccc0_30, v0x55f4e824ccc0_31, v0x55f4e824ccc0_32, v0x55f4e824ccc0_33;
v0x55f4e824ccc0_34 .array/port v0x55f4e824ccc0, 34;
v0x55f4e824ccc0_35 .array/port v0x55f4e824ccc0, 35;
v0x55f4e824ccc0_36 .array/port v0x55f4e824ccc0, 36;
v0x55f4e824ccc0_37 .array/port v0x55f4e824ccc0, 37;
E_0x55f4e8234ea0/9 .event edge, v0x55f4e824ccc0_34, v0x55f4e824ccc0_35, v0x55f4e824ccc0_36, v0x55f4e824ccc0_37;
v0x55f4e824ccc0_38 .array/port v0x55f4e824ccc0, 38;
v0x55f4e824ccc0_39 .array/port v0x55f4e824ccc0, 39;
v0x55f4e824ccc0_40 .array/port v0x55f4e824ccc0, 40;
v0x55f4e824ccc0_41 .array/port v0x55f4e824ccc0, 41;
E_0x55f4e8234ea0/10 .event edge, v0x55f4e824ccc0_38, v0x55f4e824ccc0_39, v0x55f4e824ccc0_40, v0x55f4e824ccc0_41;
v0x55f4e824ccc0_42 .array/port v0x55f4e824ccc0, 42;
v0x55f4e824ccc0_43 .array/port v0x55f4e824ccc0, 43;
v0x55f4e824ccc0_44 .array/port v0x55f4e824ccc0, 44;
v0x55f4e824ccc0_45 .array/port v0x55f4e824ccc0, 45;
E_0x55f4e8234ea0/11 .event edge, v0x55f4e824ccc0_42, v0x55f4e824ccc0_43, v0x55f4e824ccc0_44, v0x55f4e824ccc0_45;
v0x55f4e824ccc0_46 .array/port v0x55f4e824ccc0, 46;
v0x55f4e824ccc0_47 .array/port v0x55f4e824ccc0, 47;
v0x55f4e824ccc0_48 .array/port v0x55f4e824ccc0, 48;
v0x55f4e824ccc0_49 .array/port v0x55f4e824ccc0, 49;
E_0x55f4e8234ea0/12 .event edge, v0x55f4e824ccc0_46, v0x55f4e824ccc0_47, v0x55f4e824ccc0_48, v0x55f4e824ccc0_49;
v0x55f4e824ccc0_50 .array/port v0x55f4e824ccc0, 50;
v0x55f4e824ccc0_51 .array/port v0x55f4e824ccc0, 51;
v0x55f4e824ccc0_52 .array/port v0x55f4e824ccc0, 52;
v0x55f4e824ccc0_53 .array/port v0x55f4e824ccc0, 53;
E_0x55f4e8234ea0/13 .event edge, v0x55f4e824ccc0_50, v0x55f4e824ccc0_51, v0x55f4e824ccc0_52, v0x55f4e824ccc0_53;
v0x55f4e824ccc0_54 .array/port v0x55f4e824ccc0, 54;
v0x55f4e824ccc0_55 .array/port v0x55f4e824ccc0, 55;
v0x55f4e824ccc0_56 .array/port v0x55f4e824ccc0, 56;
v0x55f4e824ccc0_57 .array/port v0x55f4e824ccc0, 57;
E_0x55f4e8234ea0/14 .event edge, v0x55f4e824ccc0_54, v0x55f4e824ccc0_55, v0x55f4e824ccc0_56, v0x55f4e824ccc0_57;
v0x55f4e824ccc0_58 .array/port v0x55f4e824ccc0, 58;
v0x55f4e824ccc0_59 .array/port v0x55f4e824ccc0, 59;
v0x55f4e824ccc0_60 .array/port v0x55f4e824ccc0, 60;
v0x55f4e824ccc0_61 .array/port v0x55f4e824ccc0, 61;
E_0x55f4e8234ea0/15 .event edge, v0x55f4e824ccc0_58, v0x55f4e824ccc0_59, v0x55f4e824ccc0_60, v0x55f4e824ccc0_61;
v0x55f4e824ccc0_62 .array/port v0x55f4e824ccc0, 62;
v0x55f4e824ccc0_63 .array/port v0x55f4e824ccc0, 63;
E_0x55f4e8234ea0/16 .event edge, v0x55f4e824ccc0_62, v0x55f4e824ccc0_63;
E_0x55f4e8234ea0 .event/or E_0x55f4e8234ea0/0, E_0x55f4e8234ea0/1, E_0x55f4e8234ea0/2, E_0x55f4e8234ea0/3, E_0x55f4e8234ea0/4, E_0x55f4e8234ea0/5, E_0x55f4e8234ea0/6, E_0x55f4e8234ea0/7, E_0x55f4e8234ea0/8, E_0x55f4e8234ea0/9, E_0x55f4e8234ea0/10, E_0x55f4e8234ea0/11, E_0x55f4e8234ea0/12, E_0x55f4e8234ea0/13, E_0x55f4e8234ea0/14, E_0x55f4e8234ea0/15, E_0x55f4e8234ea0/16;
    .scope S_0x55f4e8235cf0;
T_0 ;
    %wait E_0x55f4e8234880;
    %load/vec4 v0x55f4e824c4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x55f4e8235f30_0, 0;
    %load/vec4 v0x55f4e8235f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x55f4e824c420_0;
    %addi 1, 0, 6;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x55f4e824c420_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f4e824c620;
T_1 ;
    %wait E_0x55f4e8234ea0;
    %load/vec4 v0x55f4e824cb80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x55f4e824caa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55f4e824ccc0, 4;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x55f4e824cc20_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f4e81fd0d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4e824da90_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x55f4e824da90_0;
    %inv;
    %store/vec4 v0x55f4e824da90_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x55f4e81fd0d0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4e824dc90_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4e824dc90_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 14 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55f4e81fd0d0;
T_4 ;
    %vpi_call 2 25 "$monitor", $time, "inst = %h", v0x55f4e824db80_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55f4e81fd0d0;
T_5 ;
    %vpi_call 2 29 "$dumpfile", "inst_fetch.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "inst_fetch_tb.v";
    "inst_fetch.v";
    "pc.v";
    "rom.v";
