$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $scope module tb $end
   $var wire  8 # data[0] [7:0] $end
   $var wire  8 $ data[1] [7:0] $end
   $var wire  8 % data[2] [7:0] $end
   $var wire  8 & data[3] [7:0] $end
   $var wire  8 ' data[4] [7:0] $end
   $var wire  8 ( data[5] [7:0] $end
   $var wire  8 ) data[6] [7:0] $end
   $var wire  8 * data[7] [7:0] $end
   $var wire  8 + data[8] [7:0] $end
   $var wire  8 , data[9] [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000010 #
b00000000 $
b00000000 %
b00000000 &
b00000000 '
b00000000 (
b00000000 )
b00000000 *
b00000000 +
b00000000 ,
#10
b00000100 #
