// Seed: 3032961957
module module_0 #(
    parameter id_13 = 32'd32,
    parameter id_14 = 32'd61
) (
    output tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri1 id_10,
    output wire id_11
);
  assign id_0  = id_9;
  assign id_11 = id_8;
  defparam id_13.id_14 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6
);
  wire id_8;
  wire id_9, id_10;
  module_0(
      id_6, id_5, id_6, id_1, id_4, id_0, id_6, id_1, id_1, id_1, id_1, id_2
  );
endmodule
