<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="@E [SIM-4] *** C/RTL co-simulation finished: FAIL ***&#xA;&#xA;    while executing&#xA;&quot;cosim_design -ldflags {-lcrypto -lssl -ldl} -trace_level none -rtl verilog -tool auto&quot;&#xA;    (file &quot;/Xilinx/xilinx_workspace/aes_runner/solution1/cosim.tcl&quot; line 8)" projectName="aes_runner" solutionName="solution1" date="2015-05-08T12:15:17.287-0600"/>
        <logs message="@E [SIM-320] Generating test vectors failed." projectName="aes_runner" solutionName="solution1" date="2015-05-08T12:15:17.273-0600"/>
        <logs message="@E [SIM-360] Aborting co-simulation: C TB simulation failed." projectName="aes_runner" solutionName="solution1" date="2015-05-08T12:15:17.258-0600"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Legalizing port name 'aes/length' to 'aes/length_r'." projectName="aes_runner" solutionName="solution1" date="2015-05-08T12:13:46.342-0600" type="Warning"/>
        <logs message="@W [SYNCHK-23] aes_runner/source/aes.cpp:178: variable-indexed range selection may cause suboptimal QoR." projectName="aes_runner" solutionName="solution1" date="2015-05-08T12:13:39.053-0600" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
