#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun May 28 15:45:21 2017
# Process ID: 6860
# Current directory: D:/Projects/3ph_f2f/vivado/3ph_f2f_revA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8732 D:\Projects\3ph_f2f\vivado\3ph_f2f_revA\3ph_f2f_revA.xpr
# Log file: D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/vivado.log
# Journal file: D:/Projects/3ph_f2f/vivado/3ph_f2f_revA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/Projects/3ph_f2f/vivado/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/Projects/3ph_f2f/vivado/ip_repo/adc_interface_1_0/src
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'analog_IF_tb.vhd'.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp d:/Projects/3ph_f2f/vivado/ip_repo/adc_interface_1_0/src/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::current_core d:/Projects/3ph_f2f/vivado/ip_repo/adc_interface_1_0/src/component.xml
update_compile_order -fileset sources_1
set_property top analog_IF [current_fileset]
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  d:/Projects/3ph_f2f/vivado/ip_repo/adc_interface_1_0/src/analog_IF_tb.vhd]
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'analog_IF_tb.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'analog_IF_tb.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [Ipptcl 7-560] Setting top module name 'analog_IF' for file group 'xilinx_anylanguagebehavioralsimulation'.
INFO: [Ipptcl 7-560] Setting top module name 'analog_IF' for file group 'xilinx_anylanguagesynthesis'.
INFO: [Ipptcl 7-560] Setting top module name 'analog_IF_tb' for file group 'xilinx_testbench'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
current_project 3ph_f2f_revA
current_project edit_ip_project
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
close_project
create_project adc_interface D:/Projects/adc_interface -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse D:/Projects/3ph_f2f/vivado/ip_repo/adc_interface_1_0/src/adc_interface.vhd
add_files -fileset sim_1 -norecurse D:/Projects/3ph_f2f/vivado/ip_repo/adc_interface_1_0/src/adc_interface_tb.vhd
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/projects/adc_interface/adc_interface.srcs -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
set_property vendor PSC [ipx::current_core]
set_property library 3ph_lib [ipx::current_core]
set_property library 3ph-lib [ipx::current_core]
set_property library 3phLib [ipx::current_core]
set_property library threePhase_lib [ipx::current_core]
set_property vendor_display_name {Power Smart Control} [ipx::current_core]
set_property  ip_repo_paths  D:/Projects/3ph_f2f/vivado/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {d:/projects/adc_interface/adc_interface.srcs d:/Projects/3ph_f2f/vivado/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/adc_interface/adc_interface.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\projects\adc_interface\adc_interface.srcs\PSC_threePhase_lib_adc_interface_1.0.zip} [ipx::current_core]
update_files -from_files D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface.vhd -to_files D:/Projects/adc_interface/adc_interface.srcs/sources_1/imports/src/adc_interface.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Projects/adc_interface/adc_interface.srcs/sources_1/imports/src/adc_interface.vhd' with file 'D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface.vhd' to 'D:/Projects/adc_interface/adc_interface.srcs/sources_1/imports/src/adc_interface.vhd'.
update_files -from_files D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface_tb.vhd -to_files D:/Projects/adc_interface/adc_interface.srcs/sim_1/imports/src/adc_interface_tb.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Projects/adc_interface/adc_interface.srcs/sim_1/imports/src/adc_interface_tb.vhd' with file 'D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface_tb.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface_tb.vhd' to 'D:/Projects/adc_interface/adc_interface.srcs/sim_1/imports/src/adc_interface_tb.vhd'.
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/adc_interface/adc_interface.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\projects\adc_interface\adc_interface.srcs\PSC_threePhase_lib_adc_interface_1.0.zip} [ipx::current_core]
set_property library lib3ph [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/adc_interface/adc_interface.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\projects\adc_interface\adc_interface.srcs\PSC_lib3ph_adc_interface_1.0.zip} [ipx::current_core]
remove_files  D:/Projects/adc_interface/adc_interface.srcs/sources_1/imports/src/adc_interface.vhd
file mkdir D:/Projects/adc_interface/adc_interface.srcs/sources_1/new
close [ open D:/Projects/adc_interface/adc_interface.srcs/sources_1/new/adc_interface.vhd w ]
add_files D:/Projects/adc_interface/adc_interface.srcs/sources_1/new/adc_interface.vhd
update_compile_order -fileset sources_1
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/adc_interface/adc_interface.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\projects\adc_interface\adc_interface.srcs\PSC_lib3ph_adc_interface_1.0.zip} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'sources_1/imports/src/adc_interface.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'sources_1/imports/src/adc_interface.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/adc_interface/adc_interface.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\projects\adc_interface\adc_interface.srcs\PSC_lib3ph_adc_interface_1.0.zip} [ipx::current_core]
remove_files  D:/Projects/adc_interface/adc_interface.srcs/sources_1/new/adc_interface.vhd
add_files -norecurse D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface.vhd
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'sources_1/new/adc_interface.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'sources_1/new/adc_interface.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/adc_interface/adc_interface.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\projects\adc_interface\adc_interface.srcs\PSC_lib3ph_adc_interface_1.0.zip} [ipx::current_core]
remove_files  D:/Projects/adc_interface/adc_interface.srcs/hdl/adc_interface.vhd
remove_files  -fileset sim_1 D:/Projects/adc_interface/adc_interface.srcs/sim_1/imports/src/adc_interface_tb.vhd
add_files -norecurse D:/Projects/adc_interface/adc_interface.srcs/src/adc_interface.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Projects/adc_interface/adc_interface.srcs/sim/adc_interface_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'hdl/adc_interface.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'hdl/adc_interface.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5110] 'File Group 'xilinx_testbench (Test Bench)'': File 'sim_1/imports/src/adc_interface_tb.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: d:\projects\adc_interface\adc_interface.srcs\hdl is not a directory. (See D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/vivado_pid6860.debug)
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: d:\projects\adc_interface\adc_interface.srcs\hdl is not a directory. (See D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/vivado_pid6860.debug)
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: d:\projects\adc_interface\adc_interface.srcs\hdl is not a directory. (See D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/vivado_pid6860.debug)
update_ip_catalog -rebuild -repo_path d:/projects/adc_interface/adc_interface.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/adc_interface/adc_interface.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\projects\adc_interface\adc_interface.srcs\PSC_lib3ph_adc_interface_1.0.zip} [ipx::current_core]
close_project
open_project D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
open_bd_design {D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <top_design> from BD file <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd>
startgroup
create_bd_cell -type ip -vlnv PSC:lib3ph:adc_interface:1.0 adc_interface_0
endgroup
set_property location {2 604 -349} [get_bd_cells processing_system7_0]
ipx::edit_ip_in_project -upgrade true -name adc_interface_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/adc_interface_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_adc_interface_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/adc_interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project 3ph_f2f_revA
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name FSM_controller_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/FSM_controller_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_fsm_controller_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/fsm_controller_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property library lib_3ph [ipx::current_core]
set_property library lib3ph [ipx::current_core]
set_property taxonomy /AXI_Peripheral [ipx::current_core]
set_property previous_version_for_upgrade UC3M:user:FSM_controller:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\Projects\3ph_f2f\vivado\ip_repo\PSC_lib3ph_fsm_controller_1_0\UC3M_lib3ph_FSM_controller_1.0.zip} [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project 3ph_f2f_revA' during processing of event '267'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
current_project 3ph_f2f_revA
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name FSM_controller_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/FSM_controller_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_fsm_controller_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/fsm_controller_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property name fsm_controller [ipx::current_core]
set_property description {FSM controller for the 3ph f2f platform} [ipx::current_core]
set_property vendor PSC [ipx::current_core]
set_property previous_version_for_upgrade {UC3M:user:FSM_controller:1.0 UC3M:lib3ph:FSM_controller:1.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\Projects\3ph_f2f\vivado\ip_repo\PSC_lib3ph_fsm_controller_1_0\PSC_lib3ph_fsm_controller_1.0.zip} [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project 3ph_f2f_revA' during processing of event '267'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
current_project 3ph_f2f_revA
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name adc_interface_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/adc_interface_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_adc_interface_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/adc_interface_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property display_name adc_interface_v1.0 [ipx::current_core]
set_property description {ADC interface for 3ph f2f system} [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\Projects\3ph_f2f\vivado\ip_repo\PSC_lib3ph_adc_interface_1_0\PSC_lib3ph_adc_interface_1.0.zip} [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project 3ph_f2f_revA' during processing of event '267'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
current_project 3ph_f2f_revA
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
report_ip_status -name ip_status
current_project adc_interface_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
current_project 3ph_f2f_revA
ipx::edit_ip_in_project -upgrade true -name adc_interface_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/adc_interface_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_adc_interface_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/adc_interface_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property display_name ADC_interface_v1.0 [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\Projects\3ph_f2f\vivado\ip_repo\PSC_lib3ph_adc_interface_1_0\PSC_lib3ph_adc_interface_1.0.zip} [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project 3ph_f2f_revA' during processing of event '267'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
current_project 3ph_f2f_revA
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
report_ip_status -name ip_status
current_project adc_interface_v1_0_project
current_project 3ph_f2f_revA
ipx::edit_ip_in_project -upgrade true -name FSM_controller_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/FSM_controller_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_fsm_controller_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/fsm_controller_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property vendor_display_name {Power Smart Control} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\Projects\3ph_f2f\vivado\ip_repo\PSC_lib3ph_fsm_controller_1_0\PSC_lib3ph_fsm_controller_1.0.zip} [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project 3ph_f2f_revA' during processing of event '267'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
startgroup
current_project 3ph_f2f_revA
create_bd_cell -type ip -vlnv PSC:lib3ph:fsm_controller:1.0 fsm_controller_0
endgroup
current_project adc_interface_v1_0_project
close_project
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins fsm_controller_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</fsm_controller_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
connect_bd_net [get_bd_pins adc_interface_0/CLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins adc_interface_0/nRST] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /adc_interface_0/nRST(undef)
connect_bd_net [get_bd_pins fsm_controller_0/ADC_START] [get_bd_pins adc_interface_0/ACQ_START]
startgroup
make_bd_pins_external  [get_bd_pins adc_interface_0/SDATA]
endgroup
connect_bd_net [get_bd_pins fsm_controller_0/ADC_DONE] [get_bd_pins adc_interface_0/ACQ_DONE]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
save_bd_design
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd> 
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/ui/bd_4b95f7a8.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 19:21:14 2017...
