Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Sep 28 17:47:37 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lan_control_sets_placed.rpt
| Design       : lan
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   521 |
|    Minimum number of control sets                        |   521 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1302 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   521 |
| >= 0 to < 4        |    36 |
| >= 4 to < 6        |   160 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     5 |
| >= 16              |   258 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7225 |         1929 |
| No           | No                    | Yes                    |             185 |           62 |
| No           | Yes                   | No                     |            1367 |          586 |
| Yes          | No                    | No                     |            3876 |         1217 |
| Yes          | No                    | Yes                    |             131 |           34 |
| Yes          | Yes                   | No                     |             722 |          197 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                     | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                    |                1 |              1 |         1.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | i_eth_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/mmcme2_base_inst1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                           |                1 |              3 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                        |                1 |              3 |         3.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                2 |              4 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                   | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                    |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | i_eth_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/mmcme2_base_inst1                                                                                                                                                                               |                3 |              4 |         1.33 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                          | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | bd_base_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[12]_i_1_n_0                                                                                                                                                                      |                2 |              6 |         3.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                       | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[12]_i_1_n_0                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                2 |              7 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                1 |              8 |         8.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                    | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  clk_eth_BUFG                                  | i_eth_frm_tx/oTxData[7]_i_1_n_0                                                                                                                                                                                                                          | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | i_axis_width_converter_tx/downsize.m_axis_tvalid_reg1                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | i_axis_width_converter_tx/downsize.s_axis_tkeep_reg                                                                                                                                                                                                      | i_axis_width_converter_tx/downsize.s_axis_tdata_reg[31]_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | i_eth_frm_rx/rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                4 |              8 |         2.00 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_eth_BUFG                                  | i_eth_tx_fifo/m_txdata[7]_i_1_n_0                                                                                                                                                                                                                        | i_eth_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/mmcme2_base_inst1                                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                3 |             10 |         3.33 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                2 |             10 |         5.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             11 |         1.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                8 |             12 |         1.50 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                3 |             14 |         4.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                9 |             15 |         1.67 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                           |                7 |             17 |         2.43 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                          |                6 |             19 |         3.17 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                5 |             19 |         3.80 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                             | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                5 |             20 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                     |                                                                                                                                                                                                                                         |                9 |             20 |         2.22 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                  |                7 |             21 |         3.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | i_axis_width_converter_tx/downsize.s_axis_tkeep_reg                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                           |               12 |             27 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_eth_BUFG                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |               11 |             28 |         2.55 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             31 |         2.82 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                   | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                        |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  clk_eth_BUFG                                  | i_eth_frm_tx/i_eth_crc32/crc[31]_i_1_n_0                                                                                                                                                                                                                 | i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                             |                8 |             32 |         4.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                   | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                                                                                      |                7 |             32 |         4.57 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg[0]                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                           |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                7 |             33 |         4.71 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                               |               19 |             36 |         1.89 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                          |               13 |             36 |         2.77 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |               14 |             40 |         2.86 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             41 |         2.73 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             46 |         5.75 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 | bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             46 |         5.11 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             47 |         2.76 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             53 |         3.79 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             53 |         3.31 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             65 |         2.95 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |         2.00 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               16 |             66 |         4.12 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               42 |             90 |         2.14 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               34 |             90 |         2.65 |
|  clk_eth_BUFG                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  clk_eth_BUFG                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
|  bd_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              489 |           1849 |         3.78 |
|  clk_eth_BUFG                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1433 |           5442 |         3.80 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


