{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 15:52:28 2019 " "Info: Processing started: Sat May 04 15:52:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3-reg -c lab3-reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-reg -c lab3-reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 176 -40 128 192 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74195:inst1\|16 74195:inst1\|16 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"74195:inst1\|16\" and destination register \"74195:inst1\|16\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.484 ns + Longest register register " "Info: + Longest register to register delay is 1.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst1\|16 1 REG LCFF_X41_Y8_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.150 ns) 0.470 ns Enable2:inst\|choice2:inst1\|inst4~0 2 COMB LCCOMB_X41_Y8_N16 1 " "Info: 2: + IC(0.320 ns) + CELL(0.150 ns) = 0.470 ns; Loc. = LCCOMB_X41_Y8_N16; Fanout = 1; COMB Node = 'Enable2:inst\|choice2:inst1\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { 74195:inst1|16 Enable2:inst|choice2:inst1|inst4~0 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 0.993 ns Enable2:inst\|choice2:inst1\|inst4~1 3 COMB LCCOMB_X41_Y8_N26 2 " "Info: 3: + IC(0.252 ns) + CELL(0.271 ns) = 0.993 ns; Loc. = LCCOMB_X41_Y8_N26; Fanout = 2; COMB Node = 'Enable2:inst\|choice2:inst1\|inst4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Enable2:inst|choice2:inst1|inst4~0 Enable2:inst|choice2:inst1|inst4~1 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 1.400 ns 74195:inst1\|24~0 4 COMB LCCOMB_X41_Y8_N28 1 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 1.400 ns; Loc. = LCCOMB_X41_Y8_N28; Fanout = 1; COMB Node = '74195:inst1\|24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Enable2:inst|choice2:inst1|inst4~1 74195:inst1|24~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 504 568 296 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.484 ns 74195:inst1\|16 5 REG LCFF_X41_Y8_N29 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.484 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst1|24~0 74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.655 ns ( 44.14 % ) " "Info: Total cell delay = 0.655 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 55.86 % ) " "Info: Total interconnect delay = 0.829 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { 74195:inst1|16 Enable2:inst|choice2:inst1|inst4~0 Enable2:inst|choice2:inst1|inst4~1 74195:inst1|24~0 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { 74195:inst1|16 {} Enable2:inst|choice2:inst1|inst4~0 {} Enable2:inst|choice2:inst1|inst4~1 {} 74195:inst1|24~0 {} 74195:inst1|16 {} } { 0.000ns 0.320ns 0.252ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.897 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 176 -40 128 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.537 ns) 3.897 ns 74195:inst1\|16 2 REG LCFF_X41_Y8_N29 3 " "Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 35.90 % ) " "Info: Total cell delay = 1.399 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 64.10 % ) " "Info: Total interconnect delay = 2.498 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.897 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 176 -40 128 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.537 ns) 3.897 ns 74195:inst1\|16 2 REG LCFF_X41_Y8_N29 3 " "Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 35.90 % ) " "Info: Total cell delay = 1.399 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 64.10 % ) " "Info: Total interconnect delay = 2.498 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { 74195:inst1|16 Enable2:inst|choice2:inst1|inst4~0 Enable2:inst|choice2:inst1|inst4~1 74195:inst1|24~0 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { 74195:inst1|16 {} Enable2:inst|choice2:inst1|inst4~0 {} Enable2:inst|choice2:inst1|inst4~1 {} 74195:inst1|24~0 {} 74195:inst1|16 {} } { 0.000ns 0.320ns 0.252ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 74195:inst1|16 {} } {  } {  } "" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74195:inst1\|16 A0 CLK 4.139 ns register " "Info: tsu for register \"74195:inst1\|16\" (data pin = \"A0\", clock pin = \"CLK\") is 4.139 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.072 ns + Longest pin register " "Info: + Longest pin to register delay is 8.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 PIN PIN_U4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 6; PIN Node = 'A0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 352 552 720 368 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.788 ns) + CELL(0.438 ns) 7.058 ns Enable2:inst\|choice2:inst1\|inst4~0 2 COMB LCCOMB_X41_Y8_N16 1 " "Info: 2: + IC(5.788 ns) + CELL(0.438 ns) = 7.058 ns; Loc. = LCCOMB_X41_Y8_N16; Fanout = 1; COMB Node = 'Enable2:inst\|choice2:inst1\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.226 ns" { A0 Enable2:inst|choice2:inst1|inst4~0 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 7.581 ns Enable2:inst\|choice2:inst1\|inst4~1 3 COMB LCCOMB_X41_Y8_N26 2 " "Info: 3: + IC(0.252 ns) + CELL(0.271 ns) = 7.581 ns; Loc. = LCCOMB_X41_Y8_N26; Fanout = 2; COMB Node = 'Enable2:inst\|choice2:inst1\|inst4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Enable2:inst|choice2:inst1|inst4~0 Enable2:inst|choice2:inst1|inst4~1 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.988 ns 74195:inst1\|24~0 4 COMB LCCOMB_X41_Y8_N28 1 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 7.988 ns; Loc. = LCCOMB_X41_Y8_N28; Fanout = 1; COMB Node = '74195:inst1\|24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Enable2:inst|choice2:inst1|inst4~1 74195:inst1|24~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 504 568 296 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.072 ns 74195:inst1\|16 5 REG LCFF_X41_Y8_N29 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.072 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst1|24~0 74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 21.99 % ) " "Info: Total cell delay = 1.775 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.297 ns ( 78.01 % ) " "Info: Total interconnect delay = 6.297 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.072 ns" { A0 Enable2:inst|choice2:inst1|inst4~0 Enable2:inst|choice2:inst1|inst4~1 74195:inst1|24~0 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.072 ns" { A0 {} A0~combout {} Enable2:inst|choice2:inst1|inst4~0 {} Enable2:inst|choice2:inst1|inst4~1 {} 74195:inst1|24~0 {} 74195:inst1|16 {} } { 0.000ns 0.000ns 5.788ns 0.252ns 0.257ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.897 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 176 -40 128 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.537 ns) 3.897 ns 74195:inst1\|16 2 REG LCFF_X41_Y8_N29 3 " "Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 35.90 % ) " "Info: Total cell delay = 1.399 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 64.10 % ) " "Info: Total interconnect delay = 2.498 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.072 ns" { A0 Enable2:inst|choice2:inst1|inst4~0 Enable2:inst|choice2:inst1|inst4~1 74195:inst1|24~0 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.072 ns" { A0 {} A0~combout {} Enable2:inst|choice2:inst1|inst4~0 {} Enable2:inst|choice2:inst1|inst4~1 {} 74195:inst1|24~0 {} 74195:inst1|16 {} } { 0.000ns 0.000ns 5.788ns 0.252ns 0.257ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|16 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y\[3\] 74195:inst1\|18 10.068 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\[3\]\" through register \"74195:inst1\|18\" is 10.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.897 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 176 -40 128 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.537 ns) 3.897 ns 74195:inst1\|18 2 REG LCFF_X41_Y8_N25 2 " "Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { CLK 74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 35.90 % ) " "Info: Total cell delay = 1.399 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 64.10 % ) " "Info: Total interconnect delay = 2.498 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|18 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.921 ns + Longest register pin " "Info: + Longest register to pin delay is 5.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst1\|18 1 REG LCFF_X41_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.275 ns) 0.594 ns Enable2:inst\|choice2:inst3\|inst4~0 2 COMB LCCOMB_X41_Y8_N0 1 " "Info: 2: + IC(0.319 ns) + CELL(0.275 ns) = 0.594 ns; Loc. = LCCOMB_X41_Y8_N0; Fanout = 1; COMB Node = 'Enable2:inst\|choice2:inst3\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { 74195:inst1|18 Enable2:inst|choice2:inst3|inst4~0 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 0.992 ns Enable2:inst\|choice2:inst3\|inst4~1 3 COMB LCCOMB_X41_Y8_N10 2 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 0.992 ns; Loc. = LCCOMB_X41_Y8_N10; Fanout = 2; COMB Node = 'Enable2:inst\|choice2:inst3\|inst4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Enable2:inst|choice2:inst3|inst4~0 Enable2:inst|choice2:inst3|inst4~1 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(2.808 ns) 5.921 ns Y\[3\] 4 PIN PIN_AE22 0 " "Info: 4: + IC(2.121 ns) + CELL(2.808 ns) = 5.921 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'Y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { Enable2:inst|choice2:inst3|inst4~1 Y[3] } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 416 -64 112 432 "Y\[3..0\]" "" } { 88 160 232 104 "Y\[0\]" "" } { 104 160 232 120 "Y\[1\]" "" } { 120 160 232 136 "Y\[2\]" "" } { 136 160 232 152 "Y\[3\]" "" } { 408 160 224 424 "Y\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.233 ns ( 54.60 % ) " "Info: Total cell delay = 3.233 ns ( 54.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 45.40 % ) " "Info: Total interconnect delay = 2.688 ns ( 45.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { 74195:inst1|18 Enable2:inst|choice2:inst3|inst4~0 Enable2:inst|choice2:inst3|inst4~1 Y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { 74195:inst1|18 {} Enable2:inst|choice2:inst3|inst4~0 {} Enable2:inst|choice2:inst3|inst4~1 {} Y[3] {} } { 0.000ns 0.319ns 0.248ns 2.121ns } { 0.000ns 0.275ns 0.150ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|18 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { 74195:inst1|18 Enable2:inst|choice2:inst3|inst4~0 Enable2:inst|choice2:inst3|inst4~1 Y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { 74195:inst1|18 {} Enable2:inst|choice2:inst3|inst4~0 {} Enable2:inst|choice2:inst3|inst4~1 {} Y[3] {} } { 0.000ns 0.319ns 0.248ns 2.121ns } { 0.000ns 0.275ns 0.150ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 Y\[0\] 12.506 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"Y\[0\]\" is 12.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 PIN PIN_U4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 6; PIN Node = 'A0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 352 552 720 368 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.782 ns) + CELL(0.438 ns) 7.052 ns Enable2:inst\|choice2:inst\|inst4~0 2 COMB LCCOMB_X41_Y8_N4 1 " "Info: 2: + IC(5.782 ns) + CELL(0.438 ns) = 7.052 ns; Loc. = LCCOMB_X41_Y8_N4; Fanout = 1; COMB Node = 'Enable2:inst\|choice2:inst\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { A0 Enable2:inst|choice2:inst|inst4~0 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 7.575 ns Enable2:inst\|choice2:inst\|inst4~1 3 COMB LCCOMB_X41_Y8_N30 2 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 7.575 ns; Loc. = LCCOMB_X41_Y8_N30; Fanout = 2; COMB Node = 'Enable2:inst\|choice2:inst\|inst4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Enable2:inst|choice2:inst|inst4~0 Enable2:inst|choice2:inst|inst4~1 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(2.788 ns) 12.506 ns Y\[0\] 4 PIN PIN_V18 0 " "Info: 4: + IC(2.143 ns) + CELL(2.788 ns) = 12.506 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { Enable2:inst|choice2:inst|inst4~1 Y[0] } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 416 -64 112 432 "Y\[3..0\]" "" } { 88 160 232 104 "Y\[0\]" "" } { 104 160 232 120 "Y\[1\]" "" } { 120 160 232 136 "Y\[2\]" "" } { 136 160 232 152 "Y\[3\]" "" } { 408 160 224 424 "Y\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.333 ns ( 34.65 % ) " "Info: Total cell delay = 4.333 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.173 ns ( 65.35 % ) " "Info: Total interconnect delay = 8.173 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { A0 Enable2:inst|choice2:inst|inst4~0 Enable2:inst|choice2:inst|inst4~1 Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { A0 {} A0~combout {} Enable2:inst|choice2:inst|inst4~0 {} Enable2:inst|choice2:inst|inst4~1 {} Y[0] {} } { 0.000ns 0.000ns 5.782ns 0.248ns 2.143ns } { 0.000ns 0.832ns 0.438ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74195:inst1\|18 R1\[3\] CLK 1.042 ns register " "Info: th for register \"74195:inst1\|18\" (data pin = \"R1\[3\]\", clock pin = \"CLK\") is 1.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.897 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 176 -40 128 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.537 ns) 3.897 ns 74195:inst1\|18 2 REG LCFF_X41_Y8_N25 2 " "Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { CLK 74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 35.90 % ) " "Info: Total cell delay = 1.399 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 64.10 % ) " "Info: Total interconnect delay = 2.498 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|18 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.121 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns R1\[3\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'R1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 384 552 720 400 "R1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.420 ns) 2.632 ns Enable2:inst\|choice2:inst3\|inst4~1 2 COMB LCCOMB_X41_Y8_N10 2 " "Info: 2: + IC(1.223 ns) + CELL(0.420 ns) = 2.632 ns; Loc. = LCCOMB_X41_Y8_N10; Fanout = 2; COMB Node = 'Enable2:inst\|choice2:inst3\|inst4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { R1[3] Enable2:inst|choice2:inst3|inst4~1 } "NODE_NAME" } } { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { { 120 464 528 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.037 ns 74195:inst1\|26~0 3 COMB LCCOMB_X41_Y8_N24 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.037 ns; Loc. = LCCOMB_X41_Y8_N24; Fanout = 1; COMB Node = '74195:inst1\|26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Enable2:inst|choice2:inst3|inst4~1 74195:inst1|26~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.121 ns 74195:inst1\|18 4 REG LCFF_X41_Y8_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.121 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst1|26~0 74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 52.64 % ) " "Info: Total cell delay = 1.643 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.478 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.478 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { R1[3] Enable2:inst|choice2:inst3|inst4~1 74195:inst1|26~0 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.121 ns" { R1[3] {} R1[3]~combout {} Enable2:inst|choice2:inst3|inst4~1 {} 74195:inst1|26~0 {} 74195:inst1|18 {} } { 0.000ns 0.000ns 1.223ns 0.255ns 0.000ns } { 0.000ns 0.989ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { CLK 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { CLK {} CLK~combout {} 74195:inst1|18 {} } { 0.000ns 0.000ns 2.498ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { R1[3] Enable2:inst|choice2:inst3|inst4~1 74195:inst1|26~0 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.121 ns" { R1[3] {} R1[3]~combout {} Enable2:inst|choice2:inst3|inst4~1 {} 74195:inst1|26~0 {} 74195:inst1|18 {} } { 0.000ns 0.000ns 1.223ns 0.255ns 0.000ns } { 0.000ns 0.989ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 15:52:29 2019 " "Info: Processing ended: Sat May 04 15:52:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
