open_project ip_cores
set_top ${DACE_KERNEL_NAME}
add_files -cflags "-std=c++11 -DDACE_SYNTHESIS -DDACE_XILINX -DDACE_XILINX_DEVICE_CODE -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -DVITIS_MAJOR_VERSION=2021 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2021.1 -D__VITIS_HLS__ -I${DACE_RUNTIME_DIR}/include -I${DACE_HLSLIB_DIR}/include -I${CMAKE_BINARY_DIR}" "${DACE_IP}"
open_solution "${DACE_KERNEL_NAME}" -flow_target vivado
set_part ${DACE_XILINX_PART_NAME}
create_clock -period ${DACE_XILINX_INTERNAL_TARGET_CLOCK}MHz -name default
csynth_design
export_design -format ip_catalog
quit