// Seed: 1832890685
module module_0 (
    input  wand  id_0,
    output uwire id_1,
    input  tri1  id_2
);
  assign id_1 = 1'b0;
  assign module_1.id_18 = 0;
  logic [1 : -1] id_4;
  assign id_1 = 1'b0 * 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd26
) (
    output tri0 id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    output tri0 _id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_4
  );
  logic [(  1  )  ^  id_14 : -1] id_17 = 1, id_18, id_19, id_20, id_21;
endmodule
