
        Core Clock: 1500000000.0 Hz
        Pod Size: 4x1
        L1SP Size: 131072
        DRAM Clock: 1000000000.0 Hz
        DRAM Size: 2147483648
        $-Assoc: 2
        $-Size:  131072 B
        
H * * * 
$ $ $ $ 
C C C C 
$ $ $ $ 

SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 16 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 16 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x800000000001e000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x800000000001e000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x800000000001c000 spHigh = 0x800000000001e000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x800000000001c000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x800000000001a000 spHigh = 0x800000000001c000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x800000000001a000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000018000 spHigh = 0x800000000001a000
SSTRISCVCore[configureHarts:60]: Hart 4 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 4 spLow = 0x8000000000016000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 5 sp = 0x8000000000016000
SSTRISCVCore[configureHarts:64]: Hart 5 spLow = 0x8000000000014000 spHigh = 0x8000000000016000
SSTRISCVCore[configureHarts:60]: Hart 6 sp = 0x8000000000014000
SSTRISCVCore[configureHarts:64]: Hart 6 spLow = 0x8000000000012000 spHigh = 0x8000000000014000
SSTRISCVCore[configureHarts:60]: Hart 7 sp = 0x8000000000012000
SSTRISCVCore[configureHarts:64]: Hart 7 spLow = 0x8000000000010000 spHigh = 0x8000000000012000
SSTRISCVCore[configureHarts:60]: Hart 8 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 8 spLow = 0x800000000000e000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 9 sp = 0x800000000000e000
SSTRISCVCore[configureHarts:64]: Hart 9 spLow = 0x800000000000c000 spHigh = 0x800000000000e000
SSTRISCVCore[configureHarts:60]: Hart 10 sp = 0x800000000000c000
SSTRISCVCore[configureHarts:64]: Hart 10 spLow = 0x800000000000a000 spHigh = 0x800000000000c000
SSTRISCVCore[configureHarts:60]: Hart 11 sp = 0x800000000000a000
SSTRISCVCore[configureHarts:64]: Hart 11 spLow = 0x8000000000008000 spHigh = 0x800000000000a000
SSTRISCVCore[configureHarts:60]: Hart 12 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 12 spLow = 0x8000000000006000 spHigh = 0x8000000000008000
SSTRISCVCore[configureHarts:60]: Hart 13 sp = 0x8000000000006000
SSTRISCVCore[configureHarts:64]: Hart 13 spLow = 0x8000000000004000 spHigh = 0x8000000000006000
SSTRISCVCore[configureHarts:60]: Hart 14 sp = 0x8000000000004000
SSTRISCVCore[configureHarts:64]: Hart 14 spLow = 0x8000000000002000 spHigh = 0x8000000000004000
SSTRISCVCore[configureHarts:60]: Hart 15 sp = 0x8000000000002000
SSTRISCVCore[configureHarts:64]: Hart 15 spLow = 0x8000000000000000 spHigh = 0x8000000000002000
SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 16 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 16 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x800000000001e000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x800000000001e000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x800000000001c000 spHigh = 0x800000000001e000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x800000000001c000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x800000000001a000 spHigh = 0x800000000001c000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x800000000001a000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000018000 spHigh = 0x800000000001a000
SSTRISCVCore[configureHarts:60]: Hart 4 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 4 spLow = 0x8000000000016000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 5 sp = 0x8000000000016000
SSTRISCVCore[configureHarts:64]: Hart 5 spLow = 0x8000000000014000 spHigh = 0x8000000000016000
SSTRISCVCore[configureHarts:60]: Hart 6 sp = 0x8000000000014000
SSTRISCVCore[configureHarts:64]: Hart 6 spLow = 0x8000000000012000 spHigh = 0x8000000000014000
SSTRISCVCore[configureHarts:60]: Hart 7 sp = 0x8000000000012000
SSTRISCVCore[configureHarts:64]: Hart 7 spLow = 0x8000000000010000 spHigh = 0x8000000000012000
SSTRISCVCore[configureHarts:60]: Hart 8 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 8 spLow = 0x800000000000e000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 9 sp = 0x800000000000e000
SSTRISCVCore[configureHarts:64]: Hart 9 spLow = 0x800000000000c000 spHigh = 0x800000000000e000
SSTRISCVCore[configureHarts:60]: Hart 10 sp = 0x800000000000c000
SSTRISCVCore[configureHarts:64]: Hart 10 spLow = 0x800000000000a000 spHigh = 0x800000000000c000
SSTRISCVCore[configureHarts:60]: Hart 11 sp = 0x800000000000a000
SSTRISCVCore[configureHarts:64]: Hart 11 spLow = 0x8000000000008000 spHigh = 0x800000000000a000
SSTRISCVCore[configureHarts:60]: Hart 12 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 12 spLow = 0x8000000000006000 spHigh = 0x8000000000008000
SSTRISCVCore[configureHarts:60]: Hart 13 sp = 0x8000000000006000
SSTRISCVCore[configureHarts:64]: Hart 13 spLow = 0x8000000000004000 spHigh = 0x8000000000006000
SSTRISCVCore[configureHarts:60]: Hart 14 sp = 0x8000000000004000
SSTRISCVCore[configureHarts:64]: Hart 14 spLow = 0x8000000000002000 spHigh = 0x8000000000004000
SSTRISCVCore[configureHarts:60]: Hart 15 sp = 0x8000000000002000
SSTRISCVCore[configureHarts:64]: Hart 15 spLow = 0x8000000000000000 spHigh = 0x8000000000002000
SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 16 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 16 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x800000000001e000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x800000000001e000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x800000000001c000 spHigh = 0x800000000001e000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x800000000001c000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x800000000001a000 spHigh = 0x800000000001c000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x800000000001a000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000018000 spHigh = 0x800000000001a000
SSTRISCVCore[configureHarts:60]: Hart 4 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 4 spLow = 0x8000000000016000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 5 sp = 0x8000000000016000
SSTRISCVCore[configureHarts:64]: Hart 5 spLow = 0x8000000000014000 spHigh = 0x8000000000016000
SSTRISCVCore[configureHarts:60]: Hart 6 sp = 0x8000000000014000
SSTRISCVCore[configureHarts:64]: Hart 6 spLow = 0x8000000000012000 spHigh = 0x8000000000014000
SSTRISCVCore[configureHarts:60]: Hart 7 sp = 0x8000000000012000
SSTRISCVCore[configureHarts:64]: Hart 7 spLow = 0x8000000000010000 spHigh = 0x8000000000012000
SSTRISCVCore[configureHarts:60]: Hart 8 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 8 spLow = 0x800000000000e000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 9 sp = 0x800000000000e000
SSTRISCVCore[configureHarts:64]: Hart 9 spLow = 0x800000000000c000 spHigh = 0x800000000000e000
SSTRISCVCore[configureHarts:60]: Hart 10 sp = 0x800000000000c000
SSTRISCVCore[configureHarts:64]: Hart 10 spLow = 0x800000000000a000 spHigh = 0x800000000000c000
SSTRISCVCore[configureHarts:60]: Hart 11 sp = 0x800000000000a000
SSTRISCVCore[configureHarts:64]: Hart 11 spLow = 0x8000000000008000 spHigh = 0x800000000000a000
SSTRISCVCore[configureHarts:60]: Hart 12 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 12 spLow = 0x8000000000006000 spHigh = 0x8000000000008000
SSTRISCVCore[configureHarts:60]: Hart 13 sp = 0x8000000000006000
SSTRISCVCore[configureHarts:64]: Hart 13 spLow = 0x8000000000004000 spHigh = 0x8000000000006000
SSTRISCVCore[configureHarts:60]: Hart 14 sp = 0x8000000000004000
SSTRISCVCore[configureHarts:64]: Hart 14 spLow = 0x8000000000002000 spHigh = 0x800000000000400Integer Matrix Mult: N=64 (Total elements per matrix: 4096)
Hardware: Total Harts=64
Workload: Threads=16
Verification: ENABLED
GEMM Calculation Complete.
Running Verification (Serial Check)...
Spot Check C[32][32] = 19808
PASS
DBG: Master signaling exit.
0
SSTRISCVCore[configureHarts:60]: Hart 15 sp = 0x8000000000002000
SSTRISCVCore[configureHarts:64]: Hart 15 spLow = 0x8000000000000000 spHigh = 0x8000000000002000
SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 16 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 16 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x800000000001e000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x800000000001e000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x800000000001c000 spHigh = 0x800000000001e000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x800000000001c000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x800000000001a000 spHigh = 0x800000000001c000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x800000000001a000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000018000 spHigh = 0x800000000001a000
SSTRISCVCore[configureHarts:60]: Hart 4 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 4 spLow = 0x8000000000016000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 5 sp = 0x8000000000016000
SSTRISCVCore[configureHarts:64]: Hart 5 spLow = 0x8000000000014000 spHigh = 0x8000000000016000
SSTRISCVCore[configureHarts:60]: Hart 6 sp = 0x8000000000014000
SSTRISCVCore[configureHarts:64]: Hart 6 spLow = 0x8000000000012000 spHigh = 0x8000000000014000
SSTRISCVCore[configureHarts:60]: Hart 7 sp = 0x8000000000012000
SSTRISCVCore[configureHarts:64]: Hart 7 spLow = 0x8000000000010000 spHigh = 0x8000000000012000
SSTRISCVCore[configureHarts:60]: Hart 8 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 8 spLow = 0x800000000000e000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 9 sp = 0x800000000000e000
SSTRISCVCore[configureHarts:64]: Hart 9 spLow = 0x800000000000c000 spHigh = 0x800000000000e000
SSTRISCVCore[configureHarts:60]: Hart 10 sp = 0x800000000000c000
SSTRISCVCore[configureHarts:64]: Hart 10 spLow = 0x800000000000a000 spHigh = 0x800000000000c000
SSTRISCVCore[configureHarts:60]: Hart 11 sp = 0x800000000000a000
SSTRISCVCore[configureHarts:64]: Hart 11 spLow = 0x8000000000008000 spHigh = 0x800000000000a000
SSTRISCVCore[configureHarts:60]: Hart 12 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 12 spLow = 0x8000000000006000 spHigh = 0x8000000000008000
SSTRISCVCore[configureHarts:60]: Hart 13 sp = 0x8000000000006000
SSTRISCVCore[configureHarts:64]: Hart 13 spLow = 0x8000000000004000 spHigh = 0x8000000000006000
SSTRISCVCore[configureHarts:60]: Hart 14 sp = 0x8000000000004000
SSTRISCVCore[configureHarts:64]: Hart 14 spLow = 0x8000000000002000 spHigh = 0x8000000000004000
SSTRISCVCore[configureHarts:60]: Hart 15 sp = 0x8000000000002000
SSTRISCVCore[configureHarts:64]: Hart 15 spLow = 0x8000000000000000 spHigh = 0x8000000000002000
SSTRISCVCore[finish:282]: Finished
SSTRISCVCore[finish:282]: Finished
SSTRISCVCore[finish:282]: Finished
SSTRISCVCore[finish:282]: Finished
Simulation is complete, simulated time: 92.4196 ms
