;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-140
	MOV -1, <-56
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 9
	ADD #-30, 9
	SLT 0, -2
	SLT 0, -2
	SPL 0, <-2
	ADD 3, 20
	ADD 330, 9
	SPL 0, <402
	MOV -1, <-26
	MOV -1, <-26
	SUB @121, 603
	SUB @121, 603
	SUB @121, 603
	SUB @151, 203
	ADD 30, 9
	SPL 0, <792
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SUB @121, 103
	SUB @121, 103
	ADD 210, 30
	DJN <-701, @-420
	DJN <-701, @-420
	SPL 0, <-2
	JMP @72, #201
	SUB @121, -183
	SUB #0, -40
	SPL 0, <402
	DAT <0, <142
	SUB @121, -183
	ADD 210, 30
	MOV -7, <-20
	JMP @72, #201
	JMP @72, #201
	SUB @121, -183
	SPL 0, <792
	MOV -7, <-20
	CMP @127, 106
	SUB <0, @2
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	DAT #0, <792
	SPL 0, <402
	CMP -207, <-140
	CMP -207, <-140
