Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:31:42 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5100 &   4.5366 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2942   1.0500            1.1548 &   5.6913 r
  mprj/o_q[161] (net)                                    2   0.0143 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2942   1.0500   0.0000   0.0002 &   5.6916 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5180   1.0500            1.1679 &   6.8595 r
  mprj/o_q_dly[161] (net)                                2   0.0275 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5180   1.0500   0.0000   0.0007 &   6.8602 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7395   1.0500            5.7502 &  12.6104 r
  mprj/io_oeb[24] (net)                                  1   0.5707 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.6104 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   12.5404   9.7568   1.0500   6.2352   6.8204 &  19.4308 r
  data arrival time                                                                                                 19.4308

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9253 

  slack (with derating applied) (VIOLATED)                                                              -11.5308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6055 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9222   1.0500   0.0000   1.1859 &   4.2124 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1908   1.0500            1.0891 &   5.3015 r
  mprj/o_q[53] (net)                                     1   0.0077 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1908   1.0500   0.0000   0.0001 &   5.3016 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5358   1.0500            1.1670 &   6.4687 r
  mprj/o_q_dly[53] (net)                                 2   0.0286 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0886   0.5358   1.0500   0.0355   0.0380 &   6.5067 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0589   1.0500            4.8246 &  11.3312 r
  mprj/la_data_out[21] (net)                             1   0.4737 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.3312 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              10.3712   8.0691   1.0500   5.7013   6.1651 &  17.4963 r
  data arrival time                                                                                                 17.4963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8332 

  slack (with derating applied) (VIOLATED)                                                               -9.5963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7631 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5848   1.0500   0.0000   0.4451 &   3.4716 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1455   1.0500            1.0526 &   4.5242 r
  mprj/o_q[139] (net)                                    1   0.0046 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1455   1.0500   0.0000   0.0000 &   4.5243 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6213   1.0500            1.2137 &   5.7379 r
  mprj/o_q_dly[139] (net)                                2   0.0340 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0811   0.6213   1.0500   0.0323   0.0350 &   5.7729 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.2774   1.0500            5.9880 &  11.7610 r
  mprj/io_oeb[2] (net)                                   1   0.6051 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.7610 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    10.1207  10.3105   1.0500   4.2083   4.8191 &  16.5800 r
  data arrival time                                                                                                 16.5800

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7895 

  slack (with derating applied) (VIOLATED)                                                               -8.6800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8905 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9609   1.0500   0.0000   1.5546 &   4.5812 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3488   1.0500            1.1885 &   5.7697 r
  mprj/o_q[134] (net)                                    2   0.0178 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0730   0.3488   1.0500   0.0284   0.0300 &   5.7997 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9830   1.0500            1.4463 &   7.2460 r
  mprj/o_q_dly[134] (net)                                2   0.0557 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4537   0.9830   1.0500   0.1805   0.1940 &   7.4401 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7082   1.0500            5.6596 &  13.0996 r
  mprj/io_out[35] (net)                                  1   0.5709 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.0996 r
  io_out[35] (net) 
  io_out[35] (out)                                                    6.0811   9.7403   1.0500   2.4795   3.0029 &  16.1025 r
  data arrival time                                                                                                 16.1025

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.1025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.2025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7668 

  slack (with derating applied) (VIOLATED)                                                               -8.2025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.4357 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9699   1.0500   0.0000   1.4973 &   4.5239 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3086   1.0500            1.1637 &   5.6876 r
  mprj/o_q[160] (net)                                    2   0.0152 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0719   0.3086   1.0500   0.0293   0.0310 &   5.7186 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5108   1.0500            1.1651 &   6.8836 r
  mprj/o_q_dly[160] (net)                                2   0.0270 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0560   0.5108   1.0500   0.0221   0.0238 &   6.9074 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1037   1.0500            4.8167 &  11.7241 r
  mprj/io_oeb[23] (net)                                  1   0.4744 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.7241 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    7.9393   8.1184   1.0500   3.3305   3.7295 &  15.4536 r
  data arrival time                                                                                                 15.4536

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7359 

  slack (with derating applied) (VIOLATED)                                                               -7.5536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8177 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.5987 &   4.6253 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2479   1.0500            1.1260 &   5.7513 r
  mprj/o_q[169] (net)                                    2   0.0113 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0325   0.2479   1.0500   0.0129   0.0137 &   5.7650 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4568   1.0500            1.1257 &   6.8907 r
  mprj/o_q_dly[169] (net)                                2   0.0237 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0377   0.4568   1.0500   0.0146   0.0158 &   6.9065 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7529   1.0500            5.1247 &  12.0313 r
  mprj/io_oeb[32] (net)                                  1   0.5145 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0313 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    6.9364   8.7772   1.0500   2.7409   3.1971 &  15.2284 r
  data arrival time                                                                                                 15.2284

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7252 

  slack (with derating applied) (VIOLATED)                                                               -7.3284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6032 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9628   1.0500   0.0000   1.5685 &   4.5951 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2907   1.0500            1.1525 &   5.7476 r
  mprj/o_q[133] (net)                                    2   0.0141 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0320   0.2907   1.0500   0.0129   0.0138 &   5.7614 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8078   1.0500            1.3383 &   7.0996 r
  mprj/o_q_dly[133] (net)                                2   0.0450 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1241   0.8107   1.0500   0.0482   0.0540 &   7.1536 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.9952   1.0500            5.2579 &  12.4115 r
  mprj/io_out[34] (net)                                  1   0.5288 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.4115 r
  io_out[34] (net) 
  io_out[34] (out)                                                    4.7019   9.0269   1.0500   1.9220   2.3887 &  14.8002 r
  data arrival time                                                                                                 14.8002

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.8002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7048 

  slack (with derating applied) (VIOLATED)                                                               -6.9002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1955 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4764   1.0500   0.0000   0.3118 &   3.3384 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3783   1.0500            1.1994 &   4.5379 r
  mprj/o_q[9] (net)                                      2   0.0196 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3783   1.0500   0.0000   0.0003 &   4.5382 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5267   1.0500            1.1787 &   5.7169 r
  mprj/o_q_dly[9] (net)                                  2   0.0280 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2663   0.5267   1.0500   0.1088   0.1147 &   5.8316 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.2152   1.0500            4.8535 &  10.6851 r
  mprj/wbs_dat_o[9] (net)                                1   0.4839 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.6851 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  8.1811   8.2340   1.0500   3.5188   3.9465 &  14.6315 r
  data arrival time                                                                                                 14.6315

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.6315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6967 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6967 

  slack (with derating applied) (VIOLATED)                                                               -6.7315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.0348 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9614   1.0500   0.0000   1.5577 &   4.5843 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2398   1.0500            1.1209 &   5.7052 r
  mprj/o_q[168] (net)                                    2   0.0108 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2398   1.0500   0.0000   0.0001 &   5.7054 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4636   1.0500            1.1289 &   6.8343 r
  mprj/o_q_dly[168] (net)                                2   0.0241 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4636   1.0500   0.0000   0.0005 &   6.8348 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.4052   1.0500            4.9380 &  11.7728 r
  mprj/io_oeb[31] (net)                                  1   0.4943 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.7728 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    5.6786   8.4273   1.0500   2.2613   2.6689 &  14.4416 r
  data arrival time                                                                                                 14.4416

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.4416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6877 

  slack (with derating applied) (VIOLATED)                                                               -6.5416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8539 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5099 &   4.5365 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2777   1.0500            1.1446 &   5.6810 r
  mprj/o_q[123] (net)                                    2   0.0132 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0205   0.2777   1.0500   0.0082   0.0088 &   5.6899 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6616   1.0500            1.2525 &   6.9424 r
  mprj/o_q_dly[123] (net)                                2   0.0364 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1939   0.6616   1.0500   0.0773   0.0821 &   7.0245 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4973   1.0500            4.4712 &  11.4956 r
  mprj/io_out[24] (net)                                  1   0.4384 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4956 r
  io_out[24] (net) 
  io_out[24] (out)                                                    6.2833   7.5134   1.0500   2.5808   2.9362 &  14.4318 r
  data arrival time                                                                                                 14.4318

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.4318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6872 

  slack (with derating applied) (VIOLATED)                                                               -6.5318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8446 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.5986 &   4.6252 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3598   1.0500            1.1954 &   5.8206 r
  mprj/o_q[136] (net)                                    2   0.0185 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0493   0.3598   1.0500   0.0198   0.0210 &   5.8416 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9689   1.0500            1.4389 &   7.2805 r
  mprj/o_q_dly[136] (net)                                2   0.0548 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3688   0.9689   1.0500   0.1503   0.1619 &   7.4424 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7890   1.0500            5.0902 &  12.5326 r
  mprj/io_out[37] (net)                                  1   0.5147 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.5326 r
  io_out[37] (net) 
  io_out[37] (out)                                                    2.6728   8.8340   1.0500   1.0831   1.5682 &  14.1008 r
  data arrival time                                                                                                 14.1008

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6715 

  slack (with derating applied) (VIOLATED)                                                               -6.2008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5293 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8829   1.0500   0.0000   1.0429 &   4.0695 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3097   1.0500            1.1631 &   5.2326 r
  mprj/o_q[37] (net)                                     2   0.0153 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0824   0.3097   1.0500   0.0336   0.0355 &   5.2681 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4352   1.0500            1.1197 &   6.3878 r
  mprj/o_q_dly[37] (net)                                 2   0.0223 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0418   0.4352   1.0500   0.0169   0.0181 &   6.4059 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7990   1.0500            4.0772 &  10.4832 r
  mprj/la_data_out[5] (net)                              1   0.3981 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.4832 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                7.3943   6.8095   1.0500   3.2183   3.5493 &  14.0325 r
  data arrival time                                                                                                 14.0325

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.0325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6682 

  slack (with derating applied) (VIOLATED)                                                               -6.1325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4643 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9691   1.0500   0.0000   1.6349 &   4.6615 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3779   1.0500            1.2066 &   5.8681 r
  mprj/o_q[96] (net)                                     2   0.0196 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1385   0.3779   1.0500   0.0553   0.0583 &   5.9264 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3071   1.0500            1.0427 &   6.9691 r
  mprj/o_q_dly[96] (net)                                 2   0.0141 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3071   1.0500   0.0000   0.0002 &   6.9693 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0582   1.0500            4.1878 &  11.1572 r
  mprj/irq[0] (net)                                      1   0.4116 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  11.1572 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   5.5977   7.0730   1.0500   2.2980   2.6302 &  13.7874 r
  data arrival time                                                                                                 13.7874

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6565 

  slack (with derating applied) (VIOLATED)                                                               -5.8874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2308 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9693   1.0500   0.0000   1.4915 &   4.5181 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4910   1.0500            1.2731 &   5.7912 r
  mprj/o_q[59] (net)                                     2   0.0266 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3063   0.4910   1.0500   0.1236   0.1304 &   5.9217 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2530   1.0500            1.0117 &   6.9333 r
  mprj/o_q_dly[59] (net)                                 2   0.0106 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2530   1.0500   0.0000   0.0001 &   6.9334 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3409   1.0500            3.8034 &  10.7368 r
  mprj/la_data_out[27] (net)                             1   0.3714 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7368 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               6.0872   6.3499   1.0500   2.6639   2.9499 &  13.6868 r
  data arrival time                                                                                                 13.6868

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6517 

  slack (with derating applied) (VIOLATED)                                                               -5.7868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1350 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6823   1.0500   0.0000   0.6012 &   3.6278 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3161   1.0500            1.1641 &   4.7918 r
  mprj/o_q[49] (net)                                     2   0.0157 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0611   0.3161   1.0500   0.0247   0.0262 &   4.8181 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2075   1.0500            0.9741 &   5.7922 r
  mprj/o_q_dly[49] (net)                                 1   0.0076 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2075   1.0500   0.0000   0.0001 &   5.7923 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5221   1.0500            3.9001 &   9.6924 r
  mprj/la_data_out[17] (net)                             1   0.3821 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6924 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               7.7160   6.5321   1.0500   3.5255   3.8610 &  13.5533 r
  data arrival time                                                                                                 13.5533

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6454 

  slack (with derating applied) (VIOLATED)                                                               -5.6533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0079 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9610   1.0500   0.0000   1.5550 &   4.5816 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2427   1.0500            1.1227 &   5.7043 r
  mprj/o_q[170] (net)                                    2   0.0110 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0290   0.2427   1.0500   0.0115   0.0122 &   5.7164 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6154   1.0500            1.2208 &   6.9373 r
  mprj/o_q_dly[170] (net)                                2   0.0336 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1369   0.6154   1.0500   0.0533   0.0569 &   6.9942 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1808   1.0500            4.8278 &  11.8221 r
  mprj/io_oeb[33] (net)                                  1   0.4817 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.8221 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    3.3178   8.2036   1.0500   1.3418   1.7136 &  13.5356 r
  data arrival time                                                                                                 13.5356

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6446 

  slack (with derating applied) (VIOLATED)                                                               -5.6356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9911 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9694   1.0500   0.0000   1.6402 &   4.6668 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4563   1.0500            1.2527 &   5.9195 r
  mprj/o_q[93] (net)                                     2   0.0244 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0428   0.4563   1.0500   0.0162   0.0175 &   5.9370 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3002   1.0500            1.0409 &   6.9779 r
  mprj/o_q_dly[93] (net)                                 2   0.0136 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0605   0.3002   1.0500   0.0245   0.0259 &   7.0038 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0597   1.0500            4.2102 &  11.2141 r
  mprj/la_data_out[61] (net)                             1   0.4131 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2141 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               4.8350   7.0714   1.0500   1.9558   2.2511 &  13.4652 r
  data arrival time                                                                                                 13.4652

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6412 

  slack (with derating applied) (VIOLATED)                                                               -5.5652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9240 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5848   1.0500   0.0000   0.4453 &   3.4719 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1389   1.0500            1.0480 &   4.5199 r
  mprj/o_q[101] (net)                                    1   0.0041 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1389   1.0500   0.0000   0.0000 &   4.5199 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6161   1.0500            1.2093 &   5.7292 r
  mprj/o_q_dly[101] (net)                                2   0.0337 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0678   0.6161   1.0500   0.0270   0.0293 &   5.7586 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.6812   1.0500            5.0990 &  10.8575 r
  mprj/io_out[2] (net)                                   1   0.5110 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.8575 r
  io_out[2] (net) 
  io_out[2] (out)                                                     5.2515   8.7080   1.0500   2.1292   2.5745 &  13.4320 r
  data arrival time                                                                                                 13.4320

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6396 

  slack (with derating applied) (VIOLATED)                                                               -5.5320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8924 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5839   1.0500   0.0000   0.4495 &   3.4761 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3277   1.0500            1.1698 &   4.6459 r
  mprj/o_q[105] (net)                                    2   0.0164 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0622   0.3277   1.0500   0.0252   0.0267 &   4.6726 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4611   1.0500            1.1374 &   5.8100 r
  mprj/o_q_dly[105] (net)                                2   0.0239 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0638   0.4611   1.0500   0.0255   0.0273 &   5.8373 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0442   1.0500            4.7799 &  10.6172 r
  mprj/io_out[6] (net)                                   1   0.4709 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.6172 r
  io_out[6] (net) 
  io_out[6] (out)                                                     5.8671   8.0587   1.0500   2.4026   2.7623 &  13.3795 r
  data arrival time                                                                                                 13.3795

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6371 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6371 

  slack (with derating applied) (VIOLATED)                                                               -5.4795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8424 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9703   1.0500   0.0000   1.5035 &   4.5301 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4873   1.0500            1.2710 &   5.8011 r
  mprj/o_q[66] (net)                                     2   0.0263 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1447   0.4873   1.0500   0.0548   0.0583 &   5.8593 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2224   1.0500            0.9918 &   6.8511 r
  mprj/o_q_dly[66] (net)                                 1   0.0086 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0191   0.2224   1.0500   0.0078   0.0083 &   6.8594 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2678   1.0500            3.7574 &  10.6167 r
  mprj/la_data_out[34] (net)                             1   0.3671 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6167 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               5.7243   6.2771   1.0500   2.3924   2.6667 &  13.2834 r
  data arrival time                                                                                                 13.2834

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3834

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6325 

  slack (with derating applied) (VIOLATED)                                                               -5.3834 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7509 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9693   1.0500   0.0000   1.4914 &   4.5180 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5350   1.0500            1.2990 &   5.8169 r
  mprj/o_q[65] (net)                                     2   0.0293 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5350   1.0500   0.0000   0.0008 &   5.8177 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1807   1.0500            0.9632 &   6.7809 r
  mprj/o_q_dly[65] (net)                                 1   0.0058 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0047   0.1807   1.0500   0.0019   0.0021 &   6.7830 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2788   1.0500            3.7605 &  10.5435 r
  mprj/la_data_out[33] (net)                             1   0.3680 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5435 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               5.7674   6.2882   1.0500   2.4145   2.6903 &  13.2338 r
  data arrival time                                                                                                 13.2338

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6302 

  slack (with derating applied) (VIOLATED)                                                               -5.3338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7036 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9236   1.0500   0.0000   1.1930 &   4.2196 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1886   1.0500            1.0875 &   5.3071 r
  mprj/o_q[42] (net)                                     1   0.0075 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0528   0.1886   1.0500   0.0205   0.0216 &   5.3287 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4309   1.0500            1.1034 &   6.4321 r
  mprj/o_q_dly[42] (net)                                 2   0.0221 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1383   0.4309   1.0500   0.0553   0.0585 &   6.4906 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4279   1.0500            3.8653 &  10.3559 r
  mprj/la_data_out[10] (net)                             1   0.3763 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3559 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               6.1056   6.4376   1.0500   2.5815   2.8677 &  13.2236 r
  data arrival time                                                                                                 13.2236

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6297 

  slack (with derating applied) (VIOLATED)                                                               -5.3236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6939 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9642   1.0500   0.0000   1.5807 &   4.6073 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2755   1.0500            1.1431 &   5.7503 r
  mprj/o_q[173] (net)                                    2   0.0131 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2755   1.0500   0.0000   0.0002 &   5.7505 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7342   1.0500            1.2954 &   7.0459 r
  mprj/o_q_dly[173] (net)                                2   0.0409 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0757   0.7342   1.0500   0.0287   0.0316 &   7.0774 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1463   1.0500            4.7368 &  11.8143 r
  mprj/io_oeb[36] (net)                                  1   0.4771 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.8143 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    2.3771   8.1879   1.0500   0.9648   1.4060 &  13.2202 r
  data arrival time                                                                                                 13.2202

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6295 

  slack (with derating applied) (VIOLATED)                                                               -5.3202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6907 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9436   1.0500   0.0000   1.4117 &   4.4383 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4735   1.0500            1.2624 &   5.7007 r
  mprj/o_q[58] (net)                                     2   0.0255 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1096   0.4735   1.0500   0.0447   0.0476 &   5.7483 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1863   1.0500            0.9651 &   6.7134 r
  mprj/o_q_dly[58] (net)                                 1   0.0062 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1863   1.0500   0.0000   0.0001 &   6.7135 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2911   1.0500            3.7628 &  10.4763 r
  mprj/la_data_out[26] (net)                             1   0.3684 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4763 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               5.7265   6.3012   1.0500   2.3908   2.6686 &  13.1448 r
  data arrival time                                                                                                 13.1448

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6259 

  slack (with derating applied) (VIOLATED)                                                               -5.2448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6189 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5572   1.0500   0.0000   0.4058 &   3.4324 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1481   1.0500            1.0540 &   4.4863 r
  mprj/o_q[138] (net)                                    1   0.0047 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1481   1.0500   0.0000   0.0001 &   4.4864 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5124   1.0500            1.1481 &   5.6345 r
  mprj/o_q_dly[138] (net)                                2   0.0272 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1159   0.5124   1.0500   0.0472   0.0503 &   5.6848 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7587   1.0500            5.1270 &  10.8118 r
  mprj/io_oeb[1] (net)                                   1   0.5149 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.8118 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     4.4804   8.7865   1.0500   1.8321   2.2719 &  13.0837 r
  data arrival time                                                                                                 13.0837

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6230 

  slack (with derating applied) (VIOLATED)                                                               -5.1837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5606 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1960 &   4.2226 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1965   1.0500            1.0931 &   5.3156 r
  mprj/o_q[152] (net)                                    1   0.0081 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1965   1.0500   0.0000   0.0001 &   5.3158 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4538   1.0500            1.1181 &   6.4339 r
  mprj/o_q_dly[152] (net)                                2   0.0235 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4538   1.0500   0.0000   0.0005 &   6.4343 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3321   1.0500            3.7741 &  10.2084 r
  mprj/io_oeb[15] (net)                                  1   0.3719 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2084 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    6.0941   6.3463   1.0500   2.5618   2.8676 &  13.0760 r
  data arrival time                                                                                                 13.0760

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6227 

  slack (with derating applied) (VIOLATED)                                                               -5.1760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5533 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9412   1.0500   0.0000   1.4393 &   4.4659 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4415   1.0500            1.2436 &   5.7095 r
  mprj/o_q[64] (net)                                     2   0.0235 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2339   0.4415   1.0500   0.0941   0.0993 &   5.8088 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2669   1.0500            1.0189 &   6.8278 r
  mprj/o_q_dly[64] (net)                                 1   0.0115 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0736   0.2669   1.0500   0.0296   0.0313 &   6.8591 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0780   1.0500            3.6512 &  10.5103 r
  mprj/la_data_out[32] (net)                             1   0.3557 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5103 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               5.4343   6.0869   1.0500   2.2566   2.5191 &  13.0293 r
  data arrival time                                                                                                 13.0293

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6204 

  slack (with derating applied) (VIOLATED)                                                               -5.1293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5089 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9609   1.0500   0.0000   1.5545 &   4.5811 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2722   1.0500            1.1410 &   5.7221 r
  mprj/o_q[172] (net)                                    2   0.0129 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2722   1.0500   0.0000   0.0002 &   5.7223 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9285   1.0500            1.4072 &   7.1295 r
  mprj/o_q_dly[172] (net)                                2   0.0524 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5687   0.9286   1.0500   0.2255   0.2408 &   7.3704 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6543   1.0500            4.4752 &  11.8456 r
  mprj/io_oeb[35] (net)                                  1   0.4484 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.8456 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    1.9398   7.6900   1.0500   0.7919   1.1822 &  13.0278 r
  data arrival time                                                                                                 13.0278

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6204 

  slack (with derating applied) (VIOLATED)                                                               -5.1278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5075 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9419   1.0500   0.0000   1.4330 &   4.4596 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4219   1.0500            1.2320 &   5.6916 r
  mprj/o_q[63] (net)                                     2   0.0223 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2530   0.4219   1.0500   0.1006   0.1061 &   5.7978 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3340   1.0500            1.0616 &   6.8594 r
  mprj/o_q_dly[63] (net)                                 2   0.0158 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3340   1.0500   0.0000   0.0002 &   6.8596 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2460   1.0500            3.7400 &  10.5996 r
  mprj/la_data_out[31] (net)                             1   0.3646 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5996 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               5.0562   6.2574   1.0500   2.0766   2.3435 &  12.9430 r
  data arrival time                                                                                                 12.9430

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6163 

  slack (with derating applied) (VIOLATED)                                                               -5.0430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4267 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9224   1.0500   0.0000   1.1865 &   4.2131 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1757   1.0500            1.0786 &   5.2917 r
  mprj/o_q[44] (net)                                     1   0.0066 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1757   1.0500   0.0000   0.0001 &   5.2917 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3614   1.0500            1.0588 &   6.3505 r
  mprj/o_q_dly[44] (net)                                 2   0.0176 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0344   0.3614   1.0500   0.0138   0.0148 &   6.3653 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2482   1.0500            3.7581 &  10.1234 r
  mprj/la_data_out[12] (net)                             1   0.3656 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1234 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               5.9483   6.2571   1.0500   2.5173   2.7924 &  12.9158 r
  data arrival time                                                                                                 12.9158

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6150 

  slack (with derating applied) (VIOLATED)                                                               -5.0158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4008 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9609   1.0500   0.0000   1.5541 &   4.5807 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2796   1.0500            1.1456 &   5.7263 r
  mprj/o_q[167] (net)                                    2   0.0134 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2796   1.0500   0.0000   0.0001 &   5.7264 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5036   1.0500            1.1576 &   6.8840 r
  mprj/o_q_dly[167] (net)                                2   0.0266 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5037   1.0500   0.0000   0.0007 &   6.8847 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0731   1.0500            4.2222 &  11.1069 r
  mprj/io_oeb[30] (net)                                  1   0.4133 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1069 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    3.6407   7.0882   1.0500   1.4730   1.7734 &  12.8802 r
  data arrival time                                                                                                 12.8802

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6133 

  slack (with derating applied) (VIOLATED)                                                               -4.9803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3669 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9424   1.0500   0.0000   1.3447 &   4.3713 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4894   1.0500            1.2718 &   5.6430 r
  mprj/o_q[61] (net)                                     2   0.0265 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0878   0.4894   1.0500   0.0338   0.0363 &   5.6793 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2291   1.0500            0.9962 &   6.6755 r
  mprj/o_q_dly[61] (net)                                 1   0.0090 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2291   1.0500   0.0000   0.0001 &   6.6756 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1821   1.0500            3.6988 &  10.3744 r
  mprj/la_data_out[29] (net)                             1   0.3614 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3744 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               5.3520   6.1927   1.0500   2.2233   2.4929 &  12.8673 r
  data arrival time                                                                                                 12.8673

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6127 

  slack (with derating applied) (VIOLATED)                                                               -4.9673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3546 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9684   1.0500   0.0000   1.6254 &   4.6519 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5767   1.0500            1.3235 &   5.9755 r
  mprj/o_q[89] (net)                                     2   0.0318 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5802   0.5767   1.0500   0.2487   0.2618 &   6.2373 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5768   1.0500            1.2163 &   7.4536 r
  mprj/o_q_dly[89] (net)                                 2   0.0312 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1840   0.5768   1.0500   0.0744   0.0787 &   7.5323 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1333   1.0500            3.7162 &  11.2485 r
  mprj/la_data_out[57] (net)                             1   0.3596 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2485 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               3.3519   6.1427   1.0500   1.3692   1.5996 &  12.8480 r
  data arrival time                                                                                                 12.8480

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6118 

  slack (with derating applied) (VIOLATED)                                                               -4.9480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3362 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9650   1.0500   0.0000   1.5877 &   4.6143 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2295   1.0500            1.1146 &   5.7289 r
  mprj/o_q[132] (net)                                    2   0.0102 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0368   0.2295   1.0500   0.0149   0.0157 &   5.7446 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6845   1.0500            1.2608 &   7.0054 r
  mprj/o_q_dly[132] (net)                                2   0.0379 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1287   0.6845   1.0500   0.0514   0.0551 &   7.0605 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4592   1.0500            4.3888 &  11.4493 r
  mprj/io_out[33] (net)                                  1   0.4378 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4493 r
  io_out[33] (net) 
  io_out[33] (out)                                                    2.3604   7.4868   1.0500   0.9551   1.3088 &  12.7581 r
  data arrival time                                                                                                 12.7581

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6075 

  slack (with derating applied) (VIOLATED)                                                               -4.8581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2505 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9693   1.0500   0.0000   1.4915 &   4.5181 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2988   1.0500            1.1576 &   5.6757 r
  mprj/o_q[122] (net)                                    2   0.0146 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0641   0.2988   1.0500   0.0261   0.0275 &   5.7032 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5196   1.0500            1.1693 &   6.8725 r
  mprj/o_q_dly[122] (net)                                2   0.0276 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0566   0.5196   1.0500   0.0223   0.0241 &   6.8966 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4492   1.0500            3.8795 &  10.7761 r
  mprj/io_out[23] (net)                                  1   0.3774 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7761 r
  io_out[23] (net) 
  io_out[23] (out)                                                    4.2817   6.4607   1.0500   1.6765   1.9408 &  12.7169 r
  data arrival time                                                                                                 12.7169

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6056 

  slack (with derating applied) (VIOLATED)                                                               -4.8169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2113 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6392   1.0500   0.0000   0.5166 &   3.5432 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1531   1.0500            1.0587 &   4.6019 r
  mprj/o_q[104] (net)                                    1   0.0051 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0319   0.1531   1.0500   0.0130   0.0136 &   4.6155 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5366   1.0500            1.1633 &   5.7788 r
  mprj/o_q_dly[104] (net)                                2   0.0287 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1459   0.5366   1.0500   0.0594   0.0629 &   5.8417 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7954   1.0500            4.6432 &  10.4849 r
  mprj/io_out[5] (net)                                   1   0.4563 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.4849 r
  io_out[5] (net) 
  io_out[5] (out)                                                     4.2402   7.8110   1.0500   1.7322   2.0651 &  12.5500 r
  data arrival time                                                                                                 12.5500

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5976 

  slack (with derating applied) (VIOLATED)                                                               -4.6500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0524 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8628   1.0500   0.0000   0.9833 &   4.0099 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3569   1.0500            1.1921 &   5.2019 r
  mprj/o_q[48] (net)                                     2   0.0183 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0794   0.3569   1.0500   0.0309   0.0328 &   5.2347 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1816   1.0500            0.9574 &   6.1922 r
  mprj/o_q_dly[48] (net)                                 1   0.0058 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0273   0.1816   1.0500   0.0109   0.0115 &   6.2037 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1766   1.0500            3.6954 &   9.8991 r
  mprj/la_data_out[16] (net)                             1   0.3615 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8991 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               5.6419   6.1867   1.0500   2.3579   2.6302 &  12.5293 r
  data arrival time                                                                                                 12.5293

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5966 

  slack (with derating applied) (VIOLATED)                                                               -4.6293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0327 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6828   1.0500   0.0000   0.5973 &   3.6239 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2081   1.0500            1.0972 &   4.7211 r
  mprj/o_q[141] (net)                                    1   0.0088 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0374   0.2081   1.0500   0.0151   0.0160 &   4.7371 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5914   1.0500            1.2025 &   5.9396 r
  mprj/o_q_dly[141] (net)                                2   0.0321 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0308   0.5914   1.0500   0.0116   0.0130 &   5.9526 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7697   1.0500            4.6055 &  10.5581 r
  mprj/io_oeb[4] (net)                                   1   0.4577 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.5581 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     3.8056   7.7889   1.0500   1.5549   1.9009 &  12.4589 r
  data arrival time                                                                                                 12.4589

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5933 

  slack (with derating applied) (VIOLATED)                                                               -4.5589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9657 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6824   1.0500   0.0000   0.6010 &   3.6276 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3641   1.0500            1.1938 &   4.8215 r
  mprj/o_q[51] (net)                                     2   0.0187 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0757   0.3641   1.0500   0.0307   0.0326 &   4.8541 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4746   1.0500            1.1468 &   6.0008 r
  mprj/o_q_dly[51] (net)                                 2   0.0248 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2246   0.4746   1.0500   0.0917   0.0967 &   6.0976 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0963   1.0500            3.6809 &   9.7785 r
  mprj/la_data_out[19] (net)                             1   0.3569 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.7785 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               5.6668   6.1053   1.0500   2.3808   2.6453 &  12.4238 r
  data arrival time                                                                                                 12.4238

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5916 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5916 

  slack (with derating applied) (VIOLATED)                                                               -4.5238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9322 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5054 &   4.5320 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2015   1.0500            1.0972 &   5.6292 r
  mprj/o_q[126] (net)                                    1   0.0084 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2015   1.0500   0.0000   0.0001 &   5.6293 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5555   1.0500            1.1801 &   6.8094 r
  mprj/o_q_dly[126] (net)                                2   0.0298 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0389   0.5555   1.0500   0.0154   0.0169 &   6.8263 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2774   1.0500            3.7994 &  10.6257 r
  mprj/io_out[27] (net)                                  1   0.3682 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6257 r
  io_out[27] (net) 
  io_out[27] (out)                                                    3.8269   6.2856   1.0500   1.5609   1.7913 &  12.4170 r
  data arrival time                                                                                                 12.4170

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5913 

  slack (with derating applied) (VIOLATED)                                                               -4.5170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9257 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6830   1.0500   0.0000   0.5951 &   3.6217 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1941   1.0500            1.0879 &   4.7096 r
  mprj/o_q[143] (net)                                    1   0.0079 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1941   1.0500   0.0000   0.0001 &   4.7097 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5469   1.0500            1.1741 &   5.8838 r
  mprj/o_q_dly[143] (net)                                2   0.0293 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2763   0.5469   1.0500   0.1131   0.1194 &   6.0031 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3421   1.0500            4.4023 &  10.4054 r
  mprj/io_oeb[6] (net)                                   1   0.4307 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.4054 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     4.2429   7.3534   1.0500   1.7189   2.0077 &  12.4132 r
  data arrival time                                                                                                 12.4132

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5911 

  slack (with derating applied) (VIOLATED)                                                               -4.5132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9221 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.5986 &   4.6252 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3146   1.0500            1.1673 &   5.7926 r
  mprj/o_q[174] (net)                                    2   0.0156 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0686   0.3146   1.0500   0.0273   0.0289 &   5.8215 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8872   1.0500            1.3879 &   7.2093 r
  mprj/o_q_dly[174] (net)                                2   0.0499 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.6432   0.8873   1.0500   0.2632   0.2800 &   7.4893 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7391   1.0500            4.4892 &  11.9786 r
  mprj/io_oeb[37] (net)                                  1   0.4523 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.9786 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   7.7856   1.0500   0.0000   0.3970 &  12.3756 r
  data arrival time                                                                                                 12.3756

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5893 

  slack (with derating applied) (VIOLATED)                                                               -4.4756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8863 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6409   1.0500   0.0000   0.5196 &   3.5462 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1293   1.0500            1.0421 &   4.5883 r
  mprj/o_q[142] (net)                                    1   0.0034 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1293   1.0500   0.0000   0.0000 &   4.5883 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5573   1.0500            1.1719 &   5.7603 r
  mprj/o_q_dly[142] (net)                                2   0.0300 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1961   0.5573   1.0500   0.0791   0.0838 &   5.8440 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5011   1.0500            4.4707 &  10.3148 r
  mprj/io_oeb[5] (net)                                   1   0.4386 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3148 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     4.1308   7.5173   1.0500   1.6872   2.0133 &  12.3281 r
  data arrival time                                                                                                 12.3281

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5870 

  slack (with derating applied) (VIOLATED)                                                               -4.4281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8410 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6126   1.0500   0.0000   0.4828 &   3.5094 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1478   1.0500            1.0546 &   4.5640 r
  mprj/o_q[102] (net)                                    1   0.0047 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1478   1.0500   0.0000   0.0000 &   4.5640 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5890   1.0500            1.1943 &   5.7584 r
  mprj/o_q_dly[102] (net)                                2   0.0320 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0399   0.5890   1.0500   0.0151   0.0167 &   5.7751 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7651   1.0500            4.5759 &  10.3510 r
  mprj/io_out[3] (net)                                   1   0.4565 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3510 r
  io_out[3] (net) 
  io_out[3] (out)                                                     3.7821   7.7900   1.0500   1.5448   1.9246 &  12.2757 r
  data arrival time                                                                                                 12.2757

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2757
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5846 

  slack (with derating applied) (VIOLATED)                                                               -4.3757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7911 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9693   1.0500   0.0000   1.4910 &   4.5176 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4886   1.0500            1.2717 &   5.7893 r
  mprj/o_q[67] (net)                                     2   0.0264 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0801   0.4886   1.0500   0.0313   0.0335 &   5.8228 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1697   1.0500            0.9534 &   6.7762 r
  mprj/o_q_dly[67] (net)                                 1   0.0050 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1697   1.0500   0.0000   0.0001 &   6.7763 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8764   1.0500            3.5282 &  10.3045 r
  mprj/la_data_out[35] (net)                             1   0.3442 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3045 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               4.1999   5.8852   1.0500   1.7175   1.9498 &  12.2543 r
  data arrival time                                                                                                 12.2543

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5835 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5835 

  slack (with derating applied) (VIOLATED)                                                               -4.3543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7707 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6930   1.0500   0.0000   0.6113 &   3.6379 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2895   1.0500            1.1478 &   4.7856 r
  mprj/o_q[144] (net)                                    2   0.0140 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2895   1.0500   0.0000   0.0002 &   4.7858 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4752   1.0500            1.1416 &   5.9274 r
  mprj/o_q_dly[144] (net)                                2   0.0248 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4752   1.0500   0.0000   0.0006 &   5.9280 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9867   1.0500            4.1958 &  10.1238 r
  mprj/io_oeb[7] (net)                                   1   0.4097 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.1238 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     4.5051   6.9969   1.0500   1.8362   2.1113 &  12.2351 r
  data arrival time                                                                                                 12.2351

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5826 

  slack (with derating applied) (VIOLATED)                                                               -4.3351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7525 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9598   1.0500   0.0000   1.5455 &   4.5721 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2727   1.0500            1.1413 &   5.7134 r
  mprj/o_q[128] (net)                                    2   0.0129 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2727   1.0500   0.0000   0.0002 &   5.7136 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4998   1.0500            1.1545 &   6.8680 r
  mprj/o_q_dly[128] (net)                                2   0.0264 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4998   1.0500   0.0000   0.0006 &   6.8687 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5153   1.0500            3.9185 &  10.7872 r
  mprj/io_out[29] (net)                                  1   0.3814 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7872 r
  io_out[29] (net) 
  io_out[29] (out)                                                    2.9524   6.5262   1.0500   1.2016   1.4442 &  12.2314 r
  data arrival time                                                                                                 12.2314

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5824 

  slack (with derating applied) (VIOLATED)                                                               -4.3314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7490 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9692   1.0500   0.0000   1.4896 &   4.5162 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4668   1.0500            1.2589 &   5.7751 r
  mprj/o_q[73] (net)                                     2   0.0251 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2794   0.4668   1.0500   0.1099   0.1160 &   5.8910 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3282   1.0500            1.0594 &   6.9504 r
  mprj/o_q_dly[73] (net)                                 2   0.0155 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0110   0.3282   1.0500   0.0044   0.0049 &   6.9553 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1468   1.0500            3.6877 &  10.6429 r
  mprj/la_data_out[41] (net)                             1   0.3590 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6429 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               3.3243   6.1568   1.0500   1.3462   1.5738 &  12.2167 r
  data arrival time                                                                                                 12.2167

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5817 

  slack (with derating applied) (VIOLATED)                                                               -4.3167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7350 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9661   1.0500   0.0000   1.5987 &   4.6253 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2681   1.0500            1.1385 &   5.7638 r
  mprj/o_q[131] (net)                                    2   0.0126 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0937   0.2681   1.0500   0.0360   0.0380 &   5.8018 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5078   1.0500            1.1588 &   6.9606 r
  mprj/o_q_dly[131] (net)                                2   0.0268 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5078   1.0500   0.0000   0.0006 &   6.9611 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8528   1.0500            4.0466 &  11.0078 r
  mprj/io_out[32] (net)                                  1   0.4019 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.0078 r
  io_out[32] (net) 
  io_out[32] (out)                                                    1.8350   6.8760   1.0500   0.7473   1.0499 &  12.0577 r
  data arrival time                                                                                                 12.0577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5742 

  slack (with derating applied) (VIOLATED)                                                               -4.1577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5835 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5056 &   4.5322 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1879   1.0500            1.0878 &   5.6200 r
  mprj/o_q[164] (net)                                    1   0.0075 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1879   1.0500   0.0000   0.0001 &   5.6201 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5914   1.0500            1.2003 &   6.8204 r
  mprj/o_q_dly[164] (net)                                2   0.0321 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0572   0.5914   1.0500   0.0224   0.0243 &   6.8447 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8381   1.0500            3.5533 &  10.3980 r
  mprj/io_oeb[27] (net)                                  1   0.3425 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3980 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    3.4589   5.8459   1.0500   1.3830   1.5954 &  11.9934 r
  data arrival time                                                                                                 11.9934

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5711 

  slack (with derating applied) (VIOLATED)                                                               -4.0934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5223 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9610   1.0500   0.0000   1.5557 &   4.5823 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4654   1.0500            1.2579 &   5.8403 r
  mprj/o_q[74] (net)                                     2   0.0250 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3236   0.4654   1.0500   0.1261   0.1329 &   5.9732 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3648   1.0500            1.0830 &   7.0561 r
  mprj/o_q_dly[74] (net)                                 2   0.0179 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1360   0.3648   1.0500   0.0534   0.0564 &   7.1125 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5359   1.0500            3.3502 &  10.4627 r
  mprj/la_data_out[42] (net)                             1   0.3236 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4627 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               3.0724   5.5441   1.0500   1.2547   1.4586 &  11.9213 r
  data arrival time                                                                                                 11.9213

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5677 

  slack (with derating applied) (VIOLATED)                                                               -4.0213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4536 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7756   1.0500   0.0000   0.7719 &   3.7985 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1352   1.0500            1.0482 &   4.8467 r
  mprj/o_q[30] (net)                                     1   0.0038 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1352   1.0500   0.0000   0.0000 &   4.8467 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5759   1.0500            1.1843 &   6.0310 r
  mprj/o_q_dly[30] (net)                                 2   0.0311 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4419   0.5759   1.0500   0.1814   0.1911 &   6.2221 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1143   1.0500            3.7041 &   9.9262 r
  mprj/wbs_dat_o[30] (net)                               1   0.3584 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9262 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 4.2917   6.1228   1.0500   1.7529   1.9932 &  11.9194 r
  data arrival time                                                                                                 11.9194

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5676 

  slack (with derating applied) (VIOLATED)                                                               -4.0194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4518 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9610   1.0500   0.0000   1.5558 &   4.5824 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4854   1.0500            1.2697 &   5.8520 r
  mprj/o_q[84] (net)                                     2   0.0262 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4461   0.4854   1.0500   0.1857   0.1955 &   6.0475 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4720   1.0500            1.1495 &   7.1970 r
  mprj/o_q_dly[84] (net)                                 2   0.0246 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4720   1.0500   0.0000   0.0005 &   7.1974 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6132   1.0500            3.4119 &  10.6094 r
  mprj/la_data_out[52] (net)                             1   0.3289 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6094 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               2.4994   5.6212   1.0500   1.0163   1.2083 &  11.8176 r
  data arrival time                                                                                                 11.8176

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5627 

  slack (with derating applied) (VIOLATED)                                                               -3.9176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3549 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9598   1.0500   0.0000   1.5455 &   4.5721 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2870   1.0500            1.1501 &   5.7222 r
  mprj/o_q[129] (net)                                    2   0.0138 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0158   0.2870   1.0500   0.0064   0.0069 &   5.7292 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5099   1.0500            1.1622 &   6.8914 r
  mprj/o_q_dly[129] (net)                                2   0.0270 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5099   1.0500   0.0000   0.0007 &   6.8920 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6036   1.0500            3.9331 &  10.8251 r
  mprj/io_out[30] (net)                                  1   0.3882 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.8251 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.6565   6.6198   1.0500   0.6765   0.9299 &  11.7550 r
  data arrival time                                                                                                 11.7550

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5598 

  slack (with derating applied) (VIOLATED)                                                               -3.8550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2952 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9628   1.0500   0.0000   1.5684 &   4.5950 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2241   1.0500            1.1111 &   5.7062 r
  mprj/o_q[130] (net)                                    2   0.0098 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2241   1.0500   0.0000   0.0001 &   5.7063 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4572   1.0500            1.1233 &   6.8296 r
  mprj/o_q_dly[130] (net)                                2   0.0237 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4572   1.0500   0.0000   0.0004 &   6.8300 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5588   1.0500            3.8899 &  10.7199 r
  mprj/io_out[31] (net)                                  1   0.3849 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7199 r
  io_out[31] (net) 
  io_out[31] (out)                                                    1.8894   6.5778   1.0500   0.7575   1.0319 &  11.7518 r
  data arrival time                                                                                                 11.7518

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5596 

  slack (with derating applied) (VIOLATED)                                                               -3.8518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2922 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9677   1.0500   0.0000   1.6152 &   4.6418 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4102   1.0500            1.2255 &   5.8673 r
  mprj/o_q[94] (net)                                     2   0.0216 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1115   0.4102   1.0500   0.0454   0.0480 &   5.9154 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3294   1.0500            1.0583 &   6.9736 r
  mprj/o_q_dly[94] (net)                                 2   0.0155 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0579   0.3294   1.0500   0.0225   0.0238 &   6.9974 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1317   1.0500            3.6685 &  10.6659 r
  mprj/la_data_out[62] (net)                             1   0.3575 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6659 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               1.9937   6.1448   1.0500   0.8059   1.0331 &  11.6990 r
  data arrival time                                                                                                 11.6990

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5571 

  slack (with derating applied) (VIOLATED)                                                               -3.7990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2419 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9693   1.0500   0.0000   1.6393 &   4.6659 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3659   1.0500            1.1992 &   5.8651 r
  mprj/o_q[92] (net)                                     2   0.0188 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0634   0.3659   1.0500   0.0256   0.0272 &   5.8923 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3376   1.0500            1.0620 &   6.9544 r
  mprj/o_q_dly[92] (net)                                 2   0.0161 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0744   0.3376   1.0500   0.0297   0.0314 &   6.9858 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9657   1.0500            3.5851 &  10.5709 r
  mprj/la_data_out[60] (net)                             1   0.3484 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5709 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               2.1356   5.9770   1.0500   0.8605   1.0753 &  11.6462 r
  data arrival time                                                                                                 11.6462

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5546 

  slack (with derating applied) (VIOLATED)                                                               -3.7462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1916 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9660   1.0500   0.0000   1.5978 &   4.6244 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3440   1.0500            1.1856 &   5.8099 r
  mprj/o_q[135] (net)                                    2   0.0175 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0128   0.3440   1.0500   0.0049   0.0054 &   5.8154 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6952   1.0500            1.2762 &   7.0916 r
  mprj/o_q_dly[135] (net)                                2   0.0382 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0476   0.6952   1.0500   0.0190   0.0232 &   7.1148 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1269   1.0500            4.1358 &  11.2507 r
  mprj/io_out[36] (net)                                  1   0.4158 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.2507 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   7.1739   1.0500   0.0000   0.3695 &  11.6202 r
  data arrival time                                                                                                 11.6202

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5533 

  slack (with derating applied) (VIOLATED)                                                               -3.7202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1668 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9693   1.0500   0.0000   1.4911 &   4.5177 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5364   1.0500            1.2998 &   5.8175 r
  mprj/o_q[68] (net)                                     2   0.0293 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2359   0.5364   1.0500   0.0923   0.0977 &   5.9152 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1694   1.0500            0.9550 &   6.8701 r
  mprj/o_q_dly[68] (net)                                 1   0.0050 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0187   0.1694   1.0500   0.0075   0.0079 &   6.8781 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4354   1.0500            3.2761 &  10.1542 r
  mprj/la_data_out[36] (net)                             1   0.3182 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1542 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               3.0939   5.4433   1.0500   1.2631   1.4622 &  11.6165 r
  data arrival time                                                                                                 11.6165

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5532 

  slack (with derating applied) (VIOLATED)                                                               -3.7165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1633 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5838   1.0500   0.0000   0.4496 &   3.4762 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1300   1.0500            1.0418 &   4.5180 r
  mprj/o_q[15] (net)                                     1   0.0035 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1300   1.0500   0.0000   0.0000 &   4.5180 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4005   1.0500            1.0774 &   5.5954 r
  mprj/o_q_dly[15] (net)                                 2   0.0202 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0476   0.4005   1.0500   0.0189   0.0202 &   5.6156 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2515   1.0500            3.7565 &   9.3721 r
  mprj/wbs_dat_o[15] (net)                               1   0.3655 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.3721 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 4.8122   6.2618   1.0500   1.9750   2.2434 &  11.6154 r
  data arrival time                                                                                                 11.6154

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5531 

  slack (with derating applied) (VIOLATED)                                                               -3.7154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1623 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5980   1.0500   0.0000   0.4616 &   3.4882 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1754   1.0500            1.0736 &   4.5618 r
  mprj/o_q[100] (net)                                    1   0.0066 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1754   1.0500   0.0000   0.0001 &   4.5619 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5965   1.0500            1.2019 &   5.7638 r
  mprj/o_q_dly[100] (net)                                2   0.0324 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5965   1.0500   0.0000   0.0009 &   5.7647 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0557   1.0500            4.7039 &  10.4686 r
  mprj/io_out[1] (net)                                   1   0.4724 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.4686 r
  io_out[1] (net) 
  io_out[1] (out)                                                     1.7890   8.0907   1.0500   0.7280   1.1217 &  11.5903 r
  data arrival time                                                                                                 11.5903

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5519 

  slack (with derating applied) (VIOLATED)                                                               -3.6903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1384 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7071   1.0500   0.0000   0.6359 &   3.6625 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2854   1.0500            1.1454 &   4.8080 r
  mprj/o_q[145] (net)                                    2   0.0137 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0404   0.2854   1.0500   0.0162   0.0172 &   4.8251 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4765   1.0500            1.1419 &   5.9670 r
  mprj/o_q_dly[145] (net)                                2   0.0249 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0570   0.4765   1.0500   0.0226   0.0242 &   5.9912 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5712   1.0500            3.9673 &   9.9585 r
  mprj/io_oeb[8] (net)                                   1   0.3858 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.9585 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     3.4081   6.5792   1.0500   1.3933   1.6197 &  11.5781 r
  data arrival time                                                                                                 11.5781

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5513 

  slack (with derating applied) (VIOLATED)                                                               -3.6781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1268 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9709   1.0500   0.0000   1.5111 &   4.5377 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2653   1.0500            1.1368 &   5.6745 r
  mprj/o_q[165] (net)                                    2   0.0124 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0382   0.2653   1.0500   0.0153   0.0162 &   5.6907 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5823   1.0500            1.2034 &   6.8941 r
  mprj/o_q_dly[165] (net)                                2   0.0315 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0315   0.5823   1.0500   0.0129   0.0144 &   6.9085 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9342   1.0500            3.5815 &  10.4900 r
  mprj/io_oeb[28] (net)                                  1   0.3466 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4900 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    2.1457   5.9465   1.0500   0.8644   1.0858 &  11.5757 r
  data arrival time                                                                                                 11.5757

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5757
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5512 

  slack (with derating applied) (VIOLATED)                                                               -3.6757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1245 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9704   1.0500   0.0000   1.6662 &   4.6928 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5299   1.0500            1.2960 &   5.9888 r
  mprj/o_q[88] (net)                                     2   0.0289 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4779   0.5299   1.0500   0.1970   0.2075 &   6.1962 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4685   1.0500            1.1489 &   7.3452 r
  mprj/o_q_dly[88] (net)                                 2   0.0244 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0722   0.4685   1.0500   0.0277   0.0296 &   7.3747 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4801   1.0500            3.3157 &  10.6905 r
  mprj/la_data_out[56] (net)                             1   0.3198 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6905 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               1.5166   5.4911   1.0500   0.6167   0.8055 &  11.4960 r
  data arrival time                                                                                                 11.4960

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5474 

  slack (with derating applied) (VIOLATED)                                                               -3.5960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0485 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9660   1.0500   0.0000   1.5981 &   4.6247 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2805   1.0500            1.1462 &   5.7709 r
  mprj/o_q[171] (net)                                    2   0.0134 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0575   0.2805   1.0500   0.0222   0.0235 &   5.7944 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7518   1.0500            1.3064 &   7.1008 r
  mprj/o_q_dly[171] (net)                                2   0.0420 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1896   0.7518   1.0500   0.0749   0.0800 &   7.1808 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7848   1.0500            3.9697 &  11.1504 r
  mprj/io_oeb[34] (net)                                  1   0.3965 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1504 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   6.8227   1.0500   0.0000   0.3246 &  11.4751 r
  data arrival time                                                                                                 11.4751

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5464 

  slack (with derating applied) (VIOLATED)                                                               -3.5751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0286 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9583   1.0500   0.0000   1.5352 &   4.5618 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3195   1.0500            1.1703 &   5.7321 r
  mprj/o_q[166] (net)                                    2   0.0159 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0744   0.3196   1.0500   0.0303   0.0321 &   5.7641 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5111   1.0500            1.1666 &   6.9307 r
  mprj/o_q_dly[166] (net)                                2   0.0271 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5111   1.0500   0.0000   0.0006 &   6.9313 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9415   1.0500            3.5576 &  10.4890 r
  mprj/io_oeb[29] (net)                                  1   0.3489 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4890 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    1.8051   5.9559   1.0500   0.7314   0.9598 &  11.4487 r
  data arrival time                                                                                                 11.4487

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5452 

  slack (with derating applied) (VIOLATED)                                                               -3.5487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0035 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7649   1.0500   0.0000   0.7494 &   3.7760 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4222   1.0500            1.2296 &   5.0056 r
  mprj/o_q[106] (net)                                    2   0.0223 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0995   0.4222   1.0500   0.0406   0.0430 &   5.0485 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6190   1.0500            1.2360 &   6.2845 r
  mprj/o_q_dly[106] (net)                                2   0.0338 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1599   0.6190   1.0500   0.0707   0.0750 &   6.3595 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4434   1.0500            3.8762 &  10.2357 r
  mprj/io_out[7] (net)                                   1   0.3767 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.2357 r
  io_out[7] (net) 
  io_out[7] (out)                                                     2.3967   6.4565   1.0500   0.9646   1.2075 &  11.4432 r
  data arrival time                                                                                                 11.4432

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5449 

  slack (with derating applied) (VIOLATED)                                                               -3.5432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9983 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6595   1.0500   0.0000   0.5516 &   3.5782 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1465   1.0500            1.0543 &   4.6325 r
  mprj/o_q[103] (net)                                    1   0.0046 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1465   1.0500   0.0000   0.0000 &   4.6326 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5344   1.0500            1.1612 &   5.7938 r
  mprj/o_q_dly[103] (net)                                2   0.0285 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0405   0.5344   1.0500   0.0155   0.0170 &   5.8108 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3635   1.0500            4.3563 &  10.1671 r
  mprj/io_out[4] (net)                                   1   0.4329 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.1671 r
  io_out[4] (net) 
  io_out[4] (out)                                                     2.3820   7.3837   1.0500   0.9631   1.2722 &  11.4394 r
  data arrival time                                                                                                 11.4394

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5447 

  slack (with derating applied) (VIOLATED)                                                               -3.5394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9946 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9610   1.0500   0.0000   1.5551 &   4.5816 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3462   1.0500            1.1869 &   5.7685 r
  mprj/o_q[82] (net)                                     2   0.0176 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0572   0.3462   1.0500   0.0230   0.0245 &   5.7930 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5524   1.0500            1.1930 &   6.9861 r
  mprj/o_q_dly[82] (net)                                 2   0.0296 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0863   0.5524   1.0500   0.0339   0.0363 &   7.0223 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4365   1.0500            3.3178 &  10.3402 r
  mprj/la_data_out[50] (net)                             1   0.3186 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3402 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               2.2034   5.4444   1.0500   0.8912   1.0718 &  11.4120 r
  data arrival time                                                                                                 11.4120

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5434 

  slack (with derating applied) (VIOLATED)                                                               -3.5120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9686 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9610   1.0500   0.0000   1.5555 &   4.5821 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4288   1.0500            1.2364 &   5.8185 r
  mprj/o_q[75] (net)                                     2   0.0227 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2515   0.4288   1.0500   0.0997   0.1051 &   5.9236 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3611   1.0500            1.0794 &   7.0030 r
  mprj/o_q_dly[75] (net)                                 2   0.0176 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0449   0.3611   1.0500   0.0180   0.0192 &   7.0221 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2738   1.0500            3.1991 &  10.2212 r
  mprj/la_data_out[43] (net)                             1   0.3081 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2212 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               2.2963   5.2820   1.0500   0.9326   1.1155 &  11.3367 r
  data arrival time                                                                                                 11.3367

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3367
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5398 

  slack (with derating applied) (VIOLATED)                                                               -3.4367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8969 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9684   1.0500   0.0000   1.4792 &   4.5058 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5599   1.0500            1.3136 &   5.8194 r
  mprj/o_q[70] (net)                                     2   0.0308 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5004   0.5599   1.0500   0.2010   0.2118 &   6.0312 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1641   1.0500            0.9519 &   6.9831 r
  mprj/o_q_dly[70] (net)                                 1   0.0047 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1641   1.0500   0.0000   0.0000 &   6.9832 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2774   1.0500            3.1847 &  10.1678 r
  mprj/la_data_out[38] (net)                             1   0.3089 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1678 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               2.3979   5.2855   1.0500   0.9761   1.1590 &  11.3268 r
  data arrival time                                                                                                 11.3268

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5394 

  slack (with derating applied) (VIOLATED)                                                               -3.4268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8875 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9693   1.0500   0.0000   1.6394 &   4.6659 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4255   1.0500            1.2345 &   5.9005 r
  mprj/o_q[91] (net)                                     2   0.0225 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2998   0.4255   1.0500   0.1215   0.1279 &   6.0284 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3847   1.0500            1.0945 &   7.1229 r
  mprj/o_q_dly[91] (net)                                 2   0.0192 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0441   0.3847   1.0500   0.0176   0.0187 &   7.1416 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5693   1.0500            3.3574 &  10.4990 r
  mprj/la_data_out[59] (net)                             1   0.3248 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4990 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               1.4118   5.5810   1.0500   0.5763   0.7707 &  11.2697 r
  data arrival time                                                                                                 11.2697

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5367 

  slack (with derating applied) (VIOLATED)                                                               -3.3697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8331 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9610   1.0500   0.0000   1.5552 &   4.5818 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4425   1.0500            1.2445 &   5.8263 r
  mprj/o_q[83] (net)                                     2   0.0236 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2331   0.4425   1.0500   0.0953   0.1006 &   5.9269 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5049   1.0500            1.1679 &   7.0947 r
  mprj/o_q_dly[83] (net)                                 2   0.0267 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5049   1.0500   0.0000   0.0005 &   7.0953 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3075   1.0500            3.2304 &  10.3257 r
  mprj/la_data_out[51] (net)                             1   0.3103 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3257 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               1.8350   5.3165   1.0500   0.7402   0.9184 &  11.2441 r
  data arrival time                                                                                                 11.2441

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5354 

  slack (with derating applied) (VIOLATED)                                                               -3.3441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8087 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9610   1.0500   0.0000   1.5555 &   4.5820 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4814   1.0500            1.2673 &   5.8494 r
  mprj/o_q[76] (net)                                     2   0.0260 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4615   0.4814   1.0500   0.1875   0.1974 &   6.0467 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4303   1.0500            1.1241 &   7.1709 r
  mprj/o_q_dly[76] (net)                                 2   0.0220 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2495   0.4303   1.0500   0.0937   0.0988 &   7.2697 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1106   1.0500            3.1134 &  10.3830 r
  mprj/la_data_out[44] (net)                             1   0.2987 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3830 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               1.5412   5.1187   1.0500   0.6213   0.7838 &  11.1668 r
  data arrival time                                                                                                 11.1668

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5318 

  slack (with derating applied) (VIOLATED)                                                               -3.2668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7350 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9691   1.0500   0.0000   1.6352 &   4.6617 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3693   1.0500            1.2014 &   5.8631 r
  mprj/o_q[98] (net)                                     2   0.0191 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0065   0.3693   1.0500   0.0027   0.0032 &   5.8663 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3685   1.0500            1.0821 &   6.9484 r
  mprj/o_q_dly[98] (net)                                 2   0.0181 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0718   0.3685   1.0500   0.0293   0.0310 &   6.9794 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6144   1.0500            3.3740 &  10.3534 r
  mprj/irq[2] (net)                                      1   0.3269 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  10.3534 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   1.4853   5.6278   1.0500   0.5971   0.8047 &  11.1582 r
  data arrival time                                                                                                 11.1582

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5313 

  slack (with derating applied) (VIOLATED)                                                               -3.2582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7268 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9692   1.0500   0.0000   1.4896 &   4.5162 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5745   1.0500            1.3222 &   5.8384 r
  mprj/o_q[72] (net)                                     2   0.0317 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4405   0.5745   1.0500   0.1808   0.1905 &   6.0289 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2563   1.0500            1.0167 &   7.0456 r
  mprj/o_q_dly[72] (net)                                 2   0.0108 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0515   0.2563   1.0500   0.0209   0.0220 &   7.0676 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1115   1.0500            3.0960 &  10.1636 r
  mprj/la_data_out[40] (net)                             1   0.2987 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1636 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.9596   5.1199   1.0500   0.7899   0.9621 &  11.1257 r
  data arrival time                                                                                                 11.1257

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5298 

  slack (with derating applied) (VIOLATED)                                                               -3.2257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6959 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9691   1.0500   0.0000   1.6351 &   4.6617 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4032   1.0500            1.2215 &   5.8832 r
  mprj/o_q[97] (net)                                     2   0.0212 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1319   0.4032   1.0500   0.0538   0.0568 &   5.9400 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3272   1.0500            1.0566 &   6.9966 r
  mprj/o_q_dly[97] (net)                                 2   0.0154 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0344   0.3272   1.0500   0.0128   0.0136 &   7.0102 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5898   1.0500            3.3537 &  10.3639 r
  mprj/irq[1] (net)                                      1   0.3253 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  10.3639 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.2003   5.6035   1.0500   0.4880   0.6913 &  11.0553 r
  data arrival time                                                                                                 11.0553

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5264 

  slack (with derating applied) (VIOLATED)                                                               -3.1553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6288 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6827   1.0500   0.0000   0.5987 &   3.6253 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1792   1.0500            1.0775 &   4.7028 r
  mprj/o_q[34] (net)                                     1   0.0069 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0387   0.1792   1.0500   0.0157   0.0166 &   4.7194 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5236   1.0500            1.1583 &   5.8777 r
  mprj/o_q_dly[34] (net)                                 2   0.0279 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1415   0.5236   1.0500   0.0564   0.0598 &   5.9375 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6356   1.0500            3.4262 &   9.3636 r
  mprj/la_data_out[2] (net)                              1   0.3301 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.3636 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                3.4910   5.6433   1.0500   1.4236   1.6325 &  10.9961 r
  data arrival time                                                                                                 10.9961

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5236 

  slack (with derating applied) (VIOLATED)                                                               -3.0961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5725 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6828   1.0500   0.0000   0.5974 &   3.6240 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2374   1.0500            1.1153 &   4.7393 r
  mprj/o_q[109] (net)                                    2   0.0107 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0791   0.2374   1.0500   0.0319   0.0337 &   4.7730 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5183   1.0500            1.1617 &   5.9347 r
  mprj/o_q_dly[109] (net)                                2   0.0275 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0346   0.5183   1.0500   0.0134   0.0148 &   5.9495 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7371   1.0500            3.4919 &   9.4413 r
  mprj/io_out[10] (net)                                  1   0.3366 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.4413 r
  io_out[10] (net) 
  io_out[10] (out)                                                    3.1695   5.7438   1.0500   1.2945   1.4896 &  10.9310 r
  data arrival time                                                                                                 10.9310

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5205 

  slack (with derating applied) (VIOLATED)                                                               -3.0310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5104 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9704   1.0500   0.0000   1.6660 &   4.6926 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3505   1.0500            1.1897 &   5.8823 r
  mprj/o_q[77] (net)                                     2   0.0179 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1505   0.3505   1.0500   0.0611   0.0644 &   5.9468 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4321   1.0500            1.1207 &   7.0675 r
  mprj/o_q_dly[77] (net)                                 2   0.0221 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1247   0.4321   1.0500   0.0492   0.0520 &   7.1195 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1060   1.0500            3.1046 &  10.2241 r
  mprj/la_data_out[45] (net)                             1   0.2980 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2241 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               1.2909   5.1151   1.0500   0.5270   0.6895 &  10.9136 r
  data arrival time                                                                                                 10.9136

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5197 

  slack (with derating applied) (VIOLATED)                                                               -3.0136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4939 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7032   1.0500   0.0000   0.6289 &   3.6555 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2804   1.0500            1.1423 &   4.7978 r
  mprj/o_q[107] (net)                                    2   0.0134 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0598   0.2804   1.0500   0.0243   0.0257 &   4.8234 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4943   1.0500            1.1520 &   5.9754 r
  mprj/o_q_dly[107] (net)                                2   0.0260 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0627   0.4943   1.0500   0.0249   0.0268 &   6.0022 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9173   1.0500            3.5895 &   9.5917 r
  mprj/io_out[8] (net)                                   1   0.3470 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.5917 r
  io_out[8] (net) 
  io_out[8] (out)                                                     2.6475   5.9253   1.0500   1.0768   1.2782 &  10.8700 r
  data arrival time                                                                                                 10.8700

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5176 

  slack (with derating applied) (VIOLATED)                                                               -2.9700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4524 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5839   1.0500   0.0000   0.4495 &   3.4761 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1292   1.0500            1.0412 &   4.5173 r
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1292   1.0500   0.0000   0.0000 &   4.5173 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6879   1.0500            1.2506 &   5.7679 r
  mprj/o_q_dly[140] (net)                                2   0.0381 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2756   0.6879   1.0500   0.1115   0.1182 &   5.8861 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8660   1.0500            4.0645 &   9.9506 r
  mprj/io_oeb[3] (net)                                   1   0.4030 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.9506 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.5147   6.8899   1.0500   0.6163   0.9170 &  10.8676 r
  data arrival time                                                                                                 10.8676

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5175 

  slack (with derating applied) (VIOLATED)                                                               -2.9676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4501 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9650   1.0500   0.0000   1.5879 &   4.6145 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3636   1.0500            1.1978 &   5.8123 r
  mprj/o_q[81] (net)                                     2   0.0187 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1197   0.3636   1.0500   0.0484   0.0511 &   5.8634 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5216   1.0500            1.1751 &   7.0385 r
  mprj/o_q_dly[81] (net)                                 2   0.0277 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0239   0.5216   1.0500   0.0091   0.0102 &   7.0487 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1951   1.0500            3.1580 &  10.2066 r
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2066 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.1656   5.2053   1.0500   0.4745   0.6439 &  10.8506 r
  data arrival time                                                                                                 10.8506

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5167 

  slack (with derating applied) (VIOLATED)                                                               -2.9506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4339 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9321   1.0500   0.0000   1.2291 &   4.2557 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2404   1.0500            1.1208 &   5.3765 r
  mprj/o_q[38] (net)                                     2   0.0109 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0321   0.2404   1.0500   0.0128   0.0135 &   5.3901 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4164   1.0500            1.1006 &   6.4906 r
  mprj/o_q_dly[38] (net)                                 2   0.0211 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4164   1.0500   0.0000   0.0004 &   6.4910 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9748   1.0500            3.0225 &   9.5135 r
  mprj/la_data_out[6] (net)                              1   0.2899 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.5135 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                2.7923   4.9845   1.0500   1.1293   1.3186 &  10.8321 r
  data arrival time                                                                                                 10.8321

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5158 

  slack (with derating applied) (VIOLATED)                                                               -2.9321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4163 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9723   1.0500   0.0000   1.5286 &   4.5552 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2921   1.0500            1.1535 &   5.7087 r
  mprj/o_q[127] (net)                                    2   0.0142 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2921   1.0500   0.0000   0.0002 &   5.7089 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5123   1.0500            1.1642 &   6.8731 r
  mprj/o_q_dly[127] (net)                                2   0.0271 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0368   0.5123   1.0500   0.0148   0.0163 &   6.8894 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1910   1.0500            3.1537 &  10.0431 r
  mprj/io_out[28] (net)                                  1   0.3028 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0431 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.4851   5.2013   1.0500   0.6031   0.7822 &  10.8253 r
  data arrival time                                                                                                 10.8253

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5155 

  slack (with derating applied) (VIOLATED)                                                               -2.9253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4098 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7649   1.0500   0.0000   0.7493 &   3.7759 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3014   1.0500            1.1562 &   4.9321 r
  mprj/o_q[19] (net)                                     2   0.0147 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3014   1.0500   0.0000   0.0002 &   4.9323 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3171   1.0500            1.0444 &   5.9767 r
  mprj/o_q_dly[19] (net)                                 2   0.0147 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0814   0.3171   1.0500   0.0332   0.0351 &   6.0118 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7261   1.0500            3.4627 &   9.4745 r
  mprj/wbs_dat_o[19] (net)                               1   0.3353 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.4745 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 2.8038   5.7341   1.0500   1.1456   1.3465 &  10.8209 r
  data arrival time                                                                                                 10.8209

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5153 

  slack (with derating applied) (VIOLATED)                                                               -2.9209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4057 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9679   1.0500   0.0000   1.6179 &   4.6444 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2719   1.0500            1.1409 &   5.7853 r
  mprj/o_q[79] (net)                                     2   0.0129 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0913   0.2719   1.0500   0.0369   0.0389 &   5.8242 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5465   1.0500            1.1825 &   7.0067 r
  mprj/o_q_dly[79] (net)                                 2   0.0293 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2347   0.5465   1.0500   0.0936   0.0989 &   7.1056 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9350   1.0500            3.0187 &  10.1243 r
  mprj/la_data_out[47] (net)                             1   0.2883 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1243 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.2703   4.9436   1.0500   0.5181   0.6745 &  10.7987 r
  data arrival time                                                                                                 10.7987

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5142 

  slack (with derating applied) (VIOLATED)                                                               -2.8987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3845 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8198 &   3.8464 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3052   1.0500            1.1590 &   5.0054 r
  mprj/o_q[27] (net)                                     2   0.0150 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0564   0.3052   1.0500   0.0228   0.0241 &   5.0295 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6301   1.0500            1.2366 &   6.2661 r
  mprj/o_q_dly[27] (net)                                 2   0.0345 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1630   0.6301   1.0500   0.0648   0.0690 &   6.3351 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5407   1.0500            3.3700 &   9.7051 r
  mprj/wbs_dat_o[27] (net)                               1   0.3241 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.7051 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.9952   5.5500   1.0500   0.8038   0.9912 &  10.6963 r
  data arrival time                                                                                                 10.6963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5093 

  slack (with derating applied) (VIOLATED)                                                               -2.7963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2869 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5838   1.0500   0.0000   0.4497 &   3.4763 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1678   1.0500            1.0681 &   4.5444 r
  mprj/o_q[16] (net)                                     1   0.0061 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1678   1.0500   0.0000   0.0001 &   4.5445 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3881   1.0500            1.0752 &   5.6197 r
  mprj/o_q_dly[16] (net)                                 2   0.0194 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3881   1.0500   0.0000   0.0003 &   5.6200 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9127   1.0500            3.5675 &   9.1875 r
  mprj/wbs_dat_o[16] (net)                               1   0.3459 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.1875 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 3.1339   5.9222   1.0500   1.2807   1.5037 &  10.6912 r
  data arrival time                                                                                                 10.6912

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6912
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5091 

  slack (with derating applied) (VIOLATED)                                                               -2.7912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2821 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9704   1.0500   0.0000   1.6662 &   4.6928 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4668   1.0500            1.2589 &   5.9516 r
  mprj/o_q[87] (net)                                     2   0.0251 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3364   0.4668   1.0500   0.1345   0.1417 &   6.0934 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5295   1.0500            1.1836 &   7.2770 r
  mprj/o_q_dly[87] (net)                                 2   0.0282 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2143   0.5295   1.0500   0.0859   0.0907 &   7.3677 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7679   1.0500            2.9035 &  10.2712 r
  mprj/la_data_out[55] (net)                             1   0.2773 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2712 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.3731   4.7798   1.0500   0.1474   0.3020 &  10.5731 r
  data arrival time                                                                                                 10.5731

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5035 

  slack (with derating applied) (VIOLATED)                                                               -2.6731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1697 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5074 &   4.5340 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1606   1.0500            1.0687 &   5.6027 r
  mprj/o_q[163] (net)                                    1   0.0056 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1606   1.0500   0.0000   0.0000 &   5.6027 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7104   1.0500            1.2685 &   6.8712 r
  mprj/o_q_dly[163] (net)                                2   0.0395 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1933   0.7104   1.0500   0.0788   0.0838 &   6.9551 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8224   1.0500            2.9576 &   9.9126 r
  mprj/io_oeb[26] (net)                                  1   0.2815 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9126 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    1.0575   4.8307   1.0500   0.4302   0.5787 &  10.4914 r
  data arrival time                                                                                                 10.4914

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4996 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4996 

  slack (with derating applied) (VIOLATED)                                                               -2.5914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0918 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9682   1.0500   0.0000   1.6226 &   4.6492 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3090   1.0500            1.1639 &   5.8130 r
  mprj/o_q[95] (net)                                     2   0.0152 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0568   0.3090   1.0500   0.0225   0.0239 &   5.8369 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3972   1.0500            1.0968 &   6.9337 r
  mprj/o_q_dly[95] (net)                                 2   0.0199 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0882   0.3972   1.0500   0.0353   0.0373 &   6.9710 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1992   1.0500            3.1231 &  10.0941 r
  mprj/la_data_out[63] (net)                             1   0.3046 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0941 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.4387   5.2135   1.0500   0.1696   0.3493 &  10.4434 r
  data arrival time                                                                                                 10.4434

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4973 

  slack (with derating applied) (VIOLATED)                                                               -2.5434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0461 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9285   1.0500   0.0000   1.2130 &   4.2395 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1661   1.0500            1.0720 &   5.3115 r
  mprj/o_q[40] (net)                                     1   0.0060 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1661   1.0500   0.0000   0.0001 &   5.3115 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4938   1.0500            1.1389 &   6.4504 r
  mprj/o_q_dly[40] (net)                                 2   0.0260 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1663   0.4938   1.0500   0.0669   0.0707 &   6.5211 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8183   1.0500            2.9426 &   9.4637 r
  mprj/la_data_out[8] (net)                              1   0.2810 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.4637 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.9927   4.8272   1.0500   0.8140   0.9795 &  10.4432 r
  data arrival time                                                                                                 10.4432

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4973 

  slack (with derating applied) (VIOLATED)                                                               -2.5432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0459 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9704   1.0500   0.0000   1.6660 &   4.6926 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4603   1.0500            1.2551 &   5.9477 r
  mprj/o_q[86] (net)                                     2   0.0247 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2208   0.4603   1.0500   0.0891   0.0942 &   6.0419 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5310   1.0500            1.1843 &   7.2262 r
  mprj/o_q_dly[86] (net)                                 2   0.0283 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1290   0.5310   1.0500   0.0501   0.0532 &   7.2793 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7121   1.0500            2.8772 &  10.1566 r
  mprj/la_data_out[54] (net)                             1   0.2743 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1566 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.3505   4.7230   1.0500   0.1382   0.2846 &  10.4412 r
  data arrival time                                                                                                 10.4412

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4972 

  slack (with derating applied) (VIOLATED)                                                               -2.5412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0440 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8474   1.0500   0.0000   0.9414 &   3.9680 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2536   1.0500            1.1278 &   5.0957 r
  mprj/o_q[35] (net)                                     2   0.0117 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0527   0.2536   1.0500   0.0209   0.0221 &   5.1179 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4973   1.0500            1.1508 &   6.2687 r
  mprj/o_q_dly[35] (net)                                 2   0.0262 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0626   0.4973   1.0500   0.0252   0.0269 &   6.2956 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8455   1.0500            2.9603 &   9.2559 r
  mprj/la_data_out[3] (net)                              1   0.2827 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.2559 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                2.2720   4.8542   1.0500   0.9166   1.0895 &  10.3454 r
  data arrival time                                                                                                 10.3454

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4926 

  slack (with derating applied) (VIOLATED)                                                               -2.4454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9528 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9335   1.0500   0.0000   1.2354 &   4.2620 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1982   1.0500            1.0944 &   5.3564 r
  mprj/o_q[39] (net)                                     1   0.0082 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0611   0.1982   1.0500   0.0244   0.0257 &   5.3821 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4634   1.0500            1.1241 &   6.5062 r
  mprj/o_q_dly[39] (net)                                 2   0.0241 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0111   0.4634   1.0500   0.0042   0.0048 &   6.5110 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7268   1.0500            2.8861 &   9.3971 r
  mprj/la_data_out[7] (net)                              1   0.2755 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.3971 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                1.9261   4.7357   1.0500   0.7803   0.9434 &  10.3406 r
  data arrival time                                                                                                 10.3406

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4924 

  slack (with derating applied) (VIOLATED)                                                               -2.4406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9481 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7909   1.0500   0.0000   0.8059 &   3.8324 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2877   1.0500            1.1481 &   4.9805 r
  mprj/o_q[28] (net)                                     2   0.0139 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0387   0.2877   1.0500   0.0155   0.0165 &   4.9970 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5696   1.0500            1.1982 &   6.1952 r
  mprj/o_q_dly[28] (net)                                 2   0.0307 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2240   0.5696   1.0500   0.0871   0.0921 &   6.2874 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1722   1.0500            3.1628 &   9.4502 r
  mprj/wbs_dat_o[28] (net)                               1   0.3027 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.4502 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 1.7890   5.1799   1.0500   0.7216   0.8892 &  10.3394 r
  data arrival time                                                                                                 10.3394

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4924 

  slack (with derating applied) (VIOLATED)                                                               -2.4394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9470 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5332   1.0500   0.0000   0.3694 &   3.3960 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2568   1.0500            1.1251 &   4.5211 r
  mprj/o_q[99] (net)                                     2   0.0119 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0474   0.2568   1.0500   0.0191   0.0202 &   4.5413 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4368   1.0500            1.1147 &   5.6560 r
  mprj/o_q_dly[99] (net)                                 2   0.0224 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4368   1.0500   0.0000   0.0005 &   5.6565 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4595   1.0500            4.2956 &   9.9521 r
  mprj/io_out[0] (net)                                   1   0.4346 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.9521 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   7.5093   1.0500   0.0000   0.3867 &  10.3389 r
  data arrival time                                                                                                 10.3389

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4923 

  slack (with derating applied) (VIOLATED)                                                               -2.4389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9465 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9704   1.0500   0.0000   1.6662 &   4.6928 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4045   1.0500            1.2223 &   5.9151 r
  mprj/o_q[78] (net)                                     2   0.0212 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3257   0.4045   1.0500   0.1314   0.1384 &   6.0534 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4061   1.0500            1.1069 &   7.1603 r
  mprj/o_q_dly[78] (net)                                 2   0.0205 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0174   0.4061   1.0500   0.0071   0.0078 &   7.1681 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6846   1.0500            2.8533 &  10.0214 r
  mprj/la_data_out[46] (net)                             1   0.2727 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0214 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.2986   4.6946   1.0500   0.1166   0.2570 &  10.2784 r
  data arrival time                                                                                                 10.2784

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4894 

  slack (with derating applied) (VIOLATED)                                                               -2.3784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8890 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9269   1.0500   0.0000   1.2059 &   4.2325 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1466   1.0500            1.0583 &   5.2908 r
  mprj/o_q[41] (net)                                     1   0.0046 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1466   1.0500   0.0000   0.0001 &   5.2908 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4053   1.0500            1.0832 &   6.3740 r
  mprj/o_q_dly[41] (net)                                 2   0.0205 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0138   0.4053   1.0500   0.0055   0.0061 &   6.3801 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7824   1.0500            2.9186 &   9.2987 r
  mprj/la_data_out[9] (net)                              1   0.2790 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.2987 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                2.0127   4.7905   1.0500   0.8173   0.9787 &  10.2774 r
  data arrival time                                                                                                 10.2774

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4894 

  slack (with derating applied) (VIOLATED)                                                               -2.3774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8880 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9610   1.0500   0.0000   1.5558 &   4.5824 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5127   1.0500            1.2857 &   5.8681 r
  mprj/o_q[85] (net)                                     2   0.0279 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4347   0.5127   1.0500   0.1768   0.1862 &   6.0543 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5974   1.0500            1.2264 &   7.2807 r
  mprj/o_q_dly[85] (net)                                 2   0.0325 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0355   0.5974   1.0500   0.0142   0.0155 &   7.2962 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5163   1.0500            2.7684 &  10.0646 r
  mprj/la_data_out[53] (net)                             1   0.2627 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0646 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.1845   4.5271   1.0500   0.0697   0.2075 &  10.2721 r
  data arrival time                                                                                                 10.2721

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4891 

  slack (with derating applied) (VIOLATED)                                                               -2.3721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8830 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9692   1.0500   0.0000   1.4895 &   4.5161 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6375   1.0500            1.3593 &   5.8753 r
  mprj/o_q[71] (net)                                     2   0.0355 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4997   0.6375   1.0500   0.2051   0.2163 &   6.0916 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1869   1.0500            0.9702 &   7.0618 r
  mprj/o_q_dly[71] (net)                                 1   0.0062 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0334   0.1869   1.0500   0.0135   0.0142 &   7.0761 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6392   1.0500            2.8125 &   9.8885 r
  mprj/la_data_out[39] (net)                             1   0.2706 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8885 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.5813   4.6479   1.0500   0.2310   0.3678 &  10.2563 r
  data arrival time                                                                                                 10.2563

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4884 

  slack (with derating applied) (VIOLATED)                                                               -2.3563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8679 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5844   1.0500   0.0000   0.4472 &   3.4738 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2430   1.0500            1.1174 &   4.5912 r
  mprj/o_q[1] (net)                                      2   0.0110 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2430   1.0500   0.0000   0.0001 &   4.5913 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2922   1.0500            1.0216 &   5.6129 r
  mprj/o_q_dly[1] (net)                                  2   0.0131 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0096   0.2922   1.0500   0.0038   0.0042 &   5.6171 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.0549   1.0500            3.6261 &   9.2432 r
  mprj/wbs_dat_o[1] (net)                                1   0.3534 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.2432 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.9324   6.0675   1.0500   0.7816   1.0040 &  10.2472 r
  data arrival time                                                                                                 10.2472

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4880 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4880 

  slack (with derating applied) (VIOLATED)                                                               -2.3472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8592 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6824   1.0500   0.0000   0.6011 &   3.6277 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3228   1.0500            1.1682 &   4.7959 r
  mprj/o_q[50] (net)                                     2   0.0161 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3228   1.0500   0.0000   0.0003 &   4.7962 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3131   1.0500            1.0443 &   5.8405 r
  mprj/o_q_dly[50] (net)                                 2   0.0145 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0309   0.3131   1.0500   0.0121   0.0129 &   5.8534 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9582   1.0500            3.0176 &   8.8710 r
  mprj/la_data_out[18] (net)                             1   0.2897 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8710 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               2.8023   4.9655   1.0500   1.1427   1.3170 &  10.1880 r
  data arrival time                                                                                                 10.1880

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4851 

  slack (with derating applied) (VIOLATED)                                                               -2.2880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8029 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9671   1.0500   0.0000   1.6083 &   4.6349 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2443   1.0500            1.1238 &   5.7587 r
  mprj/o_q[80] (net)                                     2   0.0111 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2443   1.0500   0.0000   0.0002 &   5.7589 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5780   1.0500            1.1984 &   6.9573 r
  mprj/o_q_dly[80] (net)                                 2   0.0312 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3811   0.5780   1.0500   0.1531   0.1614 &   7.1186 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5030   1.0500            2.7628 &   9.8814 r
  mprj/la_data_out[48] (net)                             1   0.2622 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8814 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.3307   4.5129   1.0500   0.1300   0.2667 &  10.1481 r
  data arrival time                                                                                                 10.1481

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4832 

  slack (with derating applied) (VIOLATED)                                                               -2.2481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7649 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9691   1.0500   0.0000   1.6355 &   4.6621 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3958   1.0500            1.2171 &   5.8792 r
  mprj/o_q[90] (net)                                     2   0.0207 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1949   0.3958   1.0500   0.0770   0.0812 &   5.9604 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2871   1.0500            1.0304 &   6.9908 r
  mprj/o_q_dly[90] (net)                                 2   0.0128 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2871   1.0500   0.0000   0.0002 &   6.9910 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8286   1.0500            2.9069 &   9.8979 r
  mprj/la_data_out[58] (net)                             1   0.2828 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8979 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.2360   4.8413   1.0500   0.0895   0.2464 &  10.1443 r
  data arrival time                                                                                                 10.1443

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4831 

  slack (with derating applied) (VIOLATED)                                                               -2.2443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7613 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4806   1.0500   0.0000   0.3158 &   3.3424 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2918   1.0500            1.1460 &   4.4884 r
  mprj/o_q[137] (net)                                    2   0.0141 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0358   0.2918   1.0500   0.0142   0.0151 &   4.5035 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3631   1.0500            1.0731 &   5.5767 r
  mprj/o_q_dly[137] (net)                                2   0.0177 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3631   1.0500   0.0000   0.0003 &   5.5770 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9633   1.0500            4.0284 &   9.6054 r
  mprj/io_oeb[0] (net)                                   1   0.4057 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.6054 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.3600   7.0053   1.0500   0.1360   0.4884 &  10.0938 r
  data arrival time                                                                                                 10.0938

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4807 

  slack (with derating applied) (VIOLATED)                                                               -2.1938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7132 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4764   1.0500   0.0000   0.3117 &   3.3383 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3525   1.0500            1.1836 &   4.5219 r
  mprj/o_q[8] (net)                                      2   0.0180 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3525   1.0500   0.0000   0.0003 &   4.5222 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4620   1.0500            1.1388 &   5.6610 r
  mprj/o_q_dly[8] (net)                                  2   0.0240 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0770   0.4620   1.0500   0.0306   0.0325 &   5.6935 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.7520   1.0500            3.4706 &   9.1641 r
  mprj/wbs_dat_o[8] (net)                                1   0.3358 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.1641 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  1.7490   5.7637   1.0500   0.7087   0.9144 &  10.0785 r
  data arrival time                                                                                                 10.0785

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4799 

  slack (with derating applied) (VIOLATED)                                                               -2.1785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6986 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5846   1.0500   0.0000   0.4464 &   3.4730 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2117   1.0500            1.0979 &   4.5709 r
  mprj/o_q[12] (net)                                     1   0.0090 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0556   0.2117   1.0500   0.0227   0.0239 &   4.5948 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4467   1.0500            1.1155 &   5.7104 r
  mprj/o_q_dly[12] (net)                                 2   0.0230 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0358   0.4467   1.0500   0.0144   0.0155 &   5.7259 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3265   1.0500            3.2038 &   8.9298 r
  mprj/wbs_dat_o[12] (net)                               1   0.3124 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.9298 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 2.2819   5.3392   1.0500   0.9258   1.1353 &  10.0650 r
  data arrival time                                                                                                 10.0650

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4793 

  slack (with derating applied) (VIOLATED)                                                               -2.1650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6858 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6826   1.0500   0.0000   0.5994 &   3.6259 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3157   1.0500            1.1638 &   4.7898 r
  mprj/o_q[151] (net)                                    2   0.0157 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3157   1.0500   0.0000   0.0003 &   4.7901 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4520   1.0500            1.1305 &   5.9206 r
  mprj/o_q_dly[151] (net)                                2   0.0234 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4520   1.0500   0.0000   0.0004 &   5.9211 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1785   1.0500            3.1315 &   9.0526 r
  mprj/io_oeb[14] (net)                                  1   0.3014 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0526 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.9386   5.1909   1.0500   0.7802   0.9730 &  10.0256 r
  data arrival time                                                                                                 10.0256

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4774 

  slack (with derating applied) (VIOLATED)                                                               -2.1256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6482 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4465   1.0500   0.0000   0.2804 &   3.3070 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2476   1.0500            1.1181 &   4.4251 r
  mprj/o_q[6] (net)                                      2   0.0113 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0395   0.2476   1.0500   0.0157   0.0166 &   4.4417 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5303   1.0500            1.1700 &   5.6118 r
  mprj/o_q_dly[6] (net)                                  2   0.0283 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1127   0.5303   1.0500   0.0449   0.0477 &   5.6595 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.7706   1.0500            3.4842 &   9.1437 r
  mprj/wbs_dat_o[6] (net)                                1   0.3369 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.1437 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  1.5597   5.7832   1.0500   0.6349   0.8428 &   9.9865 r
  data arrival time                                                                                                  9.9865

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4755 

  slack (with derating applied) (VIOLATED)                                                               -2.0865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6110 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5069 &   4.5334 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2705   1.0500            1.1401 &   5.6735 r
  mprj/o_q[159] (net)                                    2   0.0128 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0499   0.2705   1.0500   0.0203   0.0215 &   5.6950 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5488   1.0500            1.1837 &   6.8787 r
  mprj/o_q_dly[159] (net)                                2   0.0294 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1446   0.5488   1.0500   0.0583   0.0618 &   6.9406 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4269   1.0500            2.7186 &   9.6592 r
  mprj/io_oeb[22] (net)                                  1   0.2577 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6592 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.3504   4.4362   1.0500   0.1403   0.2728 &   9.9320 r
  data arrival time                                                                                                  9.9320

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4730 

  slack (with derating applied) (VIOLATED)                                                               -2.0320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5591 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8799   1.0500   0.0000   1.0340 &   4.0606 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2922   1.0500            1.1522 &   5.2127 r
  mprj/o_q[47] (net)                                     2   0.0142 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2922   1.0500   0.0000   0.0002 &   5.2130 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2242   1.0500            0.9833 &   6.1962 r
  mprj/o_q_dly[47] (net)                                 1   0.0087 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0089   0.2242   1.0500   0.0035   0.0038 &   6.2000 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6329   1.0500            2.8097 &   9.0097 r
  mprj/la_data_out[15] (net)                             1   0.2700 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0097 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               1.7504   4.6420   1.0500   0.6980   0.8541 &   9.8638 r
  data arrival time                                                                                                  9.8638

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4697 

  slack (with derating applied) (VIOLATED)                                                               -1.9638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4941 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8224 &   3.8490 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3144   1.0500            1.1647 &   5.0137 r
  mprj/o_q[26] (net)                                     2   0.0156 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3144   1.0500   0.0000   0.0002 &   5.0139 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4977   1.0500            1.1579 &   6.1719 r
  mprj/o_q_dly[26] (net)                                 2   0.0262 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4977   1.0500   0.0000   0.0006 &   6.1725 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9228   1.0500            3.0077 &   9.1802 r
  mprj/wbs_dat_o[26] (net)                               1   0.2875 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.1802 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 1.2676   4.9312   1.0500   0.5171   0.6741 &   9.8543 r
  data arrival time                                                                                                  9.8543

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4693 

  slack (with derating applied) (VIOLATED)                                                               -1.9543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4851 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7436   1.0500   0.0000   0.7055 &   3.7321 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3471   1.0500            1.1842 &   4.9163 r
  mprj/o_q[20] (net)                                     2   0.0177 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0891   0.3471   1.0500   0.0356   0.0377 &   4.9540 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3469   1.0500            1.0674 &   6.0214 r
  mprj/o_q_dly[20] (net)                                 2   0.0167 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1319   0.3469   1.0500   0.0527   0.0555 &   6.0769 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0563   1.0500            3.0550 &   9.1319 r
  mprj/wbs_dat_o[20] (net)                               1   0.2941 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.1319 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.3349   5.0679   1.0500   0.5439   0.7199 &   9.8519 r
  data arrival time                                                                                                  9.8519

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4691 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4691 

  slack (with derating applied) (VIOLATED)                                                               -1.9519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4827 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5088 &   4.5354 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1960   1.0500            1.0934 &   5.6288 r
  mprj/o_q[124] (net)                                    1   0.0080 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1960   1.0500   0.0000   0.0001 &   5.6289 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7084   1.0500            1.2713 &   6.9002 r
  mprj/o_q_dly[124] (net)                                2   0.0394 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0249   0.7085   1.0500   0.0105   0.0120 &   6.9122 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5367   1.0500            2.7686 &   9.6808 r
  mprj/io_out[25] (net)                                  1   0.2657 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6808 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   4.5483   1.0500   0.0000   0.1391 &   9.8199 r
  data arrival time                                                                                                  9.8199

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4676 

  slack (with derating applied) (VIOLATED)                                                               -1.9199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4523 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6829   1.0500   0.0000   0.5962 &   3.6228 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1885   1.0500            1.0840 &   4.7067 r
  mprj/o_q[147] (net)                                    1   0.0075 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1885   1.0500   0.0000   0.0001 &   4.7069 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5383   1.0500            1.1683 &   5.8751 r
  mprj/o_q_dly[147] (net)                                2   0.0288 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0631   0.5383   1.0500   0.0248   0.0267 &   5.9018 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8834   1.0500            2.9972 &   8.8991 r
  mprj/io_oeb[10] (net)                                  1   0.2858 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8991 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.7787   4.8898   1.0500   0.7163   0.8652 &   9.7643 r
  data arrival time                                                                                                  9.7643

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4650 

  slack (with derating applied) (VIOLATED)                                                               -1.8643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3993 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9436   1.0500   0.0000   1.4118 &   4.4384 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2052   1.0500            1.0992 &   5.5375 r
  mprj/o_q[56] (net)                                     2   0.0086 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2052   1.0500   0.0000   0.0001 &   5.5376 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5065   1.0500            1.1509 &   6.6885 r
  mprj/o_q_dly[56] (net)                                 2   0.0268 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4499   0.5065   1.0500   0.1851   0.1949 &   6.8834 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9691   1.0500            2.4607 &   9.3441 r
  mprj/la_data_out[24] (net)                             1   0.2311 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3441 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               0.7201   3.9761   1.0500   0.2910   0.4041 &   9.7483 r
  data arrival time                                                                                                  9.7483

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4642 

  slack (with derating applied) (VIOLATED)                                                               -1.8483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3841 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9693   1.0500   0.0000   1.4912 &   4.5177 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6174   1.0500            1.3475 &   5.8652 r
  mprj/o_q[69] (net)                                     2   0.0343 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5543   0.6174   1.0500   0.2310   0.2434 &   6.1087 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1468   1.0500            0.9412 &   7.0499 r
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1468   1.0500   0.0000   0.0000 &   7.0499 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2410   1.0500            2.5740 &   9.6240 r
  mprj/la_data_out[37] (net)                             1   0.2468 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6240 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   4.2500   1.0500   0.0000   0.1189 &   9.7429 r
  data arrival time                                                                                                  9.7429

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4639 

  slack (with derating applied) (VIOLATED)                                                               -1.8429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3789 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6831   1.0500   0.0000   0.5939 &   3.6205 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2059   1.0500            1.0958 &   4.7163 r
  mprj/o_q[108] (net)                                    1   0.0087 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0603   0.2059   1.0500   0.0244   0.0258 &   4.7421 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5242   1.0500            1.1617 &   5.9038 r
  mprj/o_q_dly[108] (net)                                2   0.0279 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0652   0.5242   1.0500   0.0259   0.0279 &   5.9317 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0988   1.0500            3.1107 &   9.0424 r
  mprj/io_out[9] (net)                                   1   0.2979 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.0424 r
  io_out[9] (net) 
  io_out[9] (out)                                                     1.3130   5.1075   1.0500   0.5356   0.6977 &   9.7401 r
  data arrival time                                                                                                  9.7401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4638 

  slack (with derating applied) (VIOLATED)                                                               -1.8401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3763 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5067 &   4.5333 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1905   1.0500            1.0896 &   5.6229 r
  mprj/o_q[125] (net)                                    1   0.0076 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0800   0.1905   1.0500   0.0324   0.0341 &   5.6569 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5984   1.0500            1.2048 &   6.8617 r
  mprj/o_q_dly[125] (net)                                2   0.0325 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5984   1.0500   0.0000   0.0009 &   6.8626 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3612   1.0500            2.6815 &   9.5441 r
  mprj/io_out[26] (net)                                  1   0.2537 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.5441 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.1648   4.3711   1.0500   0.0623   0.1909 &   9.7350 r
  data arrival time                                                                                                  9.7350

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4636 

  slack (with derating applied) (VIOLATED)                                                               -1.8350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3714 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9446   1.0500   0.0000   1.3840 &   4.4106 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1593   1.0500            1.0674 &   5.4780 r
  mprj/o_q[57] (net)                                     1   0.0055 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1593   1.0500   0.0000   0.0001 &   5.4781 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5514   1.0500            1.1729 &   6.6510 r
  mprj/o_q_dly[57] (net)                                 2   0.0296 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4087   0.5514   1.0500   0.1661   0.1750 &   6.8260 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0283   1.0500            2.4994 &   9.3254 r
  mprj/la_data_out[25] (net)                             1   0.2348 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3254 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               0.6878   4.0351   1.0500   0.2774   0.3898 &   9.7152 r
  data arrival time                                                                                                  9.7152

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (VIOLATED)                                                               -1.8152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3526 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7649   1.0500   0.0000   0.7494 &   3.7760 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2792   1.0500            1.1424 &   4.9184 r
  mprj/o_q[17] (net)                                     2   0.0133 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0982   0.2792   1.0500   0.0396   0.0417 &   4.9601 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4249   1.0500            1.1101 &   6.0702 r
  mprj/o_q_dly[17] (net)                                 2   0.0217 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0480   0.4249   1.0500   0.0182   0.0194 &   6.0897 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2331   1.0500            3.1640 &   9.2537 r
  mprj/wbs_dat_o[17] (net)                               1   0.3048 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.2537 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.7086   5.2446   1.0500   0.2827   0.4512 &   9.7049 r
  data arrival time                                                                                                  9.7049

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4621 

  slack (with derating applied) (VIOLATED)                                                               -1.8049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3427 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5845   1.0500   0.0000   0.4468 &   3.4733 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2877   1.0500            1.1450 &   4.6184 r
  mprj/o_q[4] (net)                                      2   0.0139 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2877   1.0500   0.0000   0.0002 &   4.6185 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3348   1.0500            1.0544 &   5.6729 r
  mprj/o_q_dly[4] (net)                                  2   0.0159 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0837   0.3348   1.0500   0.0340   0.0359 &   5.7088 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.3384   1.0500            3.2127 &   8.9214 r
  mprj/wbs_dat_o[4] (net)                                1   0.3106 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.9214 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  1.4025   5.3513   1.0500   0.5686   0.7659 &   9.6873 r
  data arrival time                                                                                                  9.6873

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4613 

  slack (with derating applied) (VIOLATED)                                                               -1.7873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3260 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8550   1.0500   0.0000   0.9618 &   3.9883 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2656   1.0500            1.1353 &   5.1237 r
  mprj/o_q[36] (net)                                     2   0.0125 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2656   1.0500   0.0000   0.0002 &   5.1238 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4992   1.0500            1.1533 &   6.2772 r
  mprj/o_q_dly[36] (net)                                 2   0.0263 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1355   0.4992   1.0500   0.0546   0.0578 &   6.3350 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6005   1.0500            2.8210 &   9.1560 r
  mprj/la_data_out[4] (net)                              1   0.2683 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.1560 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                0.9284   4.6087   1.0500   0.3779   0.5172 &   9.6733 r
  data arrival time                                                                                                  9.6733

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4606 

  slack (with derating applied) (VIOLATED)                                                               -1.7733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3126 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5028 &   4.5294 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2886   1.0500            1.1513 &   5.6807 r
  mprj/o_q[121] (net)                                    2   0.0139 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0866   0.2886   1.0500   0.0351   0.0370 &   5.7177 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5902   1.0500            1.2107 &   6.9284 r
  mprj/o_q_dly[121] (net)                                2   0.0320 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0333   0.5902   1.0500   0.0135   0.0150 &   6.9434 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1297   1.0500            2.5497 &   9.4931 r
  mprj/io_out[22] (net)                                  1   0.2401 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.4931 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.1230   4.1386   1.0500   0.0465   0.1653 &   9.6584 r
  data arrival time                                                                                                  9.6584

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4599 

  slack (with derating applied) (VIOLATED)                                                               -1.7584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2985 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9449   1.0500   0.0000   1.3658 &   4.3924 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5391   1.0500            1.3010 &   5.6935 r
  mprj/o_q[60] (net)                                     2   0.0295 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4351   0.5391   1.0500   0.1743   0.1837 &   5.8772 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1989   1.0500            0.9766 &   6.8539 r
  mprj/o_q_dly[60] (net)                                 1   0.0070 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1989   1.0500   0.0000   0.0001 &   6.8539 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2989   1.0500            2.6198 &   9.4737 r
  mprj/la_data_out[28] (net)                             1   0.2506 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.4737 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.1438   4.3068   1.0500   0.0543   0.1697 &   9.6434 r
  data arrival time                                                                                                  9.6434

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4592 

  slack (with derating applied) (VIOLATED)                                                               -1.7434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2842 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5091 &   4.5357 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2245   1.0500            1.1115 &   5.6472 r
  mprj/o_q[162] (net)                                    2   0.0099 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0414   0.2245   1.0500   0.0167   0.0177 &   5.6649 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5658   1.0500            1.1889 &   6.8538 r
  mprj/o_q_dly[162] (net)                                2   0.0305 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0431   0.5658   1.0500   0.0169   0.0185 &   6.8723 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3004   1.0500            2.6408 &   9.5131 r
  mprj/io_oeb[25] (net)                                  1   0.2499 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.5131 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   4.3107   1.0500   0.0000   0.1278 &   9.6409 r
  data arrival time                                                                                                  9.6409

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4591 

  slack (with derating applied) (VIOLATED)                                                               -1.7409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2818 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7436   1.0500   0.0000   0.7056 &   3.7322 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1648   1.0500            1.0683 &   4.8006 r
  mprj/o_q[32] (net)                                     1   0.0059 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1648   1.0500   0.0000   0.0001 &   4.8006 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4522   1.0500            1.1136 &   5.9142 r
  mprj/o_q_dly[32] (net)                                 2   0.0234 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4522   1.0500   0.0000   0.0004 &   5.9146 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8793   1.0500            2.9779 &   8.8925 r
  mprj/la_data_out[0] (net)                              1   0.2848 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.8925 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.3510   4.8878   1.0500   0.5494   0.7064 &   9.5989 r
  data arrival time                                                                                                  9.5989

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4571 

  slack (with derating applied) (VIOLATED)                                                               -1.6989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2419 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9448   1.0500   0.0000   1.3661 &   4.3927 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1619   1.0500            1.0692 &   5.4619 r
  mprj/o_q[55] (net)                                     1   0.0057 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1619   1.0500   0.0000   0.0001 &   5.4620 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4519   1.0500            1.1130 &   6.5750 r
  mprj/o_q_dly[55] (net)                                 2   0.0234 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2129   0.4519   1.0500   0.0857   0.0904 &   6.6654 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0068   1.0500            2.4795 &   9.1449 r
  mprj/la_data_out[23] (net)                             1   0.2334 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1449 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               0.7051   4.0137   1.0500   0.2846   0.3974 &   9.5423 r
  data arrival time                                                                                                  9.5423

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4544 

  slack (with derating applied) (VIOLATED)                                                               -1.6423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1879 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5844   1.0500   0.0000   0.4473 &   3.4739 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2917   1.0500            1.1475 &   4.6214 r
  mprj/o_q[11] (net)                                     2   0.0141 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0309   0.2917   1.0500   0.0121   0.0129 &   4.6343 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4948   1.0500            1.1536 &   5.7879 r
  mprj/o_q_dly[11] (net)                                 2   0.0260 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2035   0.4948   1.0500   0.0819   0.0865 &   5.8743 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2328   1.0500            3.1532 &   9.0275 r
  mprj/wbs_dat_o[11] (net)                               1   0.3068 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.0275 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.7781   5.2462   1.0500   0.3119   0.4917 &   9.5192 r
  data arrival time                                                                                                  9.5192

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4533 

  slack (with derating applied) (VIOLATED)                                                               -1.6192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1659 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7436   1.0500   0.0000   0.7055 &   3.7321 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2291   1.0500            1.1111 &   4.8432 r
  mprj/o_q[23] (net)                                     1   0.0102 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0222   0.2291   1.0500   0.0090   0.0096 &   4.8528 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4582   1.0500            1.1244 &   5.9772 r
  mprj/o_q_dly[23] (net)                                 2   0.0237 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2059   0.4582   1.0500   0.0838   0.0884 &   6.0655 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8262   1.0500            2.9425 &   9.0081 r
  mprj/wbs_dat_o[23] (net)                               1   0.2813 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.0081 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.8736   4.8357   1.0500   0.3531   0.5060 &   9.5140 r
  data arrival time                                                                                                  9.5140

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6140

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4530 

  slack (with derating applied) (VIOLATED)                                                               -1.6140 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1610 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6827   1.0500   0.0000   0.5983 &   3.6248 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2572   1.0500            1.1276 &   4.7524 r
  mprj/o_q[148] (net)                                    2   0.0119 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2572   1.0500   0.0000   0.0001 &   4.7526 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5132   1.0500            1.1608 &   5.9134 r
  mprj/o_q_dly[148] (net)                                2   0.0272 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0224   0.5132   1.0500   0.0087   0.0098 &   5.9232 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6629   1.0500            2.8666 &   8.7898 r
  mprj/io_oeb[11] (net)                                  1   0.2726 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7898 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    1.4426   4.6692   1.0500   0.5842   0.7214 &   9.5112 r
  data arrival time                                                                                                  9.5112

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4529 

  slack (with derating applied) (VIOLATED)                                                               -1.6112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1583 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9444   1.0500   0.0000   1.3614 &   4.3880 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4894   1.0500            1.2718 &   5.6597 r
  mprj/o_q[62] (net)                                     2   0.0265 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0522   0.4894   1.0500   0.0202   0.0218 &   5.6816 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3463   1.0500            1.0718 &   6.7534 r
  mprj/o_q_dly[62] (net)                                 2   0.0167 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1096   0.3463   1.0500   0.0446   0.0471 &   6.8005 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0705   1.0500            2.5059 &   9.3064 r
  mprj/la_data_out[30] (net)                             1   0.2369 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3064 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.2444   4.0778   1.0500   0.0948   0.2038 &   9.5103 r
  data arrival time                                                                                                  9.5103

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6103

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4529 

  slack (with derating applied) (VIOLATED)                                                               -1.6103 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1574 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7735   1.0500   0.0000   0.7672 &   3.7938 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1557   1.0500            1.0624 &   4.8563 r
  mprj/o_q[24] (net)                                     1   0.0052 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0252   0.1557   1.0500   0.0101   0.0107 &   4.8670 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4892   1.0500            1.1349 &   6.0018 r
  mprj/o_q_dly[24] (net)                                 2   0.0257 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0734   0.4892   1.0500   0.0291   0.0310 &   6.0329 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6842   1.0500            2.8646 &   8.8975 r
  mprj/wbs_dat_o[24] (net)                               1   0.2731 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.8975 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 1.1156   4.6933   1.0500   0.4542   0.6070 &   9.5045 r
  data arrival time                                                                                                  9.5045

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4526 

  slack (with derating applied) (VIOLATED)                                                               -1.6045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1519 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1958 &   4.2224 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1574   1.0500            1.0658 &   5.2882 r
  mprj/o_q[115] (net)                                    1   0.0054 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1574   1.0500   0.0000   0.0000 &   5.2882 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5528   1.0500            1.1735 &   6.4618 r
  mprj/o_q_dly[115] (net)                                2   0.0297 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0687   0.5528   1.0500   0.0273   0.0293 &   6.4911 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2835   1.0500            2.6545 &   9.1455 r
  mprj/io_out[16] (net)                                  1   0.2504 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.1455 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.5972   4.2891   1.0500   0.2387   0.3467 &   9.4922 r
  data arrival time                                                                                                  9.4922

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4520 

  slack (with derating applied) (VIOLATED)                                                               -1.5922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1402 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6827   1.0500   0.0000   0.5981 &   3.6247 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2601   1.0500            1.1294 &   4.7540 r
  mprj/o_q[110] (net)                                    2   0.0121 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0738   0.2601   1.0500   0.0296   0.0312 &   4.7852 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5342   1.0500            1.1738 &   5.9590 r
  mprj/o_q_dly[110] (net)                                2   0.0285 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5342   1.0500   0.0000   0.0007 &   5.9596 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4741   1.0500            2.7660 &   8.7256 r
  mprj/io_out[11] (net)                                  1   0.2618 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7256 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.4546   4.4794   1.0500   0.5907   0.7158 &   9.4415 r
  data arrival time                                                                                                  9.4415

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4496 

  slack (with derating applied) (VIOLATED)                                                               -1.5415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0919 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9290   1.0500   0.0000   1.2151 &   4.2416 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1763   1.0500            1.0790 &   5.3207 r
  mprj/o_q[45] (net)                                     1   0.0067 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1763   1.0500   0.0000   0.0001 &   5.3207 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3789   1.0500            1.0701 &   6.3909 r
  mprj/o_q_dly[45] (net)                                 2   0.0188 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1409   0.3789   1.0500   0.0571   0.0602 &   6.4511 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1519   1.0500            2.5520 &   9.0031 r
  mprj/la_data_out[13] (net)                             1   0.2416 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0031 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               0.7390   4.1599   1.0500   0.3011   0.4241 &   9.4272 r
  data arrival time                                                                                                  9.4272

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4272
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4489 

  slack (with derating applied) (VIOLATED)                                                               -1.5272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0783 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9703   1.0500   0.0000   1.5102 &   4.5368 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1437   1.0500            1.0570 &   5.5938 r
  mprj/o_q[114] (net)                                    1   0.0044 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1437   1.0500   0.0000   0.0000 &   5.5938 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5696   1.0500            1.1822 &   6.7760 r
  mprj/o_q_dly[114] (net)                                2   0.0307 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5696   1.0500   0.0000   0.0009 &   6.7768 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1036   1.0500            2.5304 &   9.3072 r
  mprj/io_out[15] (net)                                  1   0.2384 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.3072 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   4.1129   1.0500   0.0000   0.1180 &   9.4252 r
  data arrival time                                                                                                  9.4252

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4488 

  slack (with derating applied) (VIOLATED)                                                               -1.5252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0764 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7966   1.0500   0.0000   0.8228 &   3.8494 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3500   1.0500            1.1867 &   5.0362 r
  mprj/o_q[25] (net)                                     2   0.0178 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2188   0.3500   1.0500   0.0892   0.0939 &   5.1300 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5731   1.0500            1.2056 &   6.3357 r
  mprj/o_q_dly[25] (net)                                 2   0.0309 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0940   0.5731   1.0500   0.0383   0.0410 &   6.3767 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4980   1.0500            2.7624 &   9.1391 r
  mprj/wbs_dat_o[25] (net)                               1   0.2620 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.1391 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.3810   4.5074   1.0500   0.1499   0.2843 &   9.4234 r
  data arrival time                                                                                                  9.4234

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4487 

  slack (with derating applied) (VIOLATED)                                                               -1.5234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0746 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8945   1.0500   0.0000   1.0806 &   4.1072 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2967   1.0500            1.1552 &   5.2624 r
  mprj/o_q[46] (net)                                     2   0.0144 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0306   0.2967   1.0500   0.0120   0.0128 &   5.2752 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1786   1.0500            0.9505 &   6.2257 r
  mprj/o_q_dly[46] (net)                                 1   0.0056 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1786   1.0500   0.0000   0.0001 &   6.2258 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3548   1.0500            2.6445 &   8.8703 r
  mprj/la_data_out[14] (net)                             1   0.2536 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8703 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               0.9363   4.3638   1.0500   0.3764   0.5112 &   9.3815 r
  data arrival time                                                                                                  9.3815

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4467 

  slack (with derating applied) (VIOLATED)                                                               -1.4815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0347 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9448   1.0500   0.0000   1.3661 &   4.3927 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1307   1.0500            1.0475 &   5.4402 r
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1307   1.0500   0.0000   0.0000 &   5.4402 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3372   1.0500            1.0370 &   6.4773 r
  mprj/o_q_dly[54] (net)                                 2   0.0161 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3372   1.0500   0.0000   0.0003 &   6.4775 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9965   1.0500            2.4650 &   8.9425 r
  mprj/la_data_out[22] (net)                             1   0.2327 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.9425 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.7593   4.0034   1.0500   0.3074   0.4210 &   9.3635 r
  data arrival time                                                                                                  9.3635

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4459 

  slack (with derating applied) (VIOLATED)                                                               -1.4635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0176 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9236   1.0500   0.0000   1.1919 &   4.2185 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1657   1.0500            1.0716 &   5.2901 r
  mprj/o_q[43] (net)                                     1   0.0059 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1657   1.0500   0.0000   0.0001 &   5.2901 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4297   1.0500            1.1001 &   6.3902 r
  mprj/o_q_dly[43] (net)                                 2   0.0220 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1505   0.4297   1.0500   0.0606   0.0640 &   6.4543 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1422   1.0500            2.5529 &   9.0071 r
  mprj/la_data_out[11] (net)                             1   0.2412 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0071 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.5768   4.1498   1.0500   0.2305   0.3482 &   9.3553 r
  data arrival time                                                                                                  9.3553

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4455 

  slack (with derating applied) (VIOLATED)                                                               -1.4553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0098 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6824   1.0500   0.0000   0.6007 &   3.6273 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6207   1.0500            1.3451 &   4.9724 r
  mprj/o_q[119] (net)                                    2   0.0345 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0767   0.6207   1.0500   0.0308   0.0335 &   5.0059 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4841   1.0500            1.1613 &   6.1672 r
  mprj/o_q_dly[119] (net)                                2   0.0254 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4841   1.0500   0.0000   0.0006 &   6.1678 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0631   1.0500            2.5319 &   8.6997 r
  mprj/io_out[20] (net)                                  1   0.2378 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.6997 r
  io_out[20] (net) 
  io_out[20] (out)                                                    1.2615   4.0666   1.0500   0.5099   0.6100 &   9.3097 r
  data arrival time                                                                                                  9.3097

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4433 

  slack (with derating applied) (VIOLATED)                                                               -1.4097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9664 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9118   1.0500   0.0000   1.1439 &   4.1705 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2511   1.0500            1.1272 &   5.2977 r
  mprj/o_q[113] (net)                                    2   0.0115 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0293   0.2511   1.0500   0.0116   0.0123 &   5.3100 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4524   1.0500            1.1235 &   6.4335 r
  mprj/o_q_dly[113] (net)                                2   0.0234 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4524   1.0500   0.0000   0.0005 &   6.4340 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3565   1.0500            2.6712 &   9.1052 r
  mprj/io_out[14] (net)                                  1   0.2535 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.1052 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.2034   4.3656   1.0500   0.0769   0.2030 &   9.3081 r
  data arrival time                                                                                                  9.3081

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4432 

  slack (with derating applied) (VIOLATED)                                                               -1.4081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9649 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               10.8857                     6.0499 &  28.0499 r
  io_in[0] (net)                                         2   0.6393 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.0499 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.7065  10.9380   1.0500   5.6319   6.4095 &  34.4594 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2809   1.0500           -0.1398 &  34.3197 r
  mprj/buf_i[192] (net)                                  2   0.0372 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2809   1.0500   0.0000   0.0012 &  34.3209 r
  data arrival time                                                                                                 34.3209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.3828 &  33.1193 r
  clock reconvergence pessimism                                                                           0.0000    33.1193
  clock uncertainty                                                                                      -0.1000    33.0193
  library setup time                                                                    1.0000           -0.0927    32.9266
  data required time                                                                                                32.9266
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9266
  data arrival time                                                                                                -34.3209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1644 
  total derate : arrival time                                                                            -0.3126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4770 

  slack (with derating applied) (VIOLATED)                                                               -1.3943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9173 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4764   1.0500   0.0000   0.3116 &   3.3382 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2842   1.0500            1.1413 &   4.4794 r
  mprj/o_q[7] (net)                                      2   0.0137 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.1191   0.2842   1.0500   0.0441   0.0465 &   4.5260 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5085   1.0500            1.1610 &   5.6870 r
  mprj/o_q_dly[7] (net)                                  2   0.0269 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2772   0.5085   1.0500   0.1046   0.1104 &   5.7973 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.1265   1.0500            3.0831 &   8.8805 r
  mprj/wbs_dat_o[7] (net)                                1   0.3002 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.8805 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.5575   5.1418   1.0500   0.2196   0.4021 &   9.2825 r
  data arrival time                                                                                                  9.2825

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4420 

  slack (with derating applied) (VIOLATED)                                                               -1.3825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9405 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5844   1.0500   0.0000   0.4473 &   3.4739 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2553   1.0500            1.1249 &   4.5988 r
  mprj/o_q[2] (net)                                      2   0.0118 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0358   0.2553   1.0500   0.0143   0.0152 &   4.6140 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3585   1.0500            1.0660 &   5.6799 r
  mprj/o_q_dly[2] (net)                                  2   0.0174 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1155   0.3585   1.0500   0.0459   0.0484 &   5.7284 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.3753   1.0500            3.2221 &   8.9505 r
  mprj/wbs_dat_o[2] (net)                                1   0.3150 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.9505 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.3894   5.3894   1.0500   0.1485   0.3304 &   9.2809 r
  data arrival time                                                                                                  9.2809

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4419 

  slack (with derating applied) (VIOLATED)                                                               -1.3809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9390 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1943 &   4.2209 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2865   1.0500            1.1493 &   5.3701 r
  mprj/o_q[116] (net)                                    2   0.0138 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2865   1.0500   0.0000   0.0002 &   5.3703 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5446   1.0500            1.1830 &   6.5534 r
  mprj/o_q_dly[116] (net)                                2   0.0291 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1034   0.5446   1.0500   0.0419   0.0447 &   6.5981 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6793   1.0500            2.3095 &   8.9076 r
  mprj/io_out[17] (net)                                  1   0.2148 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.9076 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.6964   3.6834   1.0500   0.2841   0.3712 &   9.2788 r
  data arrival time                                                                                                  9.2788

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4418 

  slack (with derating applied) (VIOLATED)                                                               -1.3788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9370 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7998   1.0500   0.0000   0.8262 &   3.8528 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1672   1.0500            1.0708 &   4.9236 r
  mprj/o_q[29] (net)                                     1   0.0060 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1672   1.0500   0.0000   0.0001 &   4.9237 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5475   1.0500            1.1714 &   6.0951 r
  mprj/o_q_dly[29] (net)                                 2   0.0294 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2501   0.5475   1.0500   0.1019   0.1076 &   6.2027 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3984   1.0500            2.6998 &   8.9025 r
  mprj/wbs_dat_o[29] (net)                               1   0.2559 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.9025 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.5811   4.4080   1.0500   0.2316   0.3684 &   9.2709 r
  data arrival time                                                                                                  9.2709

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4415 

  slack (with derating applied) (VIOLATED)                                                               -1.3709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9295 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5838   1.0500   0.0000   0.4497 &   3.4763 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3118   1.0500            1.1599 &   4.6362 r
  mprj/o_q[18] (net)                                     2   0.0154 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0929   0.3118   1.0500   0.0377   0.0397 &   4.6760 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4425   1.0500            1.1244 &   5.8004 r
  mprj/o_q_dly[18] (net)                                 2   0.0228 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0764   0.4425   1.0500   0.0294   0.0312 &   5.8316 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7779   1.0500            2.9084 &   8.7400 r
  mprj/wbs_dat_o[18] (net)                               1   0.2782 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.7400 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.6752   4.7884   1.0500   0.2723   0.4260 &   9.1659 r
  data arrival time                                                                                                  9.1659

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4365 

  slack (with derating applied) (VIOLATED)                                                               -1.2659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8294 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7436   1.0500   0.0000   0.7057 &   3.7322 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1442   1.0500            1.0540 &   4.7862 r
  mprj/o_q[31] (net)                                     1   0.0045 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1442   1.0500   0.0000   0.0000 &   4.7863 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4594   1.0500            1.1156 &   5.9019 r
  mprj/o_q_dly[31] (net)                                 2   0.0238 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4594   1.0500   0.0000   0.0005 &   5.9023 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5170   1.0500            2.7681 &   8.6704 r
  mprj/wbs_dat_o[31] (net)                               1   0.2632 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.6704 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.8755   4.5255   1.0500   0.3547   0.4946 &   9.1650 r
  data arrival time                                                                                                  9.1650

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4364 

  slack (with derating applied) (VIOLATED)                                                               -1.2650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8286 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5839   1.0500   0.0000   0.4493 &   3.4759 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1572   1.0500            1.0607 &   4.5367 r
  mprj/o_q[14] (net)                                     1   0.0054 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1572   1.0500   0.0000   0.0001 &   4.5367 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4654   1.0500            1.1207 &   5.6574 r
  mprj/o_q_dly[14] (net)                                 2   0.0242 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2971   0.4654   1.0500   0.1208   0.1273 &   5.7847 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7969   1.0500            2.9152 &   8.6999 r
  mprj/wbs_dat_o[14] (net)                               1   0.2789 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.6999 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.5996   4.8086   1.0500   0.2382   0.3970 &   9.0969 r
  data arrival time                                                                                                  9.0969

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4332 

  slack (with derating applied) (VIOLATED)                                                               -1.1969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7637 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9118   1.0500   0.0000   1.1435 &   4.1701 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2747   1.0500            1.1418 &   5.3119 r
  mprj/o_q[52] (net)                                     2   0.0130 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2747   1.0500   0.0000   0.0002 &   5.3121 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4992   1.0500            1.1543 &   6.4664 r
  mprj/o_q_dly[52] (net)                                 2   0.0263 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0379   0.4992   1.0500   0.0145   0.0159 &   6.4823 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8290   1.0500            2.3807 &   8.8630 r
  mprj/la_data_out[20] (net)                             1   0.2229 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8630 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.3266   3.8356   1.0500   0.1301   0.2303 &   9.0933 r
  data arrival time                                                                                                  9.0933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4330 

  slack (with derating applied) (VIOLATED)                                                               -1.1933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7603 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1957 &   4.2223 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1787   1.0500            1.0806 &   5.3029 r
  mprj/o_q[153] (net)                                    1   0.0068 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1787   1.0500   0.0000   0.0001 &   5.3030 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6096   1.0500            1.2102 &   6.5132 r
  mprj/o_q_dly[153] (net)                                2   0.0332 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1988   0.6096   1.0500   0.0804   0.0853 &   6.5985 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6685   1.0500            2.2975 &   8.8960 r
  mprj/io_oeb[16] (net)                                  1   0.2135 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8960 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.2165   3.6740   1.0500   0.0818   0.1718 &   9.0678 r
  data arrival time                                                                                                  9.0678

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0678
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4318 

  slack (with derating applied) (VIOLATED)                                                               -1.1678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7360 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5845   1.0500   0.0000   0.4467 &   3.4733 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3078   1.0500            1.1575 &   4.6308 r
  mprj/o_q[3] (net)                                      2   0.0152 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.1019   0.3078   1.0500   0.0407   0.0430 &   4.6738 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2785   1.0500            1.0202 &   5.6939 r
  mprj/o_q_dly[3] (net)                                  2   0.0122 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2785   1.0500   0.0000   0.0001 &   5.6940 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9943   1.0500            2.9951 &   8.6891 r
  mprj/wbs_dat_o[3] (net)                                1   0.2924 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.6891 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.4364   5.0085   1.0500   0.1692   0.3436 &   9.0327 r
  data arrival time                                                                                                  9.0327

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4301 

  slack (with derating applied) (VIOLATED)                                                               -1.1327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7026 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7713   1.0500   0.0000   0.7626 &   3.7892 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2363   1.0500            1.1159 &   4.9051 r
  mprj/o_q[22] (net)                                     2   0.0106 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2363   1.0500   0.0000   0.0001 &   4.9052 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3409   1.0500            1.0524 &   5.9576 r
  mprj/o_q_dly[22] (net)                                 2   0.0163 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0518   0.3409   1.0500   0.0208   0.0221 &   5.9797 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5388   1.0500            2.7656 &   8.7453 r
  mprj/wbs_dat_o[22] (net)                               1   0.2641 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.7453 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.3761   4.5485   1.0500   0.1475   0.2851 &   9.0304 r
  data arrival time                                                                                                  9.0304

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4300 

  slack (with derating applied) (VIOLATED)                                                               -1.1304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7004 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9118   1.0500   0.0000   1.1437 &   4.1703 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4535   1.0500            1.2502 &   5.4205 r
  mprj/o_q[158] (net)                                    2   0.0243 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4535   1.0500   0.0000   0.0007 &   5.4212 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5208   1.0500            1.1779 &   6.5991 r
  mprj/o_q_dly[158] (net)                                2   0.0277 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5208   1.0500   0.0000   0.0006 &   6.5997 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7302   1.0500            2.3214 &   8.9211 r
  mprj/io_oeb[21] (net)                                  1   0.2168 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.9211 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   3.7370   1.0500   0.0000   0.0951 &   9.0161 r
  data arrival time                                                                                                  9.0161

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4293 

  slack (with derating applied) (VIOLATED)                                                               -1.1161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6868 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                               11.0915                     6.1979 &  28.1979 r
  io_in[1] (net)                                         2   0.6527 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.1979 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.1971  11.1362   1.0500   5.2919   6.0225 &  34.2205 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2820   1.0500           -0.1498 &  34.0706 r
  mprj/buf_i[193] (net)                                  2   0.0363 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0292   0.2820   1.0500   0.0115   0.0133 &  34.0839 r
  data arrival time                                                                                                 34.0839

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4297 &  33.1662 r
  clock reconvergence pessimism                                                                           0.0000    33.1662
  clock uncertainty                                                                                      -0.1000    33.0662
  library setup time                                                                    1.0000           -0.0932    32.9730
  data required time                                                                                                32.9730
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9730
  data arrival time                                                                                                -34.0839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1668 
  total derate : arrival time                                                                            -0.2953 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4621 

  slack (with derating applied) (VIOLATED)                                                               -1.1109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6487 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4749   1.0500   0.0000   0.3098 &   3.3364 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4252   1.0500            1.2270 &   4.5634 r
  mprj/o_q[10] (net)                                     2   0.0225 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4252   1.0500   0.0000   0.0005 &   4.5638 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3736   1.0500            1.0873 &   5.6511 r
  mprj/o_q_dly[10] (net)                                 2   0.0184 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0356   0.3736   1.0500   0.0143   0.0153 &   5.6665 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9082   1.0500            2.9706 &   8.6371 r
  mprj/wbs_dat_o[10] (net)                               1   0.2853 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.6371 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.5089   4.9204   1.0500   0.1999   0.3631 &   9.0002 r
  data arrival time                                                                                                  9.0002

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4286 

  slack (with derating applied) (VIOLATED)                                                               -1.1002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6716 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6827   1.0500   0.0000   0.5987 &   3.6252 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1293   1.0500            1.0427 &   4.6680 r
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1293   1.0500   0.0000   0.0000 &   4.6680 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4779   1.0500            1.1240 &   5.7920 r
  mprj/o_q_dly[33] (net)                                 2   0.0250 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0709   0.4779   1.0500   0.0275   0.0295 &   5.8215 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5729   1.0500            2.8000 &   8.6215 r
  mprj/la_data_out[1] (net)                              1   0.2665 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.6215 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.4985   4.5817   1.0500   0.1964   0.3303 &   8.9518 r
  data arrival time                                                                                                  8.9518

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4263 

  slack (with derating applied) (VIOLATED)                                                               -1.0518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6255 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1955 &   4.2221 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2623   1.0500            1.1343 &   5.3563 r
  mprj/o_q[120] (net)                                    2   0.0123 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2623   1.0500   0.0000   0.0002 &   5.3565 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5401   1.0500            1.1776 &   6.5341 r
  mprj/o_q_dly[120] (net)                                2   0.0289 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1393   0.5401   1.0500   0.0568   0.0603 &   6.5944 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6166   1.0500            2.2600 &   8.8544 r
  mprj/io_out[21] (net)                                  1   0.2103 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8544 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   3.6231   1.0500   0.0000   0.0895 &   8.9439 r
  data arrival time                                                                                                  8.9439

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4259 

  slack (with derating applied) (VIOLATED)                                                               -1.0439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6180 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6826   1.0500   0.0000   0.5990 &   3.6256 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3300   1.0500            1.1727 &   4.7983 r
  mprj/o_q[112] (net)                                    2   0.0166 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3300   1.0500   0.0000   0.0003 &   4.7986 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4682   1.0500            1.1418 &   5.9404 r
  mprj/o_q_dly[112] (net)                                2   0.0244 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4682   1.0500   0.0000   0.0006 &   5.9409 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3336   1.0500            2.6658 &   8.6067 r
  mprj/io_out[13] (net)                                  1   0.2526 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.6067 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.5053   4.3414   1.0500   0.2029   0.3261 &   8.9328 r
  data arrival time                                                                                                  8.9328

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4254 

  slack (with derating applied) (VIOLATED)                                                               -1.0328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6074 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4462   1.0500   0.0000   0.2800 &   3.3066 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2858   1.0500            1.1418 &   4.4484 r
  mprj/o_q[5] (net)                                      2   0.0138 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0654   0.2858   1.0500   0.0260   0.0275 &   4.4759 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3989   1.0500            1.0951 &   5.5710 r
  mprj/o_q_dly[5] (net)                                  2   0.0200 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0382   0.3989   1.0500   0.0149   0.0159 &   5.5869 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9701   1.0500            2.9927 &   8.5797 r
  mprj/wbs_dat_o[5] (net)                                1   0.2910 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.5797 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.3585   4.9838   1.0500   0.1366   0.3068 &   8.8864 r
  data arrival time                                                                                                  8.8864

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4232 

  slack (with derating applied) (VIOLATED)                                                               -0.9864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5632 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            9.1184                     5.1995 &  27.1995 r
  wbs_sel_i[2] (net)                                     2   0.5357 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1995 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.7412   9.1338   1.0500   6.0297   6.5901 &  33.7896 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2072   1.0500           -0.1143 &  33.6753 r
  mprj/buf_i[232] (net)                                  2   0.0102 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0101   0.2072   1.0500   0.0038   0.0042 &  33.6795 r
  data arrival time                                                                                                 33.6795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.1656 &  32.9021 r
  clock reconvergence pessimism                                                                           0.0000    32.9021
  clock uncertainty                                                                                      -0.1000    32.8021
  library setup time                                                                    1.0000           -0.0858    32.7163
  data required time                                                                                                32.7163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7163
  data arrival time                                                                                                -33.6795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1529 
  total derate : arrival time                                                                            -0.3200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4730 

  slack (with derating applied) (VIOLATED)                                                               -0.9632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4903 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7516   1.0500   0.0000   0.7212 &   3.7478 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2429   1.0500            1.1197 &   4.8675 r
  mprj/o_q[21] (net)                                     2   0.0110 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2429   1.0500   0.0000   0.0002 &   4.8677 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3175   1.0500            1.0380 &   5.9057 r
  mprj/o_q_dly[21] (net)                                 2   0.0148 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0558   0.3175   1.0500   0.0225   0.0239 &   5.9295 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4027   1.0500            2.6682 &   8.5978 r
  mprj/wbs_dat_o[21] (net)                               1   0.2575 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.5978 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.3162   4.4140   1.0500   0.1233   0.2634 &   8.8612 r
  data arrival time                                                                                                  8.8612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4220 

  slack (with derating applied) (VIOLATED)                                                               -0.9612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5392 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5840   1.0500   0.0000   0.4490 &   3.4756 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1781   1.0500            1.0753 &   4.5509 r
  mprj/o_q[13] (net)                                     1   0.0068 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1781   1.0500   0.0000   0.0001 &   4.5509 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3822   1.0500            1.0725 &   5.6235 r
  mprj/o_q_dly[13] (net)                                 2   0.0190 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3822   1.0500   0.0000   0.0003 &   5.6238 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6598   1.0500            2.8327 &   8.4565 r
  mprj/wbs_dat_o[13] (net)                               1   0.2709 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.4565 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.3655   4.6709   1.0500   0.1404   0.2888 &   8.7453 r
  data arrival time                                                                                                  8.7453

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4164 

  slack (with derating applied) (VIOLATED)                                                               -0.8453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4289 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9118   1.0500   0.0000   1.1440 &   4.1705 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2637   1.0500            1.1350 &   5.3055 r
  mprj/o_q[117] (net)                                    2   0.0124 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2637   1.0500   0.0000   0.0002 &   5.3057 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7510   1.0500            1.3040 &   6.6097 r
  mprj/o_q_dly[117] (net)                                2   0.0419 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4648   0.7510   1.0500   0.1895   0.2003 &   6.8100 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8893   1.0500            1.8650 &   8.6750 r
  mprj/io_out[18] (net)                                  1   0.1682 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.6750 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0550   2.8918   1.0500   0.0208   0.0701 &   8.7451 r
  data arrival time                                                                                                  8.7451

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4164 

  slack (with derating applied) (VIOLATED)                                                               -0.8451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4287 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4308   1.0500   0.0000   0.2647 &   3.2912 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1848   1.0500            1.0777 &   4.3690 r
  mprj/o_q[0] (net)                                      1   0.0072 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1848   1.0500   0.0000   0.0001 &   4.3691 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3996   1.0500            1.0841 &   5.4532 r
  mprj/o_q_dly[0] (net)                                  2   0.0201 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2913   0.3996   1.0500   0.1136   0.1195 &   5.5727 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9296   1.0500            2.9599 &   8.5326 r
  mprj/wbs_dat_o[0] (net)                                1   0.2882 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.5326 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   4.9454   1.0500   0.0000   0.1717 &   8.7043 r
  data arrival time                                                                                                  8.7043

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4145 

  slack (with derating applied) (VIOLATED)                                                               -0.8043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3898 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4308   1.0500   0.0000   0.2647 &   3.2912 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1449   1.0500            1.0499 &   4.3412 r
  mprj/o_q[175] (net)                                    1   0.0045 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1449   1.0500   0.0000   0.0001 &   4.3412 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3612   1.0500            1.0551 &   5.3963 r
  mprj/o_q_dly[175] (net)                                2   0.0176 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0759   0.3612   1.0500   0.0308   0.0326 &   5.4289 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1028   1.0500            3.0521 &   8.4811 r
  mprj/wbs_ack_o (net)                                   1   0.2983 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.4811 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   5.1196   1.0500   0.0000   0.1821 &   8.6631 r
  data arrival time                                                                                                  8.6631

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7631

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4125 

  slack (with derating applied) (VIOLATED)                                                               -0.7631 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3506 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6827   1.0500   0.0000   0.5980 &   3.6246 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2772   1.0500            1.1400 &   4.7646 r
  mprj/o_q[150] (net)                                    2   0.0132 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0757   0.2772   1.0500   0.0308   0.0325 &   4.7971 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5687   1.0500            1.1965 &   5.9936 r
  mprj/o_q_dly[150] (net)                                2   0.0307 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5687   1.0500   0.0000   0.0009 &   5.9945 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1217   1.0500            2.5410 &   8.5355 r
  mprj/io_oeb[13] (net)                                  1   0.2395 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5355 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   4.1310   1.0500   0.0000   0.1175 &   8.6530 r
  data arrival time                                                                                                  8.6530

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4120 

  slack (with derating applied) (VIOLATED)                                                               -0.7530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3409 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6689   1.0500   0.0000   0.5681 &   3.5947 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1719   1.0500            1.0722 &   4.6669 r
  mprj/o_q[146] (net)                                    1   0.0064 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0331   0.1719   1.0500   0.0134   0.0141 &   4.6810 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5696   1.0500            1.1853 &   5.8663 r
  mprj/o_q_dly[146] (net)                                2   0.0307 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0608   0.5696   1.0500   0.0248   0.0268 &   5.8931 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0516   1.0500            2.5069 &   8.4000 r
  mprj/io_oeb[9] (net)                                   1   0.2357 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.4000 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.2437   4.0597   1.0500   0.0934   0.2078 &   8.6078 r
  data arrival time                                                                                                  8.6078

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4099 

  slack (with derating applied) (VIOLATED)                                                               -0.7078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2979 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1948 &   4.2214 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3263   1.0500            1.1740 &   5.3954 r
  mprj/o_q[154] (net)                                    2   0.0163 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3263   1.0500   0.0000   0.0002 &   5.3956 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4631   1.0500            1.1384 &   6.5340 r
  mprj/o_q_dly[154] (net)                                2   0.0241 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0608   0.4631   1.0500   0.0242   0.0259 &   6.5600 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0669   1.0500            1.9497 &   8.5097 r
  mprj/io_oeb[17] (net)                                  1   0.1784 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5097 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   3.0704   1.0500   0.0000   0.0593 &   8.5690 r
  data arrival time                                                                                                  8.5690

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4080 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4080 

  slack (with derating applied) (VIOLATED)                                                               -0.6690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2610 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6830   1.0500   0.0000   0.5951 &   3.6217 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1689   1.0500            1.0703 &   4.6920 r
  mprj/o_q[149] (net)                                    1   0.0062 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0278   0.1689   1.0500   0.0108   0.0115 &   4.7035 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5595   1.0500            1.1789 &   5.8824 r
  mprj/o_q_dly[149] (net)                                2   0.0301 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5595   1.0500   0.0000   0.0008 &   5.8832 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9963   1.0500            2.4775 &   8.3607 r
  mprj/io_oeb[12] (net)                                  1   0.2326 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3607 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.2167   4.0039   1.0500   0.0823   0.1909 &   8.5516 r
  data arrival time                                                                                                  8.5516

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4072 

  slack (with derating applied) (VIOLATED)                                                               -0.6516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2443 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6828   1.0500   0.0000   0.5973 &   3.6239 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2011   1.0500            1.0928 &   4.7166 r
  mprj/o_q[111] (net)                                    1   0.0084 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0743   0.2011   1.0500   0.0299   0.0315 &   4.7481 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5748   1.0500            1.1917 &   5.9398 r
  mprj/o_q_dly[111] (net)                                2   0.0311 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5748   1.0500   0.0000   0.0009 &   5.9407 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0242   1.0500            2.4941 &   8.4348 r
  mprj/io_out[12] (net)                                  1   0.2342 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4348 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   4.0316   1.0500   0.0000   0.1037 &   8.5385 r
  data arrival time                                                                                                  8.5385

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4066 

  slack (with derating applied) (VIOLATED)                                                               -0.6385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2319 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9236   1.0500   0.0000   1.1939 &   4.2205 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2734   1.0500            1.1412 &   5.3616 r
  mprj/o_q[155] (net)                                    2   0.0130 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0888   0.2734   1.0500   0.0358   0.0378 &   5.3994 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6594   1.0500            1.2508 &   6.6502 r
  mprj/o_q_dly[155] (net)                                2   0.0363 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2209   0.6594   1.0500   0.0897   0.0952 &   6.7454 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6830   1.0500            1.7474 &   8.4928 r
  mprj/io_oeb[18] (net)                                  1   0.1562 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4928 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   2.6849   1.0500   0.0000   0.0399 &   8.5327 r
  data arrival time                                                                                                  8.5327

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4063 

  slack (with derating applied) (VIOLATED)                                                               -0.6327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2264 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6825   1.0500   0.0000   0.5997 &   3.6263 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5293   1.0500            1.2913 &   4.9176 r
  mprj/o_q[157] (net)                                    2   0.0289 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0406   0.5293   1.0500   0.0160   0.0177 &   4.9353 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5021   1.0500            1.1693 &   6.1046 r
  mprj/o_q_dly[157] (net)                                2   0.0265 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5021   1.0500   0.0000   0.0006 &   6.1052 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5115   1.0500            2.2048 &   8.3100 r
  mprj/io_oeb[20] (net)                                  1   0.2045 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3100 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   3.5160   1.0500   0.0000   0.0746 &   8.3846 r
  data arrival time                                                                                                  8.3846

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3993 

  slack (with derating applied) (VIOLATED)                                                               -0.4846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0854 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6826   1.0500   0.0000   0.5995 &   3.6261 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3862   1.0500            1.2072 &   4.8333 r
  mprj/o_q[118] (net)                                    2   0.0201 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3862   1.0500   0.0000   0.0005 &   4.8338 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5756   1.0500            1.2085 &   6.0422 r
  mprj/o_q_dly[118] (net)                                2   0.0311 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0578   0.5756   1.0500   0.0226   0.0247 &   6.0669 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9578   1.0500            1.9018 &   7.9687 r
  mprj/io_out[19] (net)                                  1   0.1724 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.9687 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.2514   2.9601   1.0500   0.1011   0.1533 &   8.1220 r
  data arrival time                                                                                                  8.1220

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3868 

  slack (with derating applied) (VIOLATED)                                                               -0.2220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1647 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2362   1.0500   0.0000   0.1256 &   0.1256 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   1.0500            2.9010 &   3.0266 r
  mprj/clk (net)                                       826   2.8261 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6826   1.0500   0.0000   0.5993 &   3.6259 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3542   1.0500            1.1877 &   4.8136 r
  mprj/o_q[156] (net)                                    2   0.0181 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0928   0.3542   1.0500   0.0378   0.0400 &   4.8536 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6400   1.0500            1.2461 &   6.0997 r
  mprj/o_q_dly[156] (net)                                2   0.0351 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0752   0.6400   1.0500   0.0298   0.0324 &   6.1320 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9025   1.0500            1.8689 &   8.0009 r
  mprj/io_oeb[19] (net)                                  1   0.1689 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0009 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   2.9052   1.0500   0.0000   0.0505 &   8.0515 r
  data arrival time                                                                                                  8.0515

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (VIOLATED)                                                               -0.1515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2319 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            7.1223                     4.0856 &  26.0856 r
  wbs_sel_i[0] (net)                                     2   0.4196 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0856 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.7596   7.1293   1.0500   3.3662   3.7072 &  29.7928 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1760   1.0500           -0.0308 &  29.7620 r
  mprj/buf_i[230] (net)                                  1   0.0078 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0231   0.1760   1.0500   0.0092   0.0098 &  29.7718 r
  data arrival time                                                                                                 29.7718

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.1868 &  32.9233 r
  clock reconvergence pessimism                                                                           0.0000    32.9233
  clock uncertainty                                                                                      -0.1000    32.8233
  library setup time                                                                    1.0000           -0.0842    32.7390
  data required time                                                                                                32.7390
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7390
  data arrival time                                                                                                -29.7718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1540 
  total derate : arrival time                                                                            -0.1786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3327 

  slack (with derating applied) (MET)                                                                     2.9673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2999 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            6.9919                     4.0127 &  26.0127 r
  wbs_sel_i[1] (net)                                     2   0.4120 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0127 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.1104   6.9986   1.0500   2.5054   2.7975 &  28.8102 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1695   1.0500           -0.0306 &  28.7797 r
  mprj/buf_i[231] (net)                                  1   0.0053 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0278   0.1695   1.0500   0.0112   0.0118 &  28.7915 r
  data arrival time                                                                                                 28.7915

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.1656 &  32.9021 r
  clock reconvergence pessimism                                                                           0.0000    32.9021
  clock uncertainty                                                                                      -0.1000    32.8021
  library setup time                                                                    1.0000           -0.0835    32.7186
  data required time                                                                                                32.7186
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7186
  data arrival time                                                                                                -28.7915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1529 
  total derate : arrival time                                                                            -0.1354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2883 

  slack (with derating applied) (MET)                                                                     3.9271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2154 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             6.9440                     3.9647 &  25.9647 r
  la_oenb[55] (net)                                      2   0.4079 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.9647 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.7221   6.9535   1.0500   3.4288   3.7769 &  29.7416 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2742   1.0500            0.0753 &  29.8170 r
  mprj/buf_i[119] (net)                                  2   0.0635 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2525   0.2744   1.0500   0.1046   0.1142 &  29.9311 r
  data arrival time                                                                                                 29.9311

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3260 &  34.0625 r
  clock reconvergence pessimism                                                                           0.0000    34.0625
  clock uncertainty                                                                                      -0.1000    33.9625
  library setup time                                                                    1.0000           -0.0967    33.8658
  data required time                                                                                                33.8658
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8658
  data arrival time                                                                                                -29.9311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2140 
  total derate : arrival time                                                                            -0.1889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4029 

  slack (with derating applied) (MET)                                                                     3.9347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3375 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           6.5748                     3.7388 &  25.7388 r
  la_data_in[3] (net)                                    2   0.3852 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7388 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.5688   6.5863   1.0500   3.3653   3.7078 &  29.4466 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1768   1.0500            0.0026 &  29.4492 r
  mprj/buf_i[131] (net)                                  2   0.0119 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0106   0.1768   1.0500   0.0040   0.0043 &  29.4535 r
  data arrival time                                                                                                 29.4535

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1738 &  33.9103 r
  clock reconvergence pessimism                                                                           0.0000    33.9103
  clock uncertainty                                                                                      -0.1000    33.8103
  library setup time                                                                    1.0000           -0.0910    33.7193
  data required time                                                                                                33.7193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7193
  data arrival time                                                                                                -29.4535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.1769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3829 

  slack (with derating applied) (MET)                                                                     4.2657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6486 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               8.4278                     4.6141 &  26.6141 r
  io_in[37] (net)                                        2   0.4923 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.6141 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5656   8.4814   1.0500   2.2677   2.8138 &  29.4279 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3043   1.0500            0.0099 &  29.4378 r
  mprj/buf_i[229] (net)                                  2   0.0679 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0274   0.3049   1.0500   0.0106   0.0193 &  29.4571 r
  data arrival time                                                                                                 29.4571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3628 &  34.0993 r
  clock reconvergence pessimism                                                                           0.0000    34.0993
  clock uncertainty                                                                                      -0.1000    33.9993
  library setup time                                                                    1.0000           -0.0984    33.9009
  data required time                                                                                                33.9009
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9009
  data arrival time                                                                                                -29.4571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2159 
  total derate : arrival time                                                                            -0.1354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3513 

  slack (with derating applied) (MET)                                                                     4.4438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7951 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            6.4381                     3.5879 &  25.5879 r
  wbs_adr_i[2] (net)                                     2   0.3774 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.5879 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.3151   6.4625   1.0500   2.1827   2.5275 &  28.1154 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1740   1.0500            0.0073 &  28.1227 r
  mprj/buf_i[34] (net)                                   2   0.0114 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0503   0.1740   1.0500   0.0201   0.0212 &  28.1439 r
  data arrival time                                                                                                 28.1439

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.1730 &  32.9095 r
  clock reconvergence pessimism                                                                           0.0000    32.9095
  clock uncertainty                                                                                      -0.1000    32.8095
  library setup time                                                                    1.0000           -0.0839    32.7256
  data required time                                                                                                32.7256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7256
  data arrival time                                                                                                -28.1439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1533 
  total derate : arrival time                                                                            -0.1217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2750 

  slack (with derating applied) (MET)                                                                     4.5816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8567 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            5.7214                     3.1944 &  25.1944 r
  wbs_adr_i[8] (net)                                     2   0.3354 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.1944 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.1702   5.7410   1.0500   2.7254   3.0603 &  28.2547 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1758   1.0500            0.0547 &  28.3094 r
  mprj/buf_i[40] (net)                                   2   0.0176 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1758   1.0500   0.0000   0.0003 &  28.3097 r
  data arrival time                                                                                                 28.3097

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4058 &  33.1423 r
  clock reconvergence pessimism                                                                           0.0000    33.1423
  clock uncertainty                                                                                      -0.1000    33.0423
  library setup time                                                                    1.0000           -0.0868    32.9555
  data required time                                                                                                32.9555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9555
  data arrival time                                                                                                -28.3097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1656 
  total derate : arrival time                                                                            -0.1483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3139 

  slack (with derating applied) (MET)                                                                     4.6458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9597 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                7.2441                     4.0064 &  26.0064 r
  io_in[2] (net)                                         2   0.4239 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.0064 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6374   7.2783   1.0500   1.8903   2.3039 &  28.3103 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2275   1.0500            0.0132 &  28.3235 r
  mprj/buf_i[194] (net)                                  2   0.0357 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0105   0.2275   1.0500   0.0040   0.0053 &  28.3288 r
  data arrival time                                                                                                 28.3288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4737 &  33.2102 r
  clock reconvergence pessimism                                                                           0.0000    33.2102
  clock uncertainty                                                                                      -0.1000    33.1102
  library setup time                                                                    1.0000           -0.0905    33.0198
  data required time                                                                                                33.0198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0198
  data arrival time                                                                                                -28.3288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1691 
  total derate : arrival time                                                                            -0.1106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2797 

  slack (with derating applied) (MET)                                                                     4.6910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9707 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             6.6371                     3.8068 &  25.8068 r
  la_oenb[60] (net)                                      2   0.3909 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8068 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.0880   6.6438   1.0500   2.4355   2.7134 &  28.5202 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3124   1.0500            0.1189 &  28.6391 r
  mprj/buf_i[124] (net)                                  2   0.0876 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3300   0.3128   1.0500   0.1439   0.1587 &  28.7979 r
  data arrival time                                                                                                 28.7979

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.2095 &  33.9460 r
  clock reconvergence pessimism                                                                           0.0000    33.9460
  clock uncertainty                                                                                      -0.1000    33.8460
  library setup time                                                                    1.0000           -0.0985    33.7475
  data required time                                                                                                33.7475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7475
  data arrival time                                                                                                -28.7979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2079 
  total derate : arrival time                                                                            -0.1424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3503 

  slack (with derating applied) (MET)                                                                     4.9497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3000 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           5.9743                     3.3371 &  25.3371 r
  wbs_adr_i[11] (net)                                    2   0.3503 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3371 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7522   5.9947   1.0500   1.9508   2.2536 &  27.5906 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1582   1.0500            0.0186 &  27.6092 r
  mprj/buf_i[43] (net)                                   1   0.0064 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0073   0.1582   1.0500   0.0028   0.0030 &  27.6122 r
  data arrival time                                                                                                 27.6122

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0279 &  32.7644 r
  clock reconvergence pessimism                                                                           0.0000    32.7644
  clock uncertainty                                                                                      -0.1000    32.6644
  library setup time                                                                    1.0000           -0.0805    32.5838
  data required time                                                                                                32.5838
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5838
  data arrival time                                                                                                -27.6122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1457 
  total derate : arrival time                                                                            -0.1083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2540 

  slack (with derating applied) (MET)                                                                     4.9716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2256 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                7.1724                     3.9529 &  25.9529 r
  io_in[3] (net)                                         2   0.4192 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.9529 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5548   7.2140   1.0500   1.4527   1.8514 &  27.8043 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2306   1.0500            0.0204 &  27.8248 r
  mprj/buf_i[195] (net)                                  2   0.0381 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2306   1.0500   0.0000   0.0013 &  27.8261 r
  data arrival time                                                                                                 27.8261

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.4840 &  33.2205 r
  clock reconvergence pessimism                                                                           0.0000    33.2205
  clock uncertainty                                                                                      -0.1000    33.1205
  library setup time                                                                    1.0000           -0.0907    33.0297
  data required time                                                                                                33.0297
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0297
  data arrival time                                                                                                -27.8261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1697 
  total derate : arrival time                                                                            -0.0892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2589 

  slack (with derating applied) (MET)                                                                     5.2037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4625 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           6.1937                     3.4797 &  25.4797 r
  wbs_dat_i[10] (net)                                    2   0.3640 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4797 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6953   6.2095   1.0500   1.5176   1.7885 &  27.2682 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1647   1.0500            0.0124 &  27.2806 r
  mprj/buf_i[10] (net)                                   1   0.0083 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0050   0.1647   1.0500   0.0019   0.0021 &  27.2827 r
  data arrival time                                                                                                 27.2827

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0617 &  32.7981 r
  clock reconvergence pessimism                                                                           0.0000    32.7981
  clock uncertainty                                                                                      -0.1000    32.6981
  library setup time                                                                    1.0000           -0.0815    32.6166
  data required time                                                                                                32.6166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6166
  data arrival time                                                                                                -27.2827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2333 

  slack (with derating applied) (MET)                                                                     5.3339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5673 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          5.9471                     3.3983 &  25.3983 r
  la_data_in[31] (net)                                   2   0.3493 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3983 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.6996   5.9547   1.0500   2.9809   3.2663 &  28.6647 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1608   1.0500            0.0243 &  28.6890 r
  mprj/buf_i[159] (net)                                  1   0.0080 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1608   1.0500   0.0000   0.0001 &  28.6891 r
  data arrival time                                                                                                 28.6891

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4958 &  34.2323 r
  clock reconvergence pessimism                                                                           0.0000    34.2323
  clock uncertainty                                                                                      -0.1000    34.1323
  library setup time                                                                    1.0000           -0.0906    34.0417
  data required time                                                                                                34.0417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0417
  data arrival time                                                                                                -28.6891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2229 
  total derate : arrival time                                                                            -0.1567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3796 

  slack (with derating applied) (MET)                                                                     5.3526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7323 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             5.9164                     3.3638 &  25.3638 r
  la_oenb[43] (net)                                      2   0.3464 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3638 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.2148   5.9260   1.0500   2.7341   3.0240 &  28.3878 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2018   1.0500            0.0693 &  28.4571 r
  mprj/buf_i[107] (net)                                  2   0.0315 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1071   0.2018   1.0500   0.0433   0.0462 &  28.5033 r
  data arrival time                                                                                                 28.5033

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4847 &  34.2212 r
  clock reconvergence pessimism                                                                           0.0000    34.2212
  clock uncertainty                                                                                      -0.1000    34.1212
  library setup time                                                                    1.0000           -0.0928    34.0284
  data required time                                                                                                34.0284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0284
  data arrival time                                                                                                -28.5033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2224 
  total derate : arrival time                                                                            -0.1495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3719 

  slack (with derating applied) (MET)                                                                     5.5251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8970 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                6.6789                     3.6963 &  25.6963 r
  io_in[4] (net)                                         2   0.3907 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.6963 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6115   6.7125   1.0500   1.4390   1.7922 &  27.4885 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2283   1.0500            0.0485 &  27.5370 r
  mprj/buf_i[196] (net)                                  2   0.0408 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0372   0.2283   1.0500   0.0150   0.0171 &  27.5541 r
  data arrival time                                                                                                 27.5541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5529 &  33.2894 r
  clock reconvergence pessimism                                                                           0.0000    33.2894
  clock uncertainty                                                                                      -0.1000    33.1894
  library setup time                                                                    1.0000           -0.0911    33.0984
  data required time                                                                                                33.0984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0984
  data arrival time                                                                                                -27.5541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1733 
  total derate : arrival time                                                                            -0.0885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2618 

  slack (with derating applied) (MET)                                                                     5.5442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8060 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            5.7054                     3.1878 &  25.1878 r
  wbs_adr_i[1] (net)                                     2   0.3345 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.1878 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6630   5.7244   1.0500   1.4823   1.7559 &  26.9438 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1675   1.0500            0.0472 &  26.9910 r
  mprj/buf_i[33] (net)                                   2   0.0130 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0416   0.1675   1.0500   0.0170   0.0180 &  27.0089 r
  data arrival time                                                                                                 27.0089

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.1848 &  32.9213 r
  clock reconvergence pessimism                                                                           0.0000    32.9213
  clock uncertainty                                                                                      -0.1000    32.8213
  library setup time                                                                    1.0000           -0.0837    32.7377
  data required time                                                                                                32.7377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7377
  data arrival time                                                                                                -27.0089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1539 
  total derate : arrival time                                                                            -0.0867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2407 

  slack (with derating applied) (MET)                                                                     5.7287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9694 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             5.3335                     3.0509 &  25.0509 r
  la_oenb[13] (net)                                      2   0.3133 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0509 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.0399   5.3392   1.0500   2.7256   2.9748 &  28.0257 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1805   1.0500            0.0839 &  28.1096 r
  mprj/buf_i[77] (net)                                   2   0.0236 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0184   0.1805   1.0500   0.0072   0.0080 &  28.1176 r
  data arrival time                                                                                                 28.1176

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3449 &  34.0814 r
  clock reconvergence pessimism                                                                           0.0000    34.0814
  clock uncertainty                                                                                      -0.1000    33.9814
  library setup time                                                                    1.0000           -0.0916    33.8898
  data required time                                                                                                33.8898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8898
  data arrival time                                                                                                -28.1176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2150 
  total derate : arrival time                                                                            -0.1460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3610 

  slack (with derating applied) (MET)                                                                     5.7721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1332 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                6.5043                     3.6111 &  25.6111 r
  io_in[5] (net)                                         2   0.3809 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.6111 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2747   6.5332   1.0500   1.3171   1.6389 &  27.2500 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2207   1.0500            0.0516 &  27.3016 r
  mprj/buf_i[197] (net)                                  2   0.0378 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0140   0.2207   1.0500   0.0053   0.0067 &  27.3083 r
  data arrival time                                                                                                 27.3083

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5374 &  33.2739 r
  clock reconvergence pessimism                                                                           0.0000    33.2739
  clock uncertainty                                                                                      -0.1000    33.1739
  library setup time                                                                    1.0000           -0.0905    33.0834
  data required time                                                                                                33.0834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0834
  data arrival time                                                                                                -27.3083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1725 
  total derate : arrival time                                                                            -0.0808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2533 

  slack (with derating applied) (MET)                                                                     5.7751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0284 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                6.2676                     3.4954 &  25.4954 r
  io_in[6] (net)                                         2   0.3675 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.4954 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5721   6.2908   1.0500   1.4285   1.7296 &  27.2250 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2153   1.0500            0.0608 &  27.2858 r
  mprj/buf_i[198] (net)                                  2   0.0366 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0123   0.2153   1.0500   0.0046   0.0060 &  27.2918 r
  data arrival time                                                                                                 27.2918

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5530 &  33.2894 r
  clock reconvergence pessimism                                                                           0.0000    33.2894
  clock uncertainty                                                                                      -0.1000    33.1894
  library setup time                                                                    1.0000           -0.0903    33.0991
  data required time                                                                                                33.0991
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0991
  data arrival time                                                                                                -27.2918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1733 
  total derate : arrival time                                                                            -0.0855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2589 

  slack (with derating applied) (MET)                                                                     5.8073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0662 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             5.0868                     2.9213 &  24.9213 r
  la_oenb[21] (net)                                      2   0.2995 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9213 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.9240   5.0905   1.0500   2.8118   3.0455 &  27.9669 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1619   1.0500            0.0810 &  28.0478 r
  mprj/buf_i[85] (net)                                   2   0.0145 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0517   0.1619   1.0500   0.0206   0.0218 &  28.0697 r
  data arrival time                                                                                                 28.0697

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3454 &  34.0819 r
  clock reconvergence pessimism                                                                           0.0000    34.0819
  clock uncertainty                                                                                      -0.1000    33.9819
  library setup time                                                                    1.0000           -0.0906    33.8913
  data required time                                                                                                33.8913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8913
  data arrival time                                                                                                -28.0697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2150 
  total derate : arrival time                                                                            -0.1499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3649 

  slack (with derating applied) (MET)                                                                     5.8216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1866 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          5.2047                     2.9821 &  24.9821 r
  la_data_in[24] (net)                                   2   0.3060 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9821 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.0639   5.2095   1.0500   2.8780   3.1249 &  28.1070 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1610   1.0500            0.0725 &  28.1795 r
  mprj/buf_i[152] (net)                                  2   0.0132 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1610   1.0500   0.0000   0.0002 &  28.1797 r
  data arrival time                                                                                                 28.1797

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4973 &  34.2338 r
  clock reconvergence pessimism                                                                           0.0000    34.2338
  clock uncertainty                                                                                      -0.1000    34.1338
  library setup time                                                                    1.0000           -0.0906    34.0432
  data required time                                                                                                34.0432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0432
  data arrival time                                                                                                -28.1797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2230 
  total derate : arrival time                                                                            -0.1523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3753 

  slack (with derating applied) (MET)                                                                     5.8635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2388 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                5.8931                     3.3640 &  25.3640 r
  wbs_we_i (net)                                         2   0.3459 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.3640 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9136   5.9008   1.0500   1.1912   1.4064 &  26.7704 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1843   1.0500            0.0534 &  26.8238 r
  mprj/buf_i[234] (net)                                  2   0.0213 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1509   0.1843   1.0500   0.0619   0.0653 &  26.8891 r
  data arrival time                                                                                                 26.8891

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.2063 &  32.9428 r
  clock reconvergence pessimism                                                                           0.0000    32.9428
  clock uncertainty                                                                                      -0.1000    32.8428
  library setup time                                                                    1.0000           -0.0850    32.7578
  data required time                                                                                                32.7578
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7578
  data arrival time                                                                                                -26.8891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1551 
  total derate : arrival time                                                                            -0.0726 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2277 

  slack (with derating applied) (MET)                                                                     5.8687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0964 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              5.5522                     3.1730 &  25.1730 r
  la_oenb[0] (net)                                       2   0.3260 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.1730 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1015   5.5583   1.0500   2.1362   2.3680 &  27.5409 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1552   1.0500            0.0436 &  27.5845 r
  mprj/buf_i[64] (net)                                   1   0.0079 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0157   0.1552   1.0500   0.0061   0.0066 &  27.5911 r
  data arrival time                                                                                                 27.5911

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.9145 &  33.6510 r
  clock reconvergence pessimism                                                                           0.0000    33.6510
  clock uncertainty                                                                                      -0.1000    33.5510
  library setup time                                                                    1.0000           -0.0891    33.4619
  data required time                                                                                                33.4619
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4619
  data arrival time                                                                                                -27.5911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1923 
  total derate : arrival time                                                                            -0.1151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3075 

  slack (with derating applied) (MET)                                                                     5.8708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1783 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               7.0697                     3.9050 &  25.9050 r
  io_in[35] (net)                                        2   0.4135 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.9050 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9957   7.1059   1.0500   1.6316   2.0315 &  27.9365 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2808   1.0500            0.0697 &  28.0062 r
  mprj/buf_i[227] (net)                                  2   0.0656 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0453   0.2813   1.0500   0.0182   0.0259 &  28.0322 r
  data arrival time                                                                                                 28.0322

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4131 &  34.1496 r
  clock reconvergence pessimism                                                                           0.0000    34.1496
  clock uncertainty                                                                                      -0.1000    34.0496
  library setup time                                                                    1.0000           -0.0970    33.9526
  data required time                                                                                                33.9526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9526
  data arrival time                                                                                                -28.0322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2186 
  total derate : arrival time                                                                            -0.1013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (MET)                                                                     5.9205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2403 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          5.1695                     2.9601 &  24.9601 r
  la_data_in[25] (net)                                   2   0.3038 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9601 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.9770   5.1745   1.0500   2.8217   3.0665 &  28.0266 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1562   1.0500            0.0693 &  28.0959 r
  mprj/buf_i[153] (net)                                  2   0.0110 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0412   0.1562   1.0500   0.0165   0.0174 &  28.1133 r
  data arrival time                                                                                                 28.1133

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5031 &  34.2396 r
  clock reconvergence pessimism                                                                           0.0000    34.2396
  clock uncertainty                                                                                      -0.1000    34.1396
  library setup time                                                                    1.0000           -0.0904    34.0492
  data required time                                                                                                34.0492
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0492
  data arrival time                                                                                                -28.1133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9359

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2233 
  total derate : arrival time                                                                            -0.1502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3735 

  slack (with derating applied) (MET)                                                                     5.9359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3094 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             5.9677                     3.4283 &  25.4283 r
  la_oenb[56] (net)                                      2   0.3517 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4283 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0261   5.9729   1.0500   1.9714   2.2025 &  27.6308 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2644   1.0500            0.1224 &  27.7532 r
  mprj/buf_i[120] (net)                                  2   0.0658 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2158   0.2646   1.0500   0.0886   0.0978 &  27.8510 r
  data arrival time                                                                                                 27.8510

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3180 &  34.0544 r
  clock reconvergence pessimism                                                                           0.0000    34.0544
  clock uncertainty                                                                                      -0.1000    33.9544
  library setup time                                                                    1.0000           -0.0961    33.8583
  data required time                                                                                                33.8583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8583
  data arrival time                                                                                                -27.8510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2136 
  total derate : arrival time                                                                            -0.1154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3289 

  slack (with derating applied) (MET)                                                                     6.0073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3363 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          5.1852                     2.9746 &  24.9746 r
  la_data_in[19] (net)                                   2   0.3051 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9746 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5301   5.1896   1.0500   2.4359   2.6582 &  27.6328 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   1.0500            0.0799 &  27.7127 r
  mprj/buf_i[147] (net)                                  2   0.0167 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0569   0.1670   1.0500   0.0229   0.0242 &  27.7369 r
  data arrival time                                                                                                 27.7369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.2127 &  33.9492 r
  clock reconvergence pessimism                                                                           0.0000    33.9492
  clock uncertainty                                                                                      -0.1000    33.8492
  library setup time                                                                    1.0000           -0.0906    33.7586
  data required time                                                                                                33.7586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7586
  data arrival time                                                                                                -27.7369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2080 
  total derate : arrival time                                                                            -0.1315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3396 

  slack (with derating applied) (MET)                                                                     6.0217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3612 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             5.3187                     3.0367 &  25.0368 r
  la_oenb[12] (net)                                      2   0.3121 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0368 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.4563   5.3249   1.0500   2.4382   2.6776 &  27.7144 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1749   1.0500            0.0794 &  27.7938 r
  mprj/buf_i[76] (net)                                   2   0.0204 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0541   0.1749   1.0500   0.0219   0.0234 &  27.8171 r
  data arrival time                                                                                                 27.8171

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3502 &  34.0867 r
  clock reconvergence pessimism                                                                           0.0000    34.0867
  clock uncertainty                                                                                      -0.1000    33.9867
  library setup time                                                                    1.0000           -0.0913    33.8954
  data required time                                                                                                33.8954
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8954
  data arrival time                                                                                                -27.8171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.1324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3477 

  slack (with derating applied) (MET)                                                                     6.0782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4259 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           5.6928                     3.2548 &  25.2548 r
  la_data_in[6] (net)                                    2   0.3344 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2548 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4672   5.6994   1.0500   1.8336   2.0532 &  27.3080 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1519   1.0500            0.0305 &  27.3385 r
  mprj/buf_i[134] (net)                                  1   0.0053 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0235   0.1519   1.0500   0.0094   0.0099 &  27.3484 r
  data arrival time                                                                                                 27.3484

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.9355 &  33.6720 r
  clock reconvergence pessimism                                                                           0.0000    33.6720
  clock uncertainty                                                                                      -0.1000    33.5720
  library setup time                                                                    1.0000           -0.0890    33.4830
  data required time                                                                                                33.4830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4830
  data arrival time                                                                                                -27.3484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1934 
  total derate : arrival time                                                                            -0.0997 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2931 

  slack (with derating applied) (MET)                                                                     6.1346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4277 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           5.1974                     2.9124 &  24.9124 r
  wbs_adr_i[12] (net)                                    2   0.3048 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9124 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0851   5.2124   1.0500   1.2588   1.4894 &  26.4018 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1467   1.0500            0.0562 &  26.4580 r
  mprj/buf_i[44] (net)                                   1   0.0060 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0123   0.1467   1.0500   0.0048   0.0051 &  26.4631 r
  data arrival time                                                                                                 26.4631

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0641 &  32.8005 r
  clock reconvergence pessimism                                                                           0.0000    32.8005
  clock uncertainty                                                                                      -0.1000    32.7005
  library setup time                                                                    1.0000           -0.0804    32.6201
  data required time                                                                                                32.6201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6201
  data arrival time                                                                                                -26.4631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2214 

  slack (with derating applied) (MET)                                                                     6.1570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3785 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               6.9904                     3.8615 &  25.8615 r
  io_in[33] (net)                                        2   0.4088 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8615 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7917   7.0277   1.0500   1.5314   1.9127 &  27.7742 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2346   1.0500            0.0322 &  27.8064 r
  mprj/buf_i[225] (net)                                  2   0.0406 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2348   1.0500   0.0000   0.0031 &  27.8095 r
  data arrival time                                                                                                 27.8095

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4460 &  34.1825 r
  clock reconvergence pessimism                                                                           0.0000    34.1825
  clock uncertainty                                                                                      -0.1000    34.0825
  library setup time                                                                    1.0000           -0.0945    33.9879
  data required time                                                                                                33.9879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9879
  data arrival time                                                                                                -27.8095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2203 
  total derate : arrival time                                                                            -0.0928 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3131 

  slack (with derating applied) (MET)                                                                     6.1784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4915 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             5.1474                     2.9506 &  24.9506 r
  la_oenb[24] (net)                                      2   0.3027 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9506 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.8101   5.1519   1.0500   2.6093   2.8410 &  27.7916 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1545   1.0500            0.0688 &  27.8604 r
  mprj/buf_i[88] (net)                                   2   0.0103 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0169   0.1545   1.0500   0.0067   0.0071 &  27.8676 r
  data arrival time                                                                                                 27.8676

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4999 &  34.2364 r
  clock reconvergence pessimism                                                                           0.0000    34.2364
  clock uncertainty                                                                                      -0.1000    34.1364
  library setup time                                                                    1.0000           -0.0903    34.0461
  data required time                                                                                                34.0461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0461
  data arrival time                                                                                                -27.8676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2232 
  total derate : arrival time                                                                            -0.1389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3621 

  slack (with derating applied) (MET)                                                                     6.1785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5406 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          4.8934                     2.8086 &  24.8086 r
  la_data_in[21] (net)                                   2   0.2879 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8086 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5484   4.8971   1.0500   2.4966   2.7116 &  27.5202 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1628   1.0500            0.0937 &  27.6139 r
  mprj/buf_i[149] (net)                                  2   0.0165 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0438   0.1628   1.0500   0.0175   0.0186 &  27.6325 r
  data arrival time                                                                                                 27.6325

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3448 &  34.0813 r
  clock reconvergence pessimism                                                                           0.0000    34.0813
  clock uncertainty                                                                                      -0.1000    33.9813
  library setup time                                                                    1.0000           -0.0907    33.8906
  data required time                                                                                                33.8906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8906
  data arrival time                                                                                                -27.6325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2150 
  total derate : arrival time                                                                            -0.1345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3495 

  slack (with derating applied) (MET)                                                                     6.2581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6076 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             4.8691                     2.7905 &  24.7905 r
  la_oenb[20] (net)                                      2   0.2862 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7905 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.5377   4.8734   1.0500   2.4948   2.7128 &  27.5033 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1646   1.0500            0.0969 &  27.6002 r
  mprj/buf_i[84] (net)                                   2   0.0178 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0684   0.1646   1.0500   0.0274   0.0290 &  27.6293 r
  data arrival time                                                                                                 27.6293

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3489 &  34.0854 r
  clock reconvergence pessimism                                                                           0.0000    34.0854
  clock uncertainty                                                                                      -0.1000    33.9854
  library setup time                                                                    1.0000           -0.0908    33.8946
  data required time                                                                                                33.8946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8946
  data arrival time                                                                                                -27.6293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2152 
  total derate : arrival time                                                                            -0.1352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3504 

  slack (with derating applied) (MET)                                                                     6.2654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6158 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             5.7035                     3.2776 &  25.2776 r
  la_oenb[58] (net)                                      2   0.3361 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2776 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7320   5.7080   1.0500   1.8689   2.0860 &  27.3636 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2585   1.0500            0.1324 &  27.4960 r
  mprj/buf_i[122] (net)                                  2   0.0644 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1582   0.2587   1.0500   0.0645   0.0728 &  27.5687 r
  data arrival time                                                                                                 27.5687

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3127 &  34.0491 r
  clock reconvergence pessimism                                                                           0.0000    34.0491
  clock uncertainty                                                                                      -0.1000    33.9491
  library setup time                                                                    1.0000           -0.0958    33.8533
  data required time                                                                                                33.8533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8533
  data arrival time                                                                                                -27.5687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.1091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3224 

  slack (with derating applied) (MET)                                                                     6.2846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6070 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             5.4662                     3.1240 &  25.1240 r
  la_oenb[11] (net)                                      2   0.3210 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1240 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7488   5.4724   1.0500   2.1369   2.3629 &  27.4869 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1779   1.0500            0.0732 &  27.5602 r
  mprj/buf_i[75] (net)                                   2   0.0209 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0547   0.1779   1.0500   0.0217   0.0231 &  27.5832 r
  data arrival time                                                                                                 27.5832

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3506 &  34.0871 r
  clock reconvergence pessimism                                                                           0.0000    34.0871
  clock uncertainty                                                                                      -0.1000    33.9871
  library setup time                                                                    1.0000           -0.0915    33.8956
  data required time                                                                                                33.8956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8956
  data arrival time                                                                                                -27.5832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.1171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3324 

  slack (with derating applied) (MET)                                                                     6.3123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6447 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             5.0018                     2.8651 &  24.8651 r
  la_oenb[22] (net)                                      2   0.2940 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8651 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.5487   5.0064   1.0500   2.4747   2.6969 &  27.5620 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1775   1.0500            0.1013 &  27.6632 r
  mprj/buf_i[86] (net)                                   2   0.0245 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0499   0.1775   1.0500   0.0203   0.0217 &  27.6850 r
  data arrival time                                                                                                 27.6850

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.5041 &  34.2406 r
  clock reconvergence pessimism                                                                           0.0000    34.2406
  clock uncertainty                                                                                      -0.1000    34.1406
  library setup time                                                                    1.0000           -0.0915    34.0491
  data required time                                                                                                34.0491
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0491
  data arrival time                                                                                                -27.6850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2234 
  total derate : arrival time                                                                            -0.1343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3577 

  slack (with derating applied) (MET)                                                                     6.3641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7218 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             4.9999                     2.8642 &  24.8642 r
  la_oenb[23] (net)                                      2   0.2939 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8642 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.5222   5.0044   1.0500   2.4595   2.6808 &  27.5450 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1673   1.0500            0.0915 &  27.6365 r
  mprj/buf_i[87] (net)                                   2   0.0184 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1673   1.0500   0.0000   0.0003 &  27.6368 r
  data arrival time                                                                                                 27.6368

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4982 &  34.2347 r
  clock reconvergence pessimism                                                                           0.0000    34.2347
  clock uncertainty                                                                                      -0.1000    34.1347
  library setup time                                                                    1.0000           -0.0910    34.0437
  data required time                                                                                                34.0437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0437
  data arrival time                                                                                                -27.6368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2231 
  total derate : arrival time                                                                            -0.1320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3551 

  slack (with derating applied) (MET)                                                                     6.4069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7620 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          5.4131                     3.1016 &  25.1016 r
  la_data_in[34] (net)                                   2   0.3183 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1016 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1970   5.4183   1.0500   2.2346   2.4586 &  27.5602 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1619   1.0500            0.0602 &  27.6204 r
  mprj/buf_i[162] (net)                                  2   0.0122 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1619   1.0500   0.0000   0.0002 &  27.6206 r
  data arrival time                                                                                                 27.6206

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4898 &  34.2263 r
  clock reconvergence pessimism                                                                           0.0000    34.2263
  clock uncertainty                                                                                      -0.1000    34.1263
  library setup time                                                                    1.0000           -0.0907    34.0357
  data required time                                                                                                34.0357
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0357
  data arrival time                                                                                                -27.6206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2226 
  total derate : arrival time                                                                            -0.1200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3426 

  slack (with derating applied) (MET)                                                                     6.4151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7577 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              5.6799                     3.2402 &  25.2402 r
  la_oenb[4] (net)                                       2   0.3332 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.2402 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6569   5.6873   1.0500   1.5863   1.7992 &  27.0394 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1488   1.0500            0.0276 &  27.0671 r
  mprj/buf_i[68] (net)                                   1   0.0038 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1488   1.0500   0.0000   0.0000 &  27.0671 r
  data arrival time                                                                                                 27.0671

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.9356 &  33.6721 r
  clock reconvergence pessimism                                                                           0.0000    33.6721
  clock uncertainty                                                                                      -0.1000    33.5721
  library setup time                                                                    1.0000           -0.0889    33.4832
  data required time                                                                                                33.4832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4832
  data arrival time                                                                                                -27.0671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1935 
  total derate : arrival time                                                                            -0.0870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2804 

  slack (with derating applied) (MET)                                                                     6.4161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6966 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               5.3818                     3.0768 &  25.0768 r
  io_in[15] (net)                                        2   0.3161 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0768 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0428   5.3871   1.0500   1.2487   1.4298 &  26.5066 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2254   1.0500            0.1208 &  26.6274 r
  mprj/buf_i[207] (net)                                  2   0.0477 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0133   0.2256   1.0500   0.0050   0.0095 &  26.6369 r
  data arrival time                                                                                                 26.6369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5434 &  33.2799 r
  clock reconvergence pessimism                                                                           0.0000    33.2799
  clock uncertainty                                                                                      -0.1000    33.1799
  library setup time                                                                    1.0000           -0.0908    33.0891
  data required time                                                                                                33.0891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0891
  data arrival time                                                                                                -26.6369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1728 
  total derate : arrival time                                                                            -0.0743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2471 

  slack (with derating applied) (MET)                                                                     6.4522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6993 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             5.1102                     2.9299 &  24.9299 r
  la_oenb[27] (net)                                      2   0.3006 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9299 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0298   5.1147   1.0500   2.1555   2.3631 &  27.2930 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1682   1.0500            0.0857 &  27.3786 r
  mprj/buf_i[91] (net)                                   2   0.0180 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0909   0.1682   1.0500   0.0367   0.0388 &  27.4174 r
  data arrival time                                                                                                 27.4174

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3380 &  34.0745 r
  clock reconvergence pessimism                                                                           0.0000    34.0745
  clock uncertainty                                                                                      -0.1000    33.9745
  library setup time                                                                    1.0000           -0.0910    33.8835
  data required time                                                                                                33.8835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8835
  data arrival time                                                                                                -27.4174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4661

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2146 
  total derate : arrival time                                                                            -0.1185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3331 

  slack (with derating applied) (MET)                                                                     6.4661 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7992 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           5.3487                     2.9964 &  24.9964 r
  wbs_adr_i[13] (net)                                    2   0.3137 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9964 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7410   5.3649   1.0500   1.5187   1.7683 &  26.7646 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1526   1.0500            0.0530 &  26.8176 r
  mprj/buf_i[45] (net)                                   1   0.0079 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0052   0.1526   1.0500   0.0020   0.0022 &  26.8198 r
  data arrival time                                                                                                 26.8198

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7466 &  33.4831 r
  clock reconvergence pessimism                                                                           0.0000    33.4831
  clock uncertainty                                                                                      -0.1000    33.3831
  library setup time                                                                    1.0000           -0.0880    33.2951
  data required time                                                                                                33.2951
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2951
  data arrival time                                                                                                -26.8198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2703 

  slack (with derating applied) (MET)                                                                     6.4753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7456 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           5.7990                     3.3021 &  25.3021 r
  wbs_dat_i[31] (net)                                    2   0.3399 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3021 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5001   5.8075   1.0500   1.4678   1.6858 &  26.9879 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1711   1.0500            0.0461 &  27.0339 r
  mprj/buf_i[31] (net)                                   2   0.0143 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0660   0.1711   1.0500   0.0266   0.0281 &  27.0620 r
  data arrival time                                                                                                 27.0620

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0008 &  33.7373 r
  clock reconvergence pessimism                                                                           0.0000    33.7373
  clock uncertainty                                                                                      -0.1000    33.6373
  library setup time                                                                    1.0000           -0.0903    33.5469
  data required time                                                                                                33.5469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5469
  data arrival time                                                                                                -27.0620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2807 

  slack (with derating applied) (MET)                                                                     6.4849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7656 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           5.6121                     3.1455 &  25.1455 r
  wbs_dat_i[16] (net)                                    2   0.3294 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1455 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3626   5.6286   1.0500   1.3789   1.6276 &  26.7731 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1500   1.0500            0.0329 &  26.8059 r
  mprj/buf_i[16] (net)                                   1   0.0048 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1500   1.0500   0.0000   0.0001 &  26.8060 r
  data arrival time                                                                                                 26.8060

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7435 &  33.4799 r
  clock reconvergence pessimism                                                                           0.0000    33.4799
  clock uncertainty                                                                                      -0.1000    33.3799
  library setup time                                                                    1.0000           -0.0879    33.2920
  data required time                                                                                                33.2920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2920
  data arrival time                                                                                                -26.8060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1833 
  total derate : arrival time                                                                            -0.0791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2624 

  slack (with derating applied) (MET)                                                                     6.4860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7485 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               6.3971                     3.5488 &  25.5488 r
  io_in[32] (net)                                        2   0.3745 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5488 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8061   6.4258   1.0500   1.5414   1.8765 &  27.4253 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2198   1.0500            0.0571 &  27.4824 r
  mprj/buf_i[224] (net)                                  2   0.0381 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0079   0.2198   1.0500   0.0030   0.0043 &  27.4867 r
  data arrival time                                                                                                 27.4867

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4463 &  34.1828 r
  clock reconvergence pessimism                                                                           0.0000    34.1828
  clock uncertainty                                                                                      -0.1000    34.0828
  library setup time                                                                    1.0000           -0.0937    33.9891
  data required time                                                                                                33.9891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9891
  data arrival time                                                                                                -27.4867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2203 
  total derate : arrival time                                                                            -0.0923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3126 

  slack (with derating applied) (MET)                                                                     6.5024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8150 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             5.8186                     3.3272 &  25.3272 r
  la_oenb[36] (net)                                      2   0.3419 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3272 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6595   5.8254   1.0500   1.8991   2.1238 &  27.4510 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1757   1.0500            0.0495 &  27.5005 r
  mprj/buf_i[100] (net)                                  2   0.0169 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0768   0.1757   1.0500   0.0309   0.0327 &  27.5332 r
  data arrival time                                                                                                 27.5332

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4915 &  34.2280 r
  clock reconvergence pessimism                                                                           0.0000    34.2280
  clock uncertainty                                                                                      -0.1000    34.1280
  library setup time                                                                    1.0000           -0.0914    34.0366
  data required time                                                                                                34.0366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0366
  data arrival time                                                                                                -27.5332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2227 
  total derate : arrival time                                                                            -0.1050 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3278 

  slack (with derating applied) (MET)                                                                     6.5033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8311 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            5.3036                     2.9623 &  24.9623 r
  wbs_dat_i[4] (net)                                     2   0.3108 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9623 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.2181   5.3217   1.0500   0.8638   1.0938 &  26.0561 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1874   1.0500            0.0918 &  26.1479 r
  mprj/buf_i[4] (net)                                    2   0.0278 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0187   0.1874   1.0500   0.0073   0.0083 &  26.1562 r
  data arrival time                                                                                                 26.1562

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.1195 &  32.8560 r
  clock reconvergence pessimism                                                                           0.0000    32.8560
  clock uncertainty                                                                                      -0.1000    32.7560
  library setup time                                                                    1.0000           -0.0839    32.6721
  data required time                                                                                                32.6721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6721
  data arrival time                                                                                                -26.1562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1505 
  total derate : arrival time                                                                            -0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2074 

  slack (with derating applied) (MET)                                                                     6.5160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7233 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               6.3061                     3.5154 &  25.5154 r
  io_in[31] (net)                                        2   0.3697 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5154 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0260   6.3290   1.0500   1.5733   1.8833 &  27.3987 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2151   1.0500            0.0583 &  27.4570 r
  mprj/buf_i[223] (net)                                  2   0.0361 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2151   1.0500   0.0000   0.0011 &  27.4581 r
  data arrival time                                                                                                 27.4581

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4431 &  34.1795 r
  clock reconvergence pessimism                                                                           0.0000    34.1795
  clock uncertainty                                                                                      -0.1000    34.0795
  library setup time                                                                    1.0000           -0.0935    33.9861
  data required time                                                                                                33.9861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9861
  data arrival time                                                                                                -27.4581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2202 
  total derate : arrival time                                                                            -0.0925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3127 

  slack (with derating applied) (MET)                                                                     6.5280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8406 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           5.2480                     2.9435 &  24.9435 r
  wbs_dat_i[15] (net)                                    2   0.3079 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9435 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6294   5.2629   1.0500   1.4805   1.7197 &  26.6633 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1451   1.0500            0.0510 &  26.7143 r
  mprj/buf_i[15] (net)                                   1   0.0048 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1451   1.0500   0.0000   0.0001 &  26.7144 r
  data arrival time                                                                                                 26.7144

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7435 &  33.4800 r
  clock reconvergence pessimism                                                                           0.0000    33.4800
  clock uncertainty                                                                                      -0.1000    33.3800
  library setup time                                                                    1.0000           -0.0876    33.2924
  data required time                                                                                                33.2924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2924
  data arrival time                                                                                                -26.7144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1833 
  total derate : arrival time                                                                            -0.0843 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2677 

  slack (with derating applied) (MET)                                                                     6.5780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8457 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            5.4365                     3.0530 &  25.0530 r
  wbs_adr_i[0] (net)                                     2   0.3192 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0530 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9504   5.4514   1.0500   0.7859   1.0052 &  26.0582 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1678   1.0500            0.0646 &  26.1228 r
  mprj/buf_i[32] (net)                                   2   0.0151 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0410   0.1678   1.0500   0.0165   0.0175 &  26.1404 r
  data arrival time                                                                                                 26.1404

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.2126 &  32.9491 r
  clock reconvergence pessimism                                                                           0.0000    32.9491
  clock uncertainty                                                                                      -0.1000    32.8491
  library setup time                                                                    1.0000           -0.0841    32.7650
  data required time                                                                                                32.7650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7650
  data arrival time                                                                                                -26.1404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1554 
  total derate : arrival time                                                                            -0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2072 

  slack (with derating applied) (MET)                                                                     6.6247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8319 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              5.2766                     3.0033 &  25.0033 r
  la_oenb[2] (net)                                       2   0.3090 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.0033 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3115   5.2840   1.0500   1.7704   1.9851 &  26.9884 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1545   1.0500            0.0604 &  27.0488 r
  mprj/buf_i[66] (net)                                   2   0.0094 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0124   0.1545   1.0500   0.0048   0.0051 &  27.0539 r
  data arrival time                                                                                                 27.0539

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1740 &  33.9104 r
  clock reconvergence pessimism                                                                           0.0000    33.9104
  clock uncertainty                                                                                      -0.1000    33.8104
  library setup time                                                                    1.0000           -0.0898    33.7206
  data required time                                                                                                33.7206
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7206
  data arrival time                                                                                                -27.0539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3036 

  slack (with derating applied) (MET)                                                                     6.6667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9704 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            5.0364                     2.8176 &  24.8176 r
  wbs_adr_i[5] (net)                                     2   0.2952 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8176 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9846   5.0523   1.0500   0.7972   1.0094 &  25.8270 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1711   1.0500            0.0922 &  25.9192 r
  mprj/buf_i[37] (net)                                   2   0.0202 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1711   1.0500   0.0000   0.0003 &  25.9195 r
  data arrival time                                                                                                 25.9195

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0895 &  32.8260 r
  clock reconvergence pessimism                                                                           0.0000    32.8260
  clock uncertainty                                                                                      -0.1000    32.7260
  library setup time                                                                    1.0000           -0.0824    32.6436
  data required time                                                                                                32.6436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6436
  data arrival time                                                                                                -25.9195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1489 
  total derate : arrival time                                                                            -0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2014 

  slack (with derating applied) (MET)                                                                     6.7240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9254 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          4.9357                     2.8126 &  24.8126 r
  la_data_in[13] (net)                                   2   0.2892 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8126 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6963   4.9420   1.0500   1.9872   2.1979 &  27.0105 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1653   1.0500            0.0934 &  27.1039 r
  mprj/buf_i[141] (net)                                  2   0.0177 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0123   0.1653   1.0500   0.0047   0.0052 &  27.1092 r
  data arrival time                                                                                                 27.1092

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3502 &  34.0867 r
  clock reconvergence pessimism                                                                           0.0000    34.0867
  clock uncertainty                                                                                      -0.1000    33.9867
  library setup time                                                                    1.0000           -0.0908    33.8959
  data required time                                                                                                33.8959
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8959
  data arrival time                                                                                                -27.1092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.1094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3246 

  slack (with derating applied) (MET)                                                                     6.7867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1114 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              5.3916                     3.0794 &  25.0794 r
  la_oenb[9] (net)                                       2   0.3164 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.0794 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6717   5.3978   1.0500   1.5792   1.7777 &  26.8570 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1683   1.0500            0.0685 &  26.9255 r
  mprj/buf_i[73] (net)                                   2   0.0159 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0077   0.1683   1.0500   0.0029   0.0033 &  26.9288 r
  data arrival time                                                                                                 26.9288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1723 &  33.9088 r
  clock reconvergence pessimism                                                                           0.0000    33.9088
  clock uncertainty                                                                                      -0.1000    33.8088
  library setup time                                                                    1.0000           -0.0906    33.7182
  data required time                                                                                                33.7182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7182
  data arrival time                                                                                                -26.9288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2940 

  slack (with derating applied) (MET)                                                                     6.7894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0834 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            5.1406                     2.8702 &  24.8702 r
  wbs_dat_i[2] (net)                                     2   0.3011 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8702 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8042   5.1580   1.0500   0.7275   0.9456 &  25.8158 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1623   1.0500            0.0773 &  25.8932 r
  mprj/buf_i[2] (net)                                    2   0.0142 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0503   0.1623   1.0500   0.0199   0.0211 &  25.9142 r
  data arrival time                                                                                                 25.9142

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.1773 &  32.9138 r
  clock reconvergence pessimism                                                                           0.0000    32.9138
  clock uncertainty                                                                                      -0.1000    32.8138
  library setup time                                                                    1.0000           -0.0833    32.7305
  data required time                                                                                                32.7305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7305
  data arrival time                                                                                                -25.9142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1535 
  total derate : arrival time                                                                            -0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2033 

  slack (with derating applied) (MET)                                                                     6.8163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0195 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            5.0180                     2.8070 &  24.8070 r
  wbs_dat_i[6] (net)                                     2   0.2941 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8070 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8328   5.0339   1.0500   0.7329   0.9412 &  25.7482 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1625   1.0500            0.0851 &  25.8334 r
  mprj/buf_i[6] (net)                                    2   0.0153 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1625   1.0500   0.0000   0.0003 &  25.8336 r
  data arrival time                                                                                                 25.8336

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.1322 &  32.8687 r
  clock reconvergence pessimism                                                                           0.0000    32.8687
  clock uncertainty                                                                                      -0.1000    32.7687
  library setup time                                                                    1.0000           -0.0826    32.6861
  data required time                                                                                                32.6861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6861
  data arrival time                                                                                                -25.8336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1512 
  total derate : arrival time                                                                            -0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2001 

  slack (with derating applied) (MET)                                                                     6.8525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0526 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               5.0449                     2.8204 &  24.8204 r
  wbs_cyc_i (net)                                        2   0.2956 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8204 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9505   5.0609   1.0500   0.7866   1.0006 &  25.8210 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1654   1.0500            0.0862 &  25.9072 r
  mprj/buf_i[236] (net)                                  2   0.0168 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1654   1.0500   0.0000   0.0003 &  25.9075 r
  data arrival time                                                                                                 25.9075

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.2099 &  32.9464 r
  clock reconvergence pessimism                                                                           0.0000    32.9464
  clock uncertainty                                                                                      -0.1000    32.8464
  library setup time                                                                    1.0000           -0.0839    32.7624
  data required time                                                                                                32.7624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7624
  data arrival time                                                                                                -25.9075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2070 

  slack (with derating applied) (MET)                                                                     6.8550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0620 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           5.3481                     2.9954 &  24.9954 r
  wbs_adr_i[18] (net)                                    2   0.3137 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9954 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7571   5.3640   1.0500   1.1171   1.3447 &  26.3401 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1624   1.0500            0.0643 &  26.4044 r
  mprj/buf_i[50] (net)                                   2   0.0129 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0385   0.1624   1.0500   0.0157   0.0167 &  26.4211 r
  data arrival time                                                                                                 26.4211

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7452 &  33.4817 r
  clock reconvergence pessimism                                                                           0.0000    33.4817
  clock uncertainty                                                                                      -0.1000    33.3817
  library setup time                                                                    1.0000           -0.0886    33.2931
  data required time                                                                                                33.2931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2931
  data arrival time                                                                                                -26.4211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1834 
  total derate : arrival time                                                                            -0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2513 

  slack (with derating applied) (MET)                                                                     6.8721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1234 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           5.1523                     2.8870 &  24.8870 r
  wbs_adr_i[17] (net)                                    2   0.3022 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8870 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0362   5.1673   1.0500   1.2390   1.4658 &  26.3528 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1481   1.0500            0.0607 &  26.4135 r
  mprj/buf_i[49] (net)                                   1   0.0070 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1481   1.0500   0.0000   0.0001 &  26.4136 r
  data arrival time                                                                                                 26.4136

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7435 &  33.4800 r
  clock reconvergence pessimism                                                                           0.0000    33.4800
  clock uncertainty                                                                                      -0.1000    33.3800
  library setup time                                                                    1.0000           -0.0878    33.2922
  data required time                                                                                                33.2922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2922
  data arrival time                                                                                                -26.4136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1833 
  total derate : arrival time                                                                            -0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2560 

  slack (with derating applied) (MET)                                                                     6.8786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1347 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           4.6246                     2.5970 &  24.5970 r
  wbs_dat_i[20] (net)                                    2   0.2712 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5970 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9986   4.6364   1.0500   0.8031   0.9822 &  25.5792 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1678   1.0500            0.1144 &  25.6936 r
  mprj/buf_i[20] (net)                                   2   0.0217 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0252   0.1678   1.0500   0.0101   0.0110 &  25.7046 r
  data arrival time                                                                                                 25.7046

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0635 &  32.8000 r
  clock reconvergence pessimism                                                                           0.0000    32.8000
  clock uncertainty                                                                                      -0.1000    32.7000
  library setup time                                                                    1.0000           -0.0818    32.6183
  data required time                                                                                                32.6183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6183
  data arrival time                                                                                                -25.7046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2003 

  slack (with derating applied) (MET)                                                                     6.9137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1140 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          5.0458                     2.8920 &  24.8920 r
  la_data_in[22] (net)                                   2   0.2967 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8920 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0211   5.0502   1.0500   1.7859   1.9725 &  26.8645 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1682   1.0500            0.0895 &  26.9541 r
  mprj/buf_i[150] (net)                                  2   0.0185 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0230   0.1682   1.0500   0.0092   0.0099 &  26.9640 r
  data arrival time                                                                                                 26.9640

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3408 &  34.0773 r
  clock reconvergence pessimism                                                                           0.0000    34.0773
  clock uncertainty                                                                                      -0.1000    33.9773
  library setup time                                                                    1.0000           -0.0910    33.8863
  data required time                                                                                                33.8863
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8863
  data arrival time                                                                                                -26.9640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2148 
  total derate : arrival time                                                                            -0.0987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3134 

  slack (with derating applied) (MET)                                                                     6.9223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2357 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            4.9707                     2.7853 &  24.7853 r
  wbs_dat_i[7] (net)                                     2   0.2914 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7853 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.2846   4.9849   1.0500   0.9306   1.1392 &  25.9245 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1429   1.0500            0.0666 &  25.9911 r
  mprj/buf_i[7] (net)                                    1   0.0056 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0248   0.1430   1.0500   0.0100   0.0105 &  26.0017 r
  data arrival time                                                                                                 26.0017

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.4058 &  33.1423 r
  clock reconvergence pessimism                                                                           0.0000    33.1423
  clock uncertainty                                                                                      -0.1000    33.0423
  library setup time                                                                    1.0000           -0.0847    32.9575
  data required time                                                                                                32.9575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9575
  data arrival time                                                                                                -26.0017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1656 
  total derate : arrival time                                                                            -0.0579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2235 

  slack (with derating applied) (MET)                                                                     6.9559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1793 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           5.0363                     2.8243 &  24.8243 r
  wbs_adr_i[16] (net)                                    2   0.2954 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8243 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8533   5.0506   1.0500   1.1650   1.3825 &  26.2068 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1520   1.0500            0.0725 &  26.2793 r
  mprj/buf_i[48] (net)                                   2   0.0097 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0118   0.1520   1.0500   0.0045   0.0049 &  26.2842 r
  data arrival time                                                                                                 26.2842

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7416 &  33.4781 r
  clock reconvergence pessimism                                                                           0.0000    33.4781
  clock uncertainty                                                                                      -0.1000    33.3781
  library setup time                                                                    1.0000           -0.0880    33.2901
  data required time                                                                                                33.2901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2901
  data arrival time                                                                                                -26.2842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1832 
  total derate : arrival time                                                                            -0.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2528 

  slack (with derating applied) (MET)                                                                     7.0059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2587 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           4.7406                     2.6570 &  24.6570 r
  wbs_adr_i[10] (net)                                    2   0.2779 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6570 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7249   4.7541   1.0500   0.6948   0.8837 &  25.5407 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1630   1.0500            0.1026 &  25.6434 r
  mprj/buf_i[42] (net)                                   2   0.0178 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0295   0.1630   1.0500   0.0119   0.0127 &  25.6561 r
  data arrival time                                                                                                 25.6561

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.1322 &  32.8687 r
  clock reconvergence pessimism                                                                           0.0000    32.8687
  clock uncertainty                                                                                      -0.1000    32.7687
  library setup time                                                                    1.0000           -0.0826    32.6861
  data required time                                                                                                32.6861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6861
  data arrival time                                                                                                -25.6561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1512 
  total derate : arrival time                                                                            -0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1987 

  slack (with derating applied) (MET)                                                                     7.0300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2287 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             5.4484                     3.1104 &  25.1104 r
  la_oenb[33] (net)                                      2   0.3197 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1104 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7702   5.4551   1.0500   1.6067   1.8108 &  26.9212 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1565   1.0500            0.0517 &  26.9729 r
  mprj/buf_i[97] (net)                                   1   0.0093 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0561   0.1565   1.0500   0.0226   0.0238 &  26.9967 r
  data arrival time                                                                                                 26.9967

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4899 &  34.2263 r
  clock reconvergence pessimism                                                                           0.0000    34.2263
  clock uncertainty                                                                                      -0.1000    34.1263
  library setup time                                                                    1.0000           -0.0904    34.0360
  data required time                                                                                                34.0360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0360
  data arrival time                                                                                                -26.9967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2226 
  total derate : arrival time                                                                            -0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3124 

  slack (with derating applied) (MET)                                                                     7.0393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3517 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           4.7911                     2.6899 &  24.6899 r
  wbs_adr_i[22] (net)                                    2   0.2810 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6899 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9409   4.8038   1.0500   1.1920   1.3958 &  26.0856 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1588   1.0500            0.0956 &  26.1812 r
  mprj/buf_i[54] (net)                                   2   0.0149 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0219   0.1588   1.0500   0.0087   0.0094 &  26.1906 r
  data arrival time                                                                                                 26.1906

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7465 &  33.4830 r
  clock reconvergence pessimism                                                                           0.0000    33.4830
  clock uncertainty                                                                                      -0.1000    33.3830
  library setup time                                                                    1.0000           -0.0884    33.2946
  data required time                                                                                                33.2946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2946
  data arrival time                                                                                                -26.1906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2550 

  slack (with derating applied) (MET)                                                                     7.1040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3589 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           5.3216                     3.0159 &  25.0159 r
  la_data_in[8] (net)                                    2   0.3109 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0159 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5549   5.3319   1.0500   1.3490   1.5636 &  26.5795 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1510   1.0500            0.0533 &  26.6328 r
  mprj/buf_i[136] (net)                                  1   0.0073 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0415   0.1510   1.0500   0.0168   0.0178 &  26.6506 r
  data arrival time                                                                                                 26.6506

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.2095 &  33.9460 r
  clock reconvergence pessimism                                                                           0.0000    33.9460
  clock uncertainty                                                                                      -0.1000    33.8460
  library setup time                                                                    1.0000           -0.0897    33.7563
  data required time                                                                                                33.7563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7563
  data arrival time                                                                                                -26.6506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2079 
  total derate : arrival time                                                                            -0.0778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2857 

  slack (with derating applied) (MET)                                                                     7.1057 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3914 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            4.9029                     2.7462 &  24.7462 r
  wbs_dat_i[8] (net)                                     2   0.2874 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7462 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8741   4.9174   1.0500   0.7553   0.9544 &  25.7006 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1683   1.0500            0.0978 &  25.7984 r
  mprj/buf_i[8] (net)                                    2   0.0197 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0664   0.1683   1.0500   0.0268   0.0284 &  25.8268 r
  data arrival time                                                                                                 25.8268

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.4063 &  33.1428 r
  clock reconvergence pessimism                                                                           0.0000    33.1428
  clock uncertainty                                                                                      -0.1000    33.0428
  library setup time                                                                    1.0000           -0.0863    32.9564
  data required time                                                                                                32.9564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9564
  data arrival time                                                                                                -25.8268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1656 
  total derate : arrival time                                                                            -0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2171 

  slack (with derating applied) (MET)                                                                     7.1296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3467 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           4.4280                     2.4906 &  24.4906 r
  wbs_adr_i[19] (net)                                    2   0.2597 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4906 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6972   4.4383   1.0500   0.6842   0.8472 &  25.3377 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1604   1.0500            0.1193 &  25.4570 r
  mprj/buf_i[51] (net)                                   2   0.0187 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0361   0.1604   1.0500   0.0147   0.0157 &  25.4728 r
  data arrival time                                                                                                 25.4728

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0641 &  32.8006 r
  clock reconvergence pessimism                                                                           0.0000    32.8006
  clock uncertainty                                                                                      -0.1000    32.7006
  library setup time                                                                    1.0000           -0.0813    32.6193
  data required time                                                                                                32.6193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6193
  data arrival time                                                                                                -25.4728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1466

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1944 

  slack (with derating applied) (MET)                                                                     7.1466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3409 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          5.4299                     3.1067 &  25.1067 r
  la_data_in[33] (net)                                   2   0.3191 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1067 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6858   5.4357   1.0500   1.5444   1.7380 &  26.8447 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1480   1.0500            0.0431 &  26.8878 r
  mprj/buf_i[161] (net)                                  1   0.0051 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1480   1.0500   0.0000   0.0001 &  26.8879 r
  data arrival time                                                                                                 26.8879

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4899 &  34.2263 r
  clock reconvergence pessimism                                                                           0.0000    34.2263
  clock uncertainty                                                                                      -0.1000    34.1263
  library setup time                                                                    1.0000           -0.0899    34.0364
  data required time                                                                                                34.0364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0364
  data arrival time                                                                                                -26.8879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2226 
  total derate : arrival time                                                                            -0.0848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3074 

  slack (with derating applied) (MET)                                                                     7.1486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4560 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             5.6518                     3.2009 &  25.2009 r
  la_oenb[48] (net)                                      2   0.3301 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2009 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2696   5.6627   1.0500   1.3431   1.5674 &  26.7683 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2060   1.0500            0.0894 &  26.8577 r
  mprj/buf_i[112] (net)                                  2   0.0362 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0416   0.2060   1.0500   0.0169   0.0187 &  26.8764 r
  data arrival time                                                                                                 26.8764

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5072 &  34.2437 r
  clock reconvergence pessimism                                                                           0.0000    34.2437
  clock uncertainty                                                                                      -0.1000    34.1437
  library setup time                                                                    1.0000           -0.0930    34.0507
  data required time                                                                                                34.0507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0507
  data arrival time                                                                                                -26.8764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3033 

  slack (with derating applied) (MET)                                                                     7.1743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4776 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          5.1729                     2.9587 &  24.9587 r
  la_data_in[15] (net)                                   2   0.3038 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9587 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2512   5.1782   1.0500   1.4511   1.6312 &  26.5899 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1836   1.0500            0.0967 &  26.6866 r
  mprj/buf_i[143] (net)                                  2   0.0267 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0388   0.1836   1.0500   0.0157   0.0170 &  26.7036 r
  data arrival time                                                                                                 26.7036

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3489 &  34.0854 r
  clock reconvergence pessimism                                                                           0.0000    34.0854
  clock uncertainty                                                                                      -0.1000    33.9854
  library setup time                                                                    1.0000           -0.0918    33.8936
  data required time                                                                                                33.8936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8936
  data arrival time                                                                                                -26.7036
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2152 
  total derate : arrival time                                                                            -0.0831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2983 

  slack (with derating applied) (MET)                                                                     7.1900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4883 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           4.8398                     2.7262 &  24.7262 r
  wbs_dat_i[24] (net)                                    2   0.2842 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7262 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6736   4.8509   1.0500   1.0838   1.2751 &  26.0013 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1368   1.0500            0.0685 &  26.0698 r
  mprj/buf_i[24] (net)                                   1   0.0034 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1368   1.0500   0.0000   0.0000 &  26.0698 r
  data arrival time                                                                                                 26.0698

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7481 &  33.4846 r
  clock reconvergence pessimism                                                                           0.0000    33.4846
  clock uncertainty                                                                                      -0.1000    33.3845
  library setup time                                                                    1.0000           -0.0860    33.2985
  data required time                                                                                                33.2985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2985
  data arrival time                                                                                                -26.0698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1836 
  total derate : arrival time                                                                            -0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2476 

  slack (with derating applied) (MET)                                                                     7.2287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4762 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          4.9774                     2.8280 &  24.8280 r
  la_data_in[35] (net)                                   2   0.2911 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8280 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.1821   4.9850   1.0500   1.6981   1.9040 &  26.7320 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1491   1.0500            0.0735 &  26.8055 r
  mprj/buf_i[163] (net)                                  2   0.0087 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1491   1.0500   0.0000   0.0001 &  26.8056 r
  data arrival time                                                                                                 26.8056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4898 &  34.2263 r
  clock reconvergence pessimism                                                                           0.0000    34.2263
  clock uncertainty                                                                                      -0.1000    34.1263
  library setup time                                                                    1.0000           -0.0900    34.0364
  data required time                                                                                                34.0364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0364
  data arrival time                                                                                                -26.8056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2226 
  total derate : arrival time                                                                            -0.0942 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3168 

  slack (with derating applied) (MET)                                                                     7.2307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5475 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             5.2923                     3.0211 &  25.0211 r
  la_oenb[32] (net)                                      2   0.3105 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0211 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5316   5.2987   1.0500   1.4959   1.6897 &  26.7108 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1582   1.0500            0.0636 &  26.7745 r
  mprj/buf_i[96] (net)                                   1   0.0112 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0559   0.1582   1.0500   0.0225   0.0238 &  26.7982 r
  data arrival time                                                                                                 26.7982

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4918 &  34.2283 r
  clock reconvergence pessimism                                                                           0.0000    34.2283
  clock uncertainty                                                                                      -0.1000    34.1283
  library setup time                                                                    1.0000           -0.0905    34.0378
  data required time                                                                                                34.0378
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0378
  data arrival time                                                                                                -26.7982
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2227 
  total derate : arrival time                                                                            -0.0846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3074 

  slack (with derating applied) (MET)                                                                     7.2396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5469 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            4.8979                     2.7432 &  24.7432 r
  wbs_adr_i[6] (net)                                     2   0.2871 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7432 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9970   4.9123   1.0500   0.4027   0.5859 &  25.3291 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1720   1.0500            0.1017 &  25.4308 r
  mprj/buf_i[38] (net)                                   2   0.0220 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1720   1.0500   0.0000   0.0004 &  25.4313 r
  data arrival time                                                                                                 25.4313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.1226 &  32.8591 r
  clock reconvergence pessimism                                                                           0.0000    32.8591
  clock uncertainty                                                                                      -0.1000    32.7591
  library setup time                                                                    1.0000           -0.0830    32.6761
  data required time                                                                                                32.6761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6761
  data arrival time                                                                                                -25.4313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1507 
  total derate : arrival time                                                                            -0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1834 

  slack (with derating applied) (MET)                                                                     7.2448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4283 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               6.4386                     3.5585 &  25.5585 r
  io_in[34] (net)                                        2   0.3765 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5585 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7437   6.4723   1.0500   0.7097   1.0289 &  26.5874 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2650   1.0500            0.0924 &  26.6798 r
  mprj/buf_i[226] (net)                                  2   0.0615 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0473   0.2655   1.0500   0.0191   0.0264 &  26.7062 r
  data arrival time                                                                                                 26.7062

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4145 &  34.1510 r
  clock reconvergence pessimism                                                                           0.0000    34.1510
  clock uncertainty                                                                                      -0.1000    34.0510
  library setup time                                                                    1.0000           -0.0961    33.9548
  data required time                                                                                                33.9548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9548
  data arrival time                                                                                                -26.7062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2187 
  total derate : arrival time                                                                            -0.0547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2733 

  slack (with derating applied) (MET)                                                                     7.2486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5220 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             5.1635                     2.9605 &  24.9605 r
  la_oenb[16] (net)                                      2   0.3037 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9605 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2366   5.1679   1.0500   1.4158   1.5876 &  26.5480 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1608   1.0500            0.0750 &  26.6230 r
  mprj/buf_i[80] (net)                                   2   0.0134 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0094   0.1608   1.0500   0.0036   0.0039 &  26.6269 r
  data arrival time                                                                                                 26.6269

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3504 &  34.0868 r
  clock reconvergence pessimism                                                                           0.0000    34.0868
  clock uncertainty                                                                                      -0.1000    33.9868
  library setup time                                                                    1.0000           -0.0906    33.8963
  data required time                                                                                                33.8963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8963
  data arrival time                                                                                                -26.6269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2946 

  slack (with derating applied) (MET)                                                                     7.2693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5640 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           4.3145                     2.4270 &  24.4270 r
  wbs_adr_i[20] (net)                                    2   0.2530 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4270 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5574   4.3245   1.0500   0.6275   0.7837 &  25.2107 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1628   1.0500            0.1285 &  25.3392 r
  mprj/buf_i[52] (net)                                   2   0.0211 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0191   0.1628   1.0500   0.0075   0.0083 &  25.3475 r
  data arrival time                                                                                                 25.3475

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0635 &  32.8000 r
  clock reconvergence pessimism                                                                           0.0000    32.8000
  clock uncertainty                                                                                      -0.1000    32.7000
  library setup time                                                                    1.0000           -0.0814    32.6185
  data required time                                                                                                32.6185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6185
  data arrival time                                                                                                -25.3475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1914 

  slack (with derating applied) (MET)                                                                     7.2710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4624 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            4.7400                     2.6537 &  24.6537 r
  wbs_adr_i[4] (net)                                     2   0.2777 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6537 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0910   4.7544   1.0500   0.4443   0.6267 &  25.2804 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1792   1.0500            0.1182 &  25.3985 r
  mprj/buf_i[36] (net)                                   2   0.0276 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0536   0.1792   1.0500   0.0217   0.0234 &  25.4219 r
  data arrival time                                                                                                 25.4219

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.1624 &  32.8988 r
  clock reconvergence pessimism                                                                           0.0000    32.8988
  clock uncertainty                                                                                      -0.1000    32.7989
  library setup time                                                                    1.0000           -0.0841    32.7148
  data required time                                                                                                32.7148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7148
  data arrival time                                                                                                -25.4219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1528 
  total derate : arrival time                                                                            -0.0366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1893 

  slack (with derating applied) (MET)                                                                     7.2929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4822 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           4.3059                     2.4208 &  24.4208 r
  wbs_dat_i[21] (net)                                    2   0.2524 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4208 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5373   4.3159   1.0500   0.6195   0.7755 &  25.1963 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1553   1.0500            0.1220 &  25.3183 r
  mprj/buf_i[21] (net)                                   2   0.0167 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0156   0.1553   1.0500   0.0061   0.0067 &  25.3250 r
  data arrival time                                                                                                 25.3250

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0640 &  32.8005 r
  clock reconvergence pessimism                                                                           0.0000    32.8005
  clock uncertainty                                                                                      -0.1000    32.7005
  library setup time                                                                    1.0000           -0.0810    32.6195
  data required time                                                                                                32.6195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6195
  data arrival time                                                                                                -25.3250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1906 

  slack (with derating applied) (MET)                                                                     7.2945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4852 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            4.7102                     2.6378 &  24.6378 r
  wbs_dat_i[1] (net)                                     2   0.2760 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6378 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2367   4.7241   1.0500   0.5039   0.6874 &  25.3252 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1514   1.0500            0.0926 &  25.4178 r
  mprj/buf_i[1] (net)                                    2   0.0116 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0167   0.1514   1.0500   0.0066   0.0071 &  25.4249 r
  data arrival time                                                                                                 25.4249

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.1813 &  32.9177 r
  clock reconvergence pessimism                                                                           0.0000    32.9177
  clock uncertainty                                                                                      -0.1000    32.8177
  library setup time                                                                    1.0000           -0.0827    32.7351
  data required time                                                                                                32.7351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7351
  data arrival time                                                                                                -25.4249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1538 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1912 

  slack (with derating applied) (MET)                                                                     7.3102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5014 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              5.2190                     2.9629 &  24.9629 r
  la_oenb[1] (net)                                       2   0.3052 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.9629 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8173   5.2275   1.0500   1.1730   1.3647 &  26.3277 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1523   1.0500            0.0615 &  26.3891 r
  mprj/buf_i[65] (net)                                   2   0.0086 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1523   1.0500   0.0000   0.0001 &  26.3892 r
  data arrival time                                                                                                 26.3892

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1741 &  33.9105 r
  clock reconvergence pessimism                                                                           0.0000    33.9105
  clock uncertainty                                                                                      -0.1000    33.8105
  library setup time                                                                    1.0000           -0.0897    33.7209
  data required time                                                                                                33.7209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7209
  data arrival time                                                                                                -26.3892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2739 

  slack (with derating applied) (MET)                                                                     7.3316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6056 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           5.0507                     2.8427 &  24.8427 r
  wbs_dat_i[28] (net)                                    2   0.2966 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8427 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4328   5.0627   1.0500   0.9468   1.1408 &  25.9835 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1387   1.0500            0.0568 &  26.0403 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1387   1.0500   0.0000   0.0000 &  26.0403 r
  data arrival time                                                                                                 26.0403

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8517 &  33.5882 r
  clock reconvergence pessimism                                                                           0.0000    33.5882
  clock uncertainty                                                                                      -0.1000    33.4882
  library setup time                                                                    1.0000           -0.0871    33.4011
  data required time                                                                                                33.4011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4011
  data arrival time                                                                                                -26.0403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1890 
  total derate : arrival time                                                                            -0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2461 

  slack (with derating applied) (MET)                                                                     7.3608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6069 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          5.0413                     2.8754 &  24.8754 r
  la_data_in[28] (net)                                   2   0.2956 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8754 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5568   5.0473   1.0500   1.4962   1.6831 &  26.5585 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1623   1.0500            0.0841 &  26.6426 r
  mprj/buf_i[156] (net)                                  2   0.0151 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0466   0.1623   1.0500   0.0189   0.0200 &  26.6626 r
  data arrival time                                                                                                 26.6626

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5037 &  34.2402 r
  clock reconvergence pessimism                                                                           0.0000    34.2402
  clock uncertainty                                                                                      -0.1000    34.1401
  library setup time                                                                    1.0000           -0.0907    34.0494
  data required time                                                                                                34.0494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0494
  data arrival time                                                                                                -26.6626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2234 
  total derate : arrival time                                                                            -0.0851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3085 

  slack (with derating applied) (MET)                                                                     7.3869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6953 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             5.1335                     2.9316 &  24.9316 r
  la_oenb[31] (net)                                      2   0.3012 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9316 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4420   5.1394   1.0500   1.4788   1.6651 &  26.5967 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1417   1.0500            0.0553 &  26.6520 r
  mprj/buf_i[95] (net)                                   1   0.0039 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1417   1.0500   0.0000   0.0000 &  26.6520 r
  data arrival time                                                                                                 26.6520

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4957 &  34.2322 r
  clock reconvergence pessimism                                                                           0.0000    34.2322
  clock uncertainty                                                                                      -0.1000    34.1322
  library setup time                                                                    1.0000           -0.0892    34.0429
  data required time                                                                                                34.0429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0429
  data arrival time                                                                                                -26.6520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2229 
  total derate : arrival time                                                                            -0.0819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3049 

  slack (with derating applied) (MET)                                                                     7.3909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6958 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           4.7694                     2.6779 &  24.6779 r
  wbs_dat_i[17] (net)                                    2   0.2797 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6779 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2821   4.7816   1.0500   0.9050   1.0989 &  25.7768 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1632   1.0500            0.1011 &  25.8779 r
  mprj/buf_i[17] (net)                                   2   0.0177 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0401   0.1632   1.0500   0.0163   0.0174 &  25.8953 r
  data arrival time                                                                                                 25.8953

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7601 &  33.4966 r
  clock reconvergence pessimism                                                                           0.0000    33.4966
  clock uncertainty                                                                                      -0.1000    33.3966
  library setup time                                                                    1.0000           -0.0887    33.3079
  data required time                                                                                                33.3079
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3079
  data arrival time                                                                                                -25.8953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1842 
  total derate : arrival time                                                                            -0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2422 

  slack (with derating applied) (MET)                                                                     7.4126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6547 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             4.9317                     2.8252 &  24.8252 r
  la_oenb[25] (net)                                      2   0.2899 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8252 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1877   4.9360   1.0500   1.3654   1.5306 &  26.3558 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1409   1.0500            0.0675 &  26.4233 r
  mprj/buf_i[89] (net)                                   1   0.0049 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0391   0.1409   1.0500   0.0158   0.0167 &  26.4400 r
  data arrival time                                                                                                 26.4400

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3430 &  34.0795 r
  clock reconvergence pessimism                                                                           0.0000    34.0795
  clock uncertainty                                                                                      -0.1000    33.9795
  library setup time                                                                    1.0000           -0.0890    33.8905
  data required time                                                                                                33.8905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8905
  data arrival time                                                                                                -26.4400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2149 
  total derate : arrival time                                                                            -0.0769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2918 

  slack (with derating applied) (MET)                                                                     7.4505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7423 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             5.0566                     2.8943 &  24.8943 r
  la_oenb[14] (net)                                      2   0.2971 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8943 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0070   5.0616   1.0500   1.2518   1.4174 &  26.3117 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1805   1.0500            0.1008 &  26.4125 r
  mprj/buf_i[78] (net)                                   2   0.0258 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0488   0.1805   1.0500   0.0198   0.0213 &  26.4338 r
  data arrival time                                                                                                 26.4338

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3476 &  34.0841 r
  clock reconvergence pessimism                                                                           0.0000    34.0841
  clock uncertainty                                                                                      -0.1000    33.9841
  library setup time                                                                    1.0000           -0.0916    33.8925
  data required time                                                                                                33.8925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8925
  data arrival time                                                                                                -26.4338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2151 
  total derate : arrival time                                                                            -0.0733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2884 

  slack (with derating applied) (MET)                                                                     7.4587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7471 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             5.0527                     2.8866 &  24.8866 r
  la_oenb[61] (net)                                      2   0.2965 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8866 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4830   5.0585   1.0500   1.0069   1.1809 &  26.0674 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2517   1.0500            0.1612 &  26.2287 r
  mprj/buf_i[125] (net)                                  2   0.0654 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2520   1.0500   0.0000   0.0065 &  26.2352 r
  data arrival time                                                                                                 26.2352

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1732 &  33.9097 r
  clock reconvergence pessimism                                                                           0.0000    33.9097
  clock uncertainty                                                                                      -0.1000    33.8097
  library setup time                                                                    1.0000           -0.0951    33.7147
  data required time                                                                                                33.7147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7147
  data arrival time                                                                                                -26.2352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2702 

  slack (with derating applied) (MET)                                                                     7.4795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7497 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            4.5053                     2.5253 &  24.5253 r
  wbs_dat_i[3] (net)                                     2   0.2640 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5253 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0074   4.5179   1.0500   0.4099   0.5784 &  25.1037 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1497   1.0500            0.1038 &  25.2075 r
  mprj/buf_i[3] (net)                                    2   0.0121 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0173   0.1497   1.0500   0.0068   0.0073 &  25.2149 r
  data arrival time                                                                                                 25.2149

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.1539 &  32.8904 r
  clock reconvergence pessimism                                                                           0.0000    32.8904
  clock uncertainty                                                                                      -0.1000    32.7904
  library setup time                                                                    1.0000           -0.0821    32.7083
  data required time                                                                                                32.7083
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7083
  data arrival time                                                                                                -25.2149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1523 
  total derate : arrival time                                                                            -0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1851 

  slack (with derating applied) (MET)                                                                     7.4934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6785 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              4.8884                     2.7892 &  24.7892 r
  la_oenb[7] (net)                                       2   0.2866 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.7892 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7720   4.8944   1.0500   1.1625   1.3324 &  26.1216 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1451   1.0500            0.0748 &  26.1964 r
  mprj/buf_i[71] (net)                                   1   0.0073 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1451   1.0500   0.0000   0.0001 &  26.1966 r
  data arrival time                                                                                                 26.1966

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1824 &  33.9189 r
  clock reconvergence pessimism                                                                           0.0000    33.9189
  clock uncertainty                                                                                      -0.1000    33.8189
  library setup time                                                                    1.0000           -0.0894    33.7296
  data required time                                                                                                33.7296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7296
  data arrival time                                                                                                -26.1966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2064 
  total derate : arrival time                                                                            -0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2735 

  slack (with derating applied) (MET)                                                                     7.5330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8065 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          4.8839                     2.7931 &  24.7931 r
  la_data_in[27] (net)                                   2   0.2868 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7931 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0242   4.8887   1.0500   1.2691   1.4326 &  26.2257 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1575   1.0500            0.0889 &  26.3146 r
  mprj/buf_i[155] (net)                                  2   0.0135 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0540   0.1575   1.0500   0.0214   0.0226 &  26.3372 r
  data arrival time                                                                                                 26.3372

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3428 &  34.0792 r
  clock reconvergence pessimism                                                                           0.0000    34.0792
  clock uncertainty                                                                                      -0.1000    33.9792
  library setup time                                                                    1.0000           -0.0904    33.8888
  data required time                                                                                                33.8888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8888
  data arrival time                                                                                                -26.3372
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2149 
  total derate : arrival time                                                                            -0.0735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2884 

  slack (with derating applied) (MET)                                                                     7.5516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8400 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                4.7669                     2.6712 &  24.6712 r
  io_in[7] (net)                                         2   0.2794 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.6712 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3022   4.7797   1.0500   0.5259   0.7050 &  25.3762 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2194   1.0500            0.1509 &  25.5271 r
  mprj/buf_i[199] (net)                                  2   0.0492 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0234   0.2197   1.0500   0.0092   0.0141 &  25.5412 r
  data arrival time                                                                                                 25.5412

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.6044 &  33.3409 r
  clock reconvergence pessimism                                                                           0.0000    33.3409
  clock uncertainty                                                                                      -0.1000    33.2409
  library setup time                                                                    1.0000           -0.0909    33.1499
  data required time                                                                                                33.1499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1499
  data arrival time                                                                                                -25.5412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1760 
  total derate : arrival time                                                                            -0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2175 

  slack (with derating applied) (MET)                                                                     7.6087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8262 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           4.5452                     2.5525 &  24.5525 r
  wbs_adr_i[14] (net)                                    2   0.2665 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5525 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8595   4.5569   1.0500   0.7569   0.9335 &  25.4859 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1600   1.0500            0.1117 &  25.5977 r
  mprj/buf_i[46] (net)                                   2   0.0176 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0170   0.1600   1.0500   0.0067   0.0073 &  25.6050 r
  data arrival time                                                                                                 25.6050

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6900 &  33.4265 r
  clock reconvergence pessimism                                                                           0.0000    33.4265
  clock uncertainty                                                                                      -0.1000    33.3265
  library setup time                                                                    1.0000           -0.0881    33.2383
  data required time                                                                                                33.2383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2383
  data arrival time                                                                                                -25.6050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1805 
  total derate : arrival time                                                                            -0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2306 

  slack (with derating applied) (MET)                                                                     7.6333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8640 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             4.9932                     2.8453 &  24.8453 r
  la_oenb[34] (net)                                      2   0.2926 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8453 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0867   4.9998   1.0500   1.2702   1.4495 &  26.2948 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1721   1.0500            0.0964 &  26.3913 r
  mprj/buf_i[98] (net)                                   2   0.0213 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0207   0.1721   1.0500   0.0082   0.0090 &  26.4002 r
  data arrival time                                                                                                 26.4002

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4955 &  34.2320 r
  clock reconvergence pessimism                                                                           0.0000    34.2320
  clock uncertainty                                                                                      -0.1000    34.1320
  library setup time                                                                    1.0000           -0.0912    34.0408
  data required time                                                                                                34.0408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0408
  data arrival time                                                                                                -26.4002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2229 
  total derate : arrival time                                                                            -0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2970 

  slack (with derating applied) (MET)                                                                     7.6406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9375 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            4.3855                     2.4566 &  24.4566 r
  wbs_dat_i[5] (net)                                     2   0.2568 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4566 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.5979   4.3978   1.0500   0.2420   0.3982 &  24.8549 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1572   1.0500            0.1188 &  24.9736 r
  mprj/buf_i[5] (net)                                    2   0.0172 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0064   0.1572   1.0500   0.0024   0.0028 &  24.9765 r
  data arrival time                                                                                                 24.9765

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.0847 &  32.8211 r
  clock reconvergence pessimism                                                                           0.0000    32.8211
  clock uncertainty                                                                                      -0.1000    32.7211
  library setup time                                                                    1.0000           -0.0815    32.6397
  data required time                                                                                                32.6397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6397
  data arrival time                                                                                                -24.9765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1487 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1734 

  slack (with derating applied) (MET)                                                                     7.6632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8366 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             5.1220                     2.9255 &  24.9255 r
  la_oenb[39] (net)                                      2   0.3006 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9255 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9791   5.1282   1.0500   1.1586   1.3358 &  26.2613 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1608   1.0500            0.0775 &  26.3388 r
  mprj/buf_i[103] (net)                                  2   0.0136 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0198   0.1608   1.0500   0.0079   0.0084 &  26.3472 r
  data arrival time                                                                                                 26.3472

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4873 &  34.2238 r
  clock reconvergence pessimism                                                                           0.0000    34.2238
  clock uncertainty                                                                                      -0.1000    34.1238
  library setup time                                                                    1.0000           -0.0906    34.0332
  data required time                                                                                                34.0332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0332
  data arrival time                                                                                                -26.3472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2225 
  total derate : arrival time                                                                            -0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2902 

  slack (with derating applied) (MET)                                                                     7.6859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9761 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            4.3777                     2.4538 &  24.4538 r
  wbs_sel_i[3] (net)                                     2   0.2564 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4538 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7127   4.3899   1.0500   0.2877   0.4461 &  24.8999 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1582   1.0500            0.1202 &  25.0201 r
  mprj/buf_i[233] (net)                                  2   0.0178 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1582   1.0500   0.0000   0.0003 &  25.0204 r
  data arrival time                                                                                                 25.0204

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.1567 &  32.8932 r
  clock reconvergence pessimism                                                                           0.0000    32.8932
  clock uncertainty                                                                                      -0.1000    32.7932
  library setup time                                                                    1.0000           -0.0827    32.7105
  data required time                                                                                                32.7105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7105
  data arrival time                                                                                                -25.0204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1525 
  total derate : arrival time                                                                            -0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1794 

  slack (with derating applied) (MET)                                                                     7.6901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8695 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          4.9085                     2.8031 &  24.8031 r
  la_data_in[10] (net)                                   2   0.2879 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8031 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3134   4.9138   1.0500   0.9501   1.1029 &  25.9060 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1679   1.0500            0.0976 &  26.0036 r
  mprj/buf_i[138] (net)                                  2   0.0195 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0286   0.1679   1.0500   0.0115   0.0124 &  26.0160 r
  data arrival time                                                                                                 26.0160

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1729 &  33.9094 r
  clock reconvergence pessimism                                                                           0.0000    33.9094
  clock uncertainty                                                                                      -0.1000    33.8094
  library setup time                                                                    1.0000           -0.0905    33.7189
  data required time                                                                                                33.7189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7189
  data arrival time                                                                                                -26.0160
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2637 

  slack (with derating applied) (MET)                                                                     7.7028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9665 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               4.0890                     2.3207 &  24.3207 r
  io_in[11] (net)                                        2   0.2387 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3207 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7956   4.0948   1.0500   0.7322   0.8609 &  25.1815 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1970   1.0500            0.1720 &  25.3535 r
  mprj/buf_i[203] (net)                                  2   0.0425 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1971   1.0500   0.0000   0.0028 &  25.3564 r
  data arrival time                                                                                                 25.3564

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5416 &  33.2780 r
  clock reconvergence pessimism                                                                           0.0000    33.2780
  clock uncertainty                                                                                      -0.1000    33.1780
  library setup time                                                                    1.0000           -0.0892    33.0889
  data required time                                                                                                33.0889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0889
  data arrival time                                                                                                -25.3564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1727 
  total derate : arrival time                                                                            -0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2220 

  slack (with derating applied) (MET)                                                                     7.7325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9545 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           4.5289                     2.5506 &  24.5506 r
  wbs_adr_i[24] (net)                                    2   0.2658 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5506 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7005   4.5390   1.0500   0.6834   0.8460 &  25.3966 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1313   1.0500            0.0826 &  25.4792 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1313   1.0500   0.0000   0.0000 &  25.4792 r
  data arrival time                                                                                                 25.4792

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7481 &  33.4845 r
  clock reconvergence pessimism                                                                           0.0000    33.4845
  clock uncertainty                                                                                      -0.1000    33.3845
  library setup time                                                                    1.0000           -0.0848    33.2997
  data required time                                                                                                33.2997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2997
  data arrival time                                                                                                -25.4792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1836 
  total derate : arrival time                                                                            -0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2278 

  slack (with derating applied) (MET)                                                                     7.8205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0483 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           4.3761                     2.4747 &  24.4747 r
  la_data_in[1] (net)                                    2   0.2551 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4747 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2233   4.3851   1.0500   0.8760   1.0398 &  25.5145 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1385   1.0500            0.1002 &  25.6147 r
  mprj/buf_i[129] (net)                                  1   0.0074 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1385   1.0500   0.0000   0.0001 &  25.6148 r
  data arrival time                                                                                                 25.6148

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.8967 &  33.6332 r
  clock reconvergence pessimism                                                                           0.0000    33.6332
  clock uncertainty                                                                                      -0.1000    33.5332
  library setup time                                                                    1.0000           -0.0872    33.4460
  data required time                                                                                                33.4460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4460
  data arrival time                                                                                                -25.6148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1914 
  total derate : arrival time                                                                            -0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2457 

  slack (with derating applied) (MET)                                                                     7.8312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0769 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           4.6745                     2.6249 &  24.6249 r
  wbs_dat_i[14] (net)                                    2   0.2741 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6249 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2302   4.6865   1.0500   0.4963   0.6654 &  25.2903 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1427   1.0500            0.0855 &  25.3758 r
  mprj/buf_i[14] (net)                                   1   0.0075 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0064   0.1427   1.0500   0.0024   0.0026 &  25.3784 r
  data arrival time                                                                                                 25.3784

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.6777 &  33.4142 r
  clock reconvergence pessimism                                                                           0.0000    33.4142
  clock uncertainty                                                                                      -0.1000    33.3142
  library setup time                                                                    1.0000           -0.0869    33.2273
  data required time                                                                                                33.2273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2273
  data arrival time                                                                                                -25.3784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1799 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2158 

  slack (with derating applied) (MET)                                                                     7.8489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0647 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           4.4149                     2.4841 &  24.4841 r
  wbs_adr_i[21] (net)                                    2   0.2590 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4841 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6409   4.4250   1.0500   0.6648   0.8251 &  25.3092 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1574   1.0500            0.1173 &  25.4265 r
  mprj/buf_i[53] (net)                                   2   0.0171 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0404   0.1574   1.0500   0.0160   0.0171 &  25.4436 r
  data arrival time                                                                                                 25.4436

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7466 &  33.4831 r
  clock reconvergence pessimism                                                                           0.0000    33.4831
  clock uncertainty                                                                                      -0.1000    33.3831
  library setup time                                                                    1.0000           -0.0883    33.2948
  data required time                                                                                                33.2948
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2948
  data arrival time                                                                                                -25.4436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2292 

  slack (with derating applied) (MET)                                                                     7.8512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0804 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           4.4986                     2.5262 &  24.5262 r
  wbs_adr_i[28] (net)                                    2   0.2637 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5262 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8746   4.5100   1.0500   0.7542   0.9253 &  25.4514 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1365   1.0500            0.0901 &  25.5415 r
  mprj/buf_i[60] (net)                                   1   0.0056 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0083   0.1365   1.0500   0.0031   0.0034 &  25.5449 r
  data arrival time                                                                                                 25.5449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8522 &  33.5887 r
  clock reconvergence pessimism                                                                           0.0000    33.5887
  clock uncertainty                                                                                      -0.1000    33.4887
  library setup time                                                                    1.0000           -0.0866    33.4021
  data required time                                                                                                33.4021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4021
  data arrival time                                                                                                -25.5449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1891 
  total derate : arrival time                                                                            -0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2376 

  slack (with derating applied) (MET)                                                                     7.8572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0948 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                4.3839                     2.4649 &  24.4649 r
  io_in[8] (net)                                         2   0.2571 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4649 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2597   4.3945   1.0500   0.5115   0.6673 &  25.1322 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2049   1.0500            0.1614 &  25.2936 r
  mprj/buf_i[200] (net)                                  2   0.0446 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0381   0.2051   1.0500   0.0144   0.0183 &  25.3118 r
  data arrival time                                                                                                 25.3118

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.6383 &  33.3748 r
  clock reconvergence pessimism                                                                           0.0000    33.3748
  clock uncertainty                                                                                      -0.1000    33.2748
  library setup time                                                                    1.0000           -0.0903    33.1845
  data required time                                                                                                33.1845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1845
  data arrival time                                                                                                -25.3118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1778 
  total derate : arrival time                                                                            -0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2181 

  slack (with derating applied) (MET)                                                                     7.8726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0908 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               4.9938                     2.8147 &  24.8147 r
  io_in[28] (net)                                        2   0.2934 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8147 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3926   5.0048   1.0500   0.9766   1.1654 &  25.9801 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2008   1.0500            0.1240 &  26.1041 r
  mprj/buf_i[220] (net)                                  2   0.0386 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2008   1.0500   0.0000   0.0013 &  26.1055 r
  data arrival time                                                                                                 26.1055

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4462 &  34.1827 r
  clock reconvergence pessimism                                                                           0.0000    34.1827
  clock uncertainty                                                                                      -0.1000    34.0827
  library setup time                                                                    1.0000           -0.0927    33.9900
  data required time                                                                                                33.9900
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9900
  data arrival time                                                                                                -26.1055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2203 
  total derate : arrival time                                                                            -0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2818 

  slack (with derating applied) (MET)                                                                     7.8846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1663 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                4.2054                     2.3775 &  24.3775 r
  io_in[9] (net)                                         2   0.2450 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.3775 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1659   4.2137   1.0500   0.4708   0.6099 &  24.9874 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2164   1.0500            0.1818 &  25.1692 r
  mprj/buf_i[201] (net)                                  2   0.0524 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0387   0.2166   1.0500   0.0156   0.0204 &  25.1896 r
  data arrival time                                                                                                 25.1896

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5415 &  33.2780 r
  clock reconvergence pessimism                                                                           0.0000    33.2780
  clock uncertainty                                                                                      -0.1000    33.1780
  library setup time                                                                    1.0000           -0.0903    33.0877
  data required time                                                                                                33.0877
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0877
  data arrival time                                                                                                -25.1896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1727 
  total derate : arrival time                                                                            -0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2114 

  slack (with derating applied) (MET)                                                                     7.8981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1095 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           4.1349                     2.3195 &  24.3195 r
  wbs_dat_i[11] (net)                                    2   0.2421 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3195 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2501   4.1454   1.0500   0.0989   0.2338 &  24.5533 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1404   1.0500            0.1174 &  24.6706 r
  mprj/buf_i[11] (net)                                   2   0.0099 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1404   1.0500   0.0000   0.0001 &  24.6708 r
  data arrival time                                                                                                 24.6708

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0127 &  32.7492 r
  clock reconvergence pessimism                                                                           0.0000    32.7492
  clock uncertainty                                                                                      -0.1000    32.6492
  library setup time                                                                    1.0000           -0.0786    32.5706
  data required time                                                                                                32.5706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5706
  data arrival time                                                                                                -24.6708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1449 
  total derate : arrival time                                                                            -0.0167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1616 

  slack (with derating applied) (MET)                                                                     7.8998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0615 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             4.8859                     2.7849 &  24.7849 r
  la_oenb[35] (net)                                      2   0.2863 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7849 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7059   4.8924   1.0500   1.1103   1.2799 &  26.0647 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1399   1.0500            0.0692 &  26.1339 r
  mprj/buf_i[99] (net)                                   1   0.0047 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1399   1.0500   0.0000   0.0000 &  26.1339 r
  data arrival time                                                                                                 26.1339

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4898 &  34.2263 r
  clock reconvergence pessimism                                                                           0.0000    34.2263
  clock uncertainty                                                                                      -0.1000    34.1263
  library setup time                                                                    1.0000           -0.0888    34.0374
  data required time                                                                                                34.0374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0374
  data arrival time                                                                                                -26.1339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2226 
  total derate : arrival time                                                                            -0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2869 

  slack (with derating applied) (MET)                                                                     7.9035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1904 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               4.2897                     2.4049 &  24.4049 r
  wbs_stb_i (net)                                        2   0.2512 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4049 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3448   4.3012   1.0500   0.1326   0.2790 &  24.6839 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1628   1.0500            0.1299 &  24.8138 r
  mprj/buf_i[235] (net)                                  2   0.0213 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0850   0.1628   1.0500   0.0347   0.0368 &  24.8506 r
  data arrival time                                                                                                 24.8506

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.2035 &  32.9400 r
  clock reconvergence pessimism                                                                           0.0000    32.9400
  clock uncertainty                                                                                      -0.1000    32.8400
  library setup time                                                                    1.0000           -0.0837    32.7564
  data required time                                                                                                32.7564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7564
  data arrival time                                                                                                -24.8506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1549 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1761 

  slack (with derating applied) (MET)                                                                     7.9058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0819 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           4.6956                     2.6390 &  24.6390 r
  wbs_dat_i[13] (net)                                    2   0.2755 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6390 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9986   4.7070   1.0500   0.4026   0.5637 &  25.2028 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1625   1.0500            0.1050 &  25.3078 r
  mprj/buf_i[13] (net)                                   2   0.0179 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0325   0.1625   1.0500   0.0131   0.0141 &  25.3219 r
  data arrival time                                                                                                 25.3219

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7443 &  33.4808 r
  clock reconvergence pessimism                                                                           0.0000    33.4808
  clock uncertainty                                                                                      -0.1000    33.3808
  library setup time                                                                    1.0000           -0.0886    33.2922
  data required time                                                                                                33.2922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2922
  data arrival time                                                                                                -25.3219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1834 
  total derate : arrival time                                                                            -0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2159 

  slack (with derating applied) (MET)                                                                     7.9703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1863 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           4.5268                     2.5459 &  24.5459 r
  wbs_adr_i[15] (net)                                    2   0.2655 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5459 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2060   4.5377   1.0500   0.4883   0.6489 &  25.1948 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1355   1.0500            0.0872 &  25.2821 r
  mprj/buf_i[47] (net)                                   1   0.0049 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1355   1.0500   0.0000   0.0001 &  25.2821 r
  data arrival time                                                                                                 25.2821

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7185 &  33.4550 r
  clock reconvergence pessimism                                                                           0.0000    33.4550
  clock uncertainty                                                                                      -0.1000    33.3550
  library setup time                                                                    1.0000           -0.0856    33.2693
  data required time                                                                                                33.2693
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2693
  data arrival time                                                                                                -25.2821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1820 
  total derate : arrival time                                                                            -0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2171 

  slack (with derating applied) (MET)                                                                     7.9872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2043 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             3.7280                     2.1265 &  24.1265 r
  la_oenb[15] (net)                                      2   0.2182 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1265 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5049   3.7318   1.0500   1.4480   1.5964 &  25.7229 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1490   1.0500            0.1515 &  25.8743 r
  mprj/buf_i[79] (net)                                   2   0.0176 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0189   0.1490   1.0500   0.0075   0.0082 &  25.8825 r
  data arrival time                                                                                                 25.8825

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3499 &  34.0864 r
  clock reconvergence pessimism                                                                           0.0000    34.0864
  clock uncertainty                                                                                      -0.1000    33.9864
  library setup time                                                                    1.0000           -0.0899    33.8964
  data required time                                                                                                33.8964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8964
  data arrival time                                                                                                -25.8825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0140

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0836 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2989 

  slack (with derating applied) (MET)                                                                     8.0140 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3128 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               3.9200                     2.2208 &  24.2208 r
  io_in[10] (net)                                        2   0.2286 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2208 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3162   3.9262   1.0500   0.5234   0.6450 &  24.8658 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2044   1.0500            0.1882 &  25.0540 r
  mprj/buf_i[202] (net)                                  2   0.0480 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0207   0.2046   1.0500   0.0081   0.0119 &  25.0659 r
  data arrival time                                                                                                 25.0659

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5415 &  33.2780 r
  clock reconvergence pessimism                                                                           0.0000    33.2780
  clock uncertainty                                                                                      -0.1000    33.1780
  library setup time                                                                    1.0000           -0.0896    33.0884
  data required time                                                                                                33.0884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0884
  data arrival time                                                                                                -25.0659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1727 
  total derate : arrival time                                                                            -0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2130 

  slack (with derating applied) (MET)                                                                     8.0225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2355 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          4.4497                     2.5030 &  24.5030 r
  la_data_in[46] (net)                                   2   0.2610 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5030 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2725   4.4600   1.0500   0.9294   1.1022 &  25.6052 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2059   1.0500            0.1613 &  25.7665 r
  mprj/buf_i[174] (net)                                  2   0.0462 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1850   0.2059   1.0500   0.0748   0.0798 &  25.8463 r
  data arrival time                                                                                                 25.8463

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3351 &  34.0716 r
  clock reconvergence pessimism                                                                           0.0000    34.0716
  clock uncertainty                                                                                      -0.1000    33.9716
  library setup time                                                                    1.0000           -0.0930    33.8786
  data required time                                                                                                33.8786
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8786
  data arrival time                                                                                                -25.8463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2145 
  total derate : arrival time                                                                            -0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2784 

  slack (with derating applied) (MET)                                                                     8.0323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3108 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            4.1629                     2.3369 &  24.3369 r
  wbs_adr_i[3] (net)                                     2   0.2439 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3369 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2180   4.1733   1.0500   0.0852   0.2210 &  24.5579 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1410   1.0500            0.1163 &  24.6742 r
  mprj/buf_i[35] (net)                                   2   0.0101 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0180   0.1410   1.0500   0.0072   0.0076 &  24.6818 r
  data arrival time                                                                                                 24.6818

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.1595 &  32.8960 r
  clock reconvergence pessimism                                                                           0.0000    32.8960
  clock uncertainty                                                                                      -0.1000    32.7960
  library setup time                                                                    1.0000           -0.0813    32.7147
  data required time                                                                                                32.7147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7147
  data arrival time                                                                                                -24.6818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1526 
  total derate : arrival time                                                                            -0.0164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1690 

  slack (with derating applied) (MET)                                                                     8.0329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2020 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           4.3159                     2.4275 &  24.4275 r
  wbs_dat_i[29] (net)                                    2   0.2531 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4275 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9764   4.3251   1.0500   0.3934   0.5356 &  24.9630 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1315   1.0500            0.0966 &  25.0596 r
  mprj/buf_i[29] (net)                                   1   0.0043 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1315   1.0500   0.0000   0.0001 &  25.0597 r
  data arrival time                                                                                                 25.0597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.5439 &  33.2804 r
  clock reconvergence pessimism                                                                           0.0000    33.2804
  clock uncertainty                                                                                      -0.1000    33.1804
  library setup time                                                                    1.0000           -0.0835    33.0969
  data required time                                                                                                33.0969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0969
  data arrival time                                                                                                -25.0597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1728 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2029 

  slack (with derating applied) (MET)                                                                     8.0372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2401 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             4.8771                     2.7635 &  24.7635 r
  la_oenb[41] (net)                                      2   0.2848 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7635 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2879   4.8862   1.0500   0.9324   1.1083 &  25.8718 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1572   1.0500            0.0887 &  25.9605 r
  mprj/buf_i[105] (net)                                  2   0.0134 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0678   0.1572   1.0500   0.0265   0.0280 &  25.9885 r
  data arrival time                                                                                                 25.9885

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4798 &  34.2162 r
  clock reconvergence pessimism                                                                           0.0000    34.2162
  clock uncertainty                                                                                      -0.1000    34.1162
  library setup time                                                                    1.0000           -0.0904    34.0258
  data required time                                                                                                34.0258
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0258
  data arrival time                                                                                                -25.9885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2221 
  total derate : arrival time                                                                            -0.0583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2804 

  slack (with derating applied) (MET)                                                                     8.0373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3178 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           4.3227                     2.4533 &  24.4533 r
  la_data_in[0] (net)                                    2   0.2525 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4533 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9711   4.3302   1.0500   0.7264   0.8741 &  25.3274 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1350   1.0500            0.0999 &  25.4273 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1350   1.0500   0.0000   0.0001 &  25.4274 r
  data arrival time                                                                                                 25.4274

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.9168 &  33.6533 r
  clock reconvergence pessimism                                                                           0.0000    33.6533
  clock uncertainty                                                                                      -0.1000    33.5533
  library setup time                                                                    1.0000           -0.0866    33.4667
  data required time                                                                                                33.4667
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4667
  data arrival time                                                                                                -25.4274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1925 
  total derate : arrival time                                                                            -0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2388 

  slack (with derating applied) (MET)                                                                     8.0393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2782 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           4.2112                     2.3770 &  24.3770 r
  wbs_dat_i[22] (net)                                    2   0.2451 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3770 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5257   4.2203   1.0500   0.6084   0.7579 &  25.1349 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1464   1.0500            0.1189 &  25.2538 r
  mprj/buf_i[22] (net)                                   2   0.0124 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1464   1.0500   0.0000   0.0002 &  25.2540 r
  data arrival time                                                                                                 25.2540

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7468 &  33.4833 r
  clock reconvergence pessimism                                                                           0.0000    33.4833
  clock uncertainty                                                                                      -0.1000    33.3833
  library setup time                                                                    1.0000           -0.0877    33.2956
  data required time                                                                                                33.2956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2956
  data arrival time                                                                                                -25.2540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2253 

  slack (with derating applied) (MET)                                                                     8.0417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2670 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           4.2453                     2.3977 &  24.3977 r
  wbs_adr_i[23] (net)                                    2   0.2472 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3977 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4033   4.2543   1.0500   0.5661   0.7132 &  25.1109 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1430   1.0500            0.1132 &  25.2241 r
  mprj/buf_i[55] (net)                                   2   0.0105 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0072   0.1430   1.0500   0.0027   0.0030 &  25.2271 r
  data arrival time                                                                                                 25.2271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7473 &  33.4838 r
  clock reconvergence pessimism                                                                           0.0000    33.4838
  clock uncertainty                                                                                      -0.1000    33.3838
  library setup time                                                                    1.0000           -0.0874    33.2965
  data required time                                                                                                33.2965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2965
  data arrival time                                                                                                -25.2271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2230 

  slack (with derating applied) (MET)                                                                     8.0694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2924 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             4.6438                     2.6101 &  24.6101 r
  la_oenb[51] (net)                                      2   0.2724 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6101 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3314   4.6554   1.0500   0.9537   1.1393 &  25.7494 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2065   1.0500            0.1503 &  25.8998 r
  mprj/buf_i[115] (net)                                  2   0.0449 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1324   0.2066   1.0500   0.0539   0.0578 &  25.9576 r
  data arrival time                                                                                                 25.9576

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5075 &  34.2440 r
  clock reconvergence pessimism                                                                           0.0000    34.2440
  clock uncertainty                                                                                      -0.1000    34.1440
  library setup time                                                                    1.0000           -0.0931    34.0510
  data required time                                                                                                34.0510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0510
  data arrival time                                                                                                -25.9576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2236 
  total derate : arrival time                                                                            -0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2877 

  slack (with derating applied) (MET)                                                                     8.0934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3811 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            4.2301                     2.3729 &  24.3729 r
  wbs_dat_i[0] (net)                                     2   0.2478 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3729 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   4.2410   1.0500   0.0000   0.1367 &  24.5096 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1556   1.0500            0.1268 &  24.6364 r
  mprj/buf_i[0] (net)                                    2   0.0175 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0444   0.1556   1.0500   0.0172   0.0184 &  24.6548 r
  data arrival time                                                                                                 24.6548

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.2154 &  32.9519 r
  clock reconvergence pessimism                                                                           0.0000    32.9519
  clock uncertainty                                                                                      -0.1000    32.8519
  library setup time                                                                    1.0000           -0.0834    32.7685
  data required time                                                                                                32.7685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7685
  data arrival time                                                                                                -24.6548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1556 
  total derate : arrival time                                                                            -0.0134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1690 

  slack (with derating applied) (MET)                                                                     8.1137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2827 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               3.9530                     2.2635 &  24.2635 r
  io_in[14] (net)                                        2   0.2320 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2635 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9861   3.9565   1.0500   0.3976   0.4982 &  24.7618 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2134   1.0500            0.1945 &  24.9563 r
  mprj/buf_i[206] (net)                                  2   0.0530 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2136   1.0500   0.0000   0.0042 &  24.9605 r
  data arrival time                                                                                                 24.9605

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5417 &  33.2781 r
  clock reconvergence pessimism                                                                           0.0000    33.2781
  clock uncertainty                                                                                      -0.1000    33.1782
  library setup time                                                                    1.0000           -0.0901    33.0880
  data required time                                                                                                33.0880
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0880
  data arrival time                                                                                                -24.9605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1727 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2059 

  slack (with derating applied) (MET)                                                                     8.1276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3335 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          4.4341                     2.4932 &  24.4932 r
  la_data_in[39] (net)                                   2   0.2600 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4932 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8057   4.4446   1.0500   1.1104   1.2936 &  25.7868 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1465   1.0500            0.1049 &  25.8917 r
  mprj/buf_i[167] (net)                                  2   0.0110 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0291   0.1465   1.0500   0.0118   0.0125 &  25.9043 r
  data arrival time                                                                                                 25.9043

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4879 &  34.2244 r
  clock reconvergence pessimism                                                                           0.0000    34.2244
  clock uncertainty                                                                                      -0.1000    34.1244
  library setup time                                                                    1.0000           -0.0898    34.0346
  data required time                                                                                                34.0346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0346
  data arrival time                                                                                                -25.9043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2225 
  total derate : arrival time                                                                            -0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2897 

  slack (with derating applied) (MET)                                                                     8.1303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4200 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           4.5278                     2.5501 &  24.5501 r
  la_data_in[4] (net)                                    2   0.2657 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5501 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9778   4.5382   1.0500   0.7658   0.9334 &  25.4835 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1396   1.0500            0.0917 &  25.5752 r
  mprj/buf_i[132] (net)                                  1   0.0070 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0383   0.1396   1.0500   0.0155   0.0164 &  25.5916 r
  data arrival time                                                                                                 25.5916

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1738 &  33.9103 r
  clock reconvergence pessimism                                                                           0.0000    33.9103
  clock uncertainty                                                                                      -0.1000    33.8103
  library setup time                                                                    1.0000           -0.0883    33.7220
  data required time                                                                                                33.7220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7220
  data arrival time                                                                                                -25.5916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2556 

  slack (with derating applied) (MET)                                                                     8.1304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3860 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           3.7433                     2.1133 &  24.1133 r
  wbs_dat_i[19] (net)                                    2   0.2177 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1133 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2685   3.7508   1.0500   0.1074   0.2176 &  24.3309 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1476   1.0500            0.1490 &  24.4799 r
  mprj/buf_i[19] (net)                                   2   0.0166 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0118   0.1476   1.0500   0.0045   0.0051 &  24.4849 r
  data arrival time                                                                                                 24.4849

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.0640 &  32.8005 r
  clock reconvergence pessimism                                                                           0.0000    32.8005
  clock uncertainty                                                                                      -0.1000    32.7005
  library setup time                                                                    1.0000           -0.0805    32.6200
  data required time                                                                                                32.6200
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6200
  data arrival time                                                                                                -24.4849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1653 

  slack (with derating applied) (MET)                                                                     8.1350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3003 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            4.2623                     2.3876 &  24.3876 r
  wbs_adr_i[7] (net)                                     2   0.2495 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3876 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4370   4.2739   1.0500   0.1714   0.3185 &  24.7061 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1471   1.0500            0.1164 &  24.8225 r
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1471   1.0500   0.0000   0.0002 &  24.8226 r
  data arrival time                                                                                                 24.8226

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4067 &  33.1432 r
  clock reconvergence pessimism                                                                           0.0000    33.1432
  clock uncertainty                                                                                      -0.1000    33.0432
  library setup time                                                                    1.0000           -0.0851    32.9581
  data required time                                                                                                32.9581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9581
  data arrival time                                                                                                -24.8226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1656 
  total derate : arrival time                                                                            -0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1863 

  slack (with derating applied) (MET)                                                                     8.1355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3218 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           4.2385                     2.3928 &  24.3928 r
  wbs_adr_i[25] (net)                                    2   0.2467 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3928 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2734   4.2479   1.0500   0.5146   0.6603 &  25.0531 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1305   1.0500            0.1004 &  25.1535 r
  mprj/buf_i[57] (net)                                   1   0.0043 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1305   1.0500   0.0000   0.0001 &  25.1536 r
  data arrival time                                                                                                 25.1536

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7481 &  33.4846 r
  clock reconvergence pessimism                                                                           0.0000    33.4846
  clock uncertainty                                                                                      -0.1000    33.3846
  library setup time                                                                    1.0000           -0.0847    33.2999
  data required time                                                                                                33.2999
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2999
  data arrival time                                                                                                -25.1536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1836 
  total derate : arrival time                                                                            -0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2198 

  slack (with derating applied) (MET)                                                                     8.1464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3662 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           4.3565                     2.4495 &  24.4495 r
  wbs_adr_i[30] (net)                                    2   0.2554 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4495 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7711   4.3668   1.0500   0.7165   0.8772 &  25.3268 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1355   1.0500            0.0982 &  25.4249 r
  mprj/buf_i[62] (net)                                   1   0.0060 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0161   0.1355   1.0500   0.0063   0.0067 &  25.4317 r
  data arrival time                                                                                                 25.4317

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0306 &  33.7671 r
  clock reconvergence pessimism                                                                           0.0000    33.7671
  clock uncertainty                                                                                      -0.1000    33.6671
  library setup time                                                                    1.0000           -0.0871    33.5800
  data required time                                                                                                33.5800
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5800
  data arrival time                                                                                                -25.4317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2452 

  slack (with derating applied) (MET)                                                                     8.1483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3935 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               6.0192                     3.3286 &  25.3286 r
  io_in[36] (net)                                        2   0.3519 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3286 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.0489   1.0500   0.0000   0.2762 &  25.6048 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2568   1.0500            0.1106 &  25.7154 r
  mprj/buf_i[228] (net)                                  2   0.0604 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0209   0.2572   1.0500   0.0080   0.0150 &  25.7304 r
  data arrival time                                                                                                 25.7304

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3629 &  34.0994 r
  clock reconvergence pessimism                                                                           0.0000    34.0994
  clock uncertainty                                                                                      -0.1000    33.9994
  library setup time                                                                    1.0000           -0.0958    33.9036
  data required time                                                                                                33.9036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9036
  data arrival time                                                                                                -25.7304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2159 
  total derate : arrival time                                                                            -0.0191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2351 

  slack (with derating applied) (MET)                                                                     8.1732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4082 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           4.1465                     2.3421 &  24.3421 r
  wbs_dat_i[23] (net)                                    2   0.2414 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3421 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2846   4.1552   1.0500   0.5201   0.6615 &  25.0036 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1335   1.0500            0.1096 &  25.1131 r
  mprj/buf_i[23] (net)                                   1   0.0065 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0098   0.1335   1.0500   0.0038   0.0040 &  25.1172 r
  data arrival time                                                                                                 25.1172

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7479 &  33.4844 r
  clock reconvergence pessimism                                                                           0.0000    33.4844
  clock uncertainty                                                                                      -0.1000    33.3844
  library setup time                                                                    1.0000           -0.0853    33.2990
  data required time                                                                                                33.2990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2990
  data arrival time                                                                                                -25.1172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1836 
  total derate : arrival time                                                                            -0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2205 

  slack (with derating applied) (MET)                                                                     8.1819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4023 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             3.7331                     2.1291 &  24.1291 r
  la_oenb[19] (net)                                      2   0.2185 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1291 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8495   3.7369   1.0500   1.1595   1.2947 &  25.4238 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1384   1.0500            0.1408 &  25.5646 r
  mprj/buf_i[83] (net)                                   2   0.0116 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0262   0.1384   1.0500   0.0104   0.0111 &  25.5756 r
  data arrival time                                                                                                 25.5756

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2392 &  33.9757 r
  clock reconvergence pessimism                                                                           0.0000    33.9757
  clock uncertainty                                                                                      -0.1000    33.8757
  library setup time                                                                    1.0000           -0.0882    33.7875
  data required time                                                                                                33.7875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7875
  data arrival time                                                                                                -25.5756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2094 
  total derate : arrival time                                                                            -0.0689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2783 

  slack (with derating applied) (MET)                                                                     8.2119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4902 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          4.3850                     2.4661 &  24.4661 r
  la_data_in[62] (net)                                   2   0.2572 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4661 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2669   4.3954   1.0500   0.5143   0.6719 &  25.1380 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2914   1.0500            0.2242 &  25.3622 r
  mprj/buf_i[190] (net)                                  2   0.0915 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2528   0.2919   1.0500   0.1039   0.1175 &  25.4797 r
  data arrival time                                                                                                 25.4797

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1732 &  33.9096 r
  clock reconvergence pessimism                                                                           0.0000    33.9096
  clock uncertainty                                                                                      -0.1000    33.8096
  library setup time                                                                    1.0000           -0.0972    33.7124
  data required time                                                                                                33.7124
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7124
  data arrival time                                                                                                -25.4797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (MET)                                                                     8.2327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4870 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          4.3724                     2.4613 &  24.4613 r
  la_data_in[44] (net)                                   2   0.2565 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4613 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0751   4.3822   1.0500   0.8466   1.0113 &  25.4727 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1915   1.0500            0.1522 &  25.6249 r
  mprj/buf_i[172] (net)                                  2   0.0380 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1246   0.1915   1.0500   0.0475   0.0507 &  25.6755 r
  data arrival time                                                                                                 25.6755

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4848 &  34.2213 r
  clock reconvergence pessimism                                                                           0.0000    34.2213
  clock uncertainty                                                                                      -0.1000    34.1213
  library setup time                                                                    1.0000           -0.0923    34.0290
  data required time                                                                                                34.0290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0290
  data arrival time                                                                                                -25.6755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2224 
  total derate : arrival time                                                                            -0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2802 

  slack (with derating applied) (MET)                                                                     8.3535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6336 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               4.1242                     2.3512 &  24.3512 r
  io_in[22] (net)                                        2   0.2415 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3512 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3714   4.1286   1.0500   0.8813   1.0132 &  25.3644 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1876   1.0500            0.1638 &  25.5282 r
  mprj/buf_i[214] (net)                                  2   0.0380 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0035   0.1876   1.0500   0.0013   0.0027 &  25.5310 r
  data arrival time                                                                                                 25.5310

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3642 &  34.1006 r
  clock reconvergence pessimism                                                                           0.0000    34.1006
  clock uncertainty                                                                                      -0.1000    34.0006
  library setup time                                                                    1.0000           -0.0921    33.9086
  data required time                                                                                                33.9086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9086
  data arrival time                                                                                                -25.5310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2160 
  total derate : arrival time                                                                            -0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2722 

  slack (with derating applied) (MET)                                                                     8.3776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6498 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             3.9562                     2.2617 &  24.2617 r
  la_oenb[10] (net)                                      2   0.2320 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2617 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0286   3.9598   1.0500   0.8129   0.9341 &  25.1958 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1532   1.0500            0.1416 &  25.3374 r
  mprj/buf_i[74] (net)                                   2   0.0183 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0063   0.1532   1.0500   0.0024   0.0028 &  25.3402 r
  data arrival time                                                                                                 25.3402

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1731 &  33.9096 r
  clock reconvergence pessimism                                                                           0.0000    33.9096
  clock uncertainty                                                                                      -0.1000    33.8096
  library setup time                                                                    1.0000           -0.0897    33.7199
  data required time                                                                                                33.7199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7199
  data arrival time                                                                                                -25.3402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2573 

  slack (with derating applied) (MET)                                                                     8.3797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6370 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           4.2023                     2.3739 &  24.3739 r
  wbs_adr_i[26] (net)                                    2   0.2447 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3739 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1152   4.2111   1.0500   0.4511   0.5903 &  24.9641 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1306   1.0500            0.1029 &  25.0670 r
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1306   1.0500   0.0000   0.0001 &  25.0671 r
  data arrival time                                                                                                 25.0671

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8967 &  33.6332 r
  clock reconvergence pessimism                                                                           0.0000    33.6332
  clock uncertainty                                                                                      -0.1000    33.5332
  library setup time                                                                    1.0000           -0.0855    33.4477
  data required time                                                                                                33.4477
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4477
  data arrival time                                                                                                -25.0671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1914 
  total derate : arrival time                                                                            -0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2244 

  slack (with derating applied) (MET)                                                                     8.3806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6051 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               4.9172                     2.7510 &  24.7510 r
  io_in[30] (net)                                        2   0.2881 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.7510 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2279   4.9318   1.0500   0.5013   0.6910 &  25.4420 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2011   1.0500            0.1287 &  25.5707 r
  mprj/buf_i[222] (net)                                  2   0.0394 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0211   0.2011   1.0500   0.0083   0.0099 &  25.5806 r
  data arrival time                                                                                                 25.5806

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4262 &  34.1627 r
  clock reconvergence pessimism                                                                           0.0000    34.1627
  clock uncertainty                                                                                      -0.1000    34.0627
  library setup time                                                                    1.0000           -0.0927    33.9700
  data required time                                                                                                33.9700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9700
  data arrival time                                                                                                -25.5806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2193 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2588 

  slack (with derating applied) (MET)                                                                     8.3894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6482 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            3.9509                     2.2215 &  24.2215 r
  wbs_adr_i[9] (net)                                     2   0.2315 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2215 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2470   3.9598   1.0500   0.0932   0.2169 &  24.4384 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1388   1.0500            0.1273 &  24.5657 r
  mprj/buf_i[41] (net)                                   2   0.0104 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1388   1.0500   0.0000   0.0001 &  24.5659 r
  data arrival time                                                                                                 24.5659

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.4067 &  33.1432 r
  clock reconvergence pessimism                                                                           0.0000    33.1432
  clock uncertainty                                                                                      -0.1000    33.0432
  library setup time                                                                    1.0000           -0.0839    32.9593
  data required time                                                                                                32.9593
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9593
  data arrival time                                                                                                -24.5659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1656 
  total derate : arrival time                                                                            -0.0164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1820 

  slack (with derating applied) (MET)                                                                     8.3935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5755 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           4.0821                     2.3031 &  24.3031 r
  wbs_adr_i[29] (net)                                    2   0.2375 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3031 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0659   4.0909   1.0500   0.4344   0.5713 &  24.8744 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1286   1.0500            0.1085 &  24.9829 r
  mprj/buf_i[61] (net)                                   1   0.0045 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1286   1.0500   0.0000   0.0001 &  24.9829 r
  data arrival time                                                                                                 24.9829

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8518 &  33.5883 r
  clock reconvergence pessimism                                                                           0.0000    33.5883
  clock uncertainty                                                                                      -0.1000    33.4883
  library setup time                                                                    1.0000           -0.0849    33.4034
  data required time                                                                                                33.4034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4034
  data arrival time                                                                                                -24.9829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1890 
  total derate : arrival time                                                                            -0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2214 

  slack (with derating applied) (MET)                                                                     8.4205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6419 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          3.7882                     2.1648 &  24.1648 r
  la_data_in[18] (net)                                   2   0.2220 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1648 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2632   3.7918   1.0500   0.8799   1.0008 &  25.1656 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1343   1.0500            0.1332 &  25.2988 r
  mprj/buf_i[146] (net)                                  2   0.0092 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0052   0.1343   1.0500   0.0020   0.0022 &  25.3010 r
  data arrival time                                                                                                 25.3010

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1723 &  33.9088 r
  clock reconvergence pessimism                                                                           0.0000    33.9088
  clock uncertainty                                                                                      -0.1000    33.8088
  library setup time                                                                    1.0000           -0.0871    33.7217
  data required time                                                                                                33.7217
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7217
  data arrival time                                                                                                -25.3010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2600 

  slack (with derating applied) (MET)                                                                     8.4207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6807 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             4.2729                     2.4007 &  24.4007 r
  la_oenb[62] (net)                                      2   0.2504 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4007 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1037   4.2832   1.0500   0.4500   0.6024 &  25.0031 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2634   1.0500            0.2112 &  25.2144 r
  mprj/buf_i[126] (net)                                  2   0.0771 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1112   0.2639   1.0500   0.0446   0.0546 &  25.2690 r
  data arrival time                                                                                                 25.2690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1632 &  33.8997 r
  clock reconvergence pessimism                                                                           0.0000    33.8997
  clock uncertainty                                                                                      -0.1000    33.7997
  library setup time                                                                    1.0000           -0.0957    33.7040
  data required time                                                                                                33.7040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7040
  data arrival time                                                                                                -25.2690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2054 
  total derate : arrival time                                                                            -0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2468 

  slack (with derating applied) (MET)                                                                     8.4351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6818 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               3.5980                     2.0477 &  24.0477 r
  io_in[13] (net)                                        2   0.2103 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0477 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7484   3.6026   1.0500   0.3033   0.3983 &  24.4460 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1957   1.0500            0.1992 &  24.6452 r
  mprj/buf_i[205] (net)                                  2   0.0455 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1958   1.0500   0.0000   0.0033 &  24.6485 r
  data arrival time                                                                                                 24.6485

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5436 &  33.2801 r
  clock reconvergence pessimism                                                                           0.0000    33.2801
  clock uncertainty                                                                                      -0.1000    33.1801
  library setup time                                                                    1.0000           -0.0891    33.0910
  data required time                                                                                                33.0910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0910
  data arrival time                                                                                                -24.6485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1728 
  total derate : arrival time                                                                            -0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2014 

  slack (with derating applied) (MET)                                                                     8.4425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6439 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          4.1369                     2.3260 &  24.3260 r
  la_data_in[63] (net)                                   2   0.2424 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3260 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8899   4.1465   1.0500   0.3617   0.5039 &  24.8299 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3055   1.0500            0.2458 &  25.0757 r
  mprj/buf_i[191] (net)                                  2   0.1003 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2944   0.3063   1.0500   0.1250   0.1416 &  25.2174 r
  data arrival time                                                                                                 25.2174

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1632 &  33.8997 r
  clock reconvergence pessimism                                                                           0.0000    33.8997
  clock uncertainty                                                                                      -0.1000    33.7997
  library setup time                                                                    1.0000           -0.0980    33.7018
  data required time                                                                                                33.7018
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7018
  data arrival time                                                                                                -25.2174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2054 
  total derate : arrival time                                                                            -0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2479 

  slack (with derating applied) (MET)                                                                     8.4844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7323 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           4.1729                     2.3452 &  24.3452 r
  wbs_dat_i[27] (net)                                    2   0.2445 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3452 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6742   4.1823   1.0500   0.2739   0.4086 &  24.7538 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   1.0500            0.1211 &  24.8749 r
  mprj/buf_i[27] (net)                                   2   0.0126 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1462   1.0500   0.0000   0.0002 &  24.8751 r
  data arrival time                                                                                                 24.8751

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8319 &  33.5683 r
  clock reconvergence pessimism                                                                           0.0000    33.5683
  clock uncertainty                                                                                      -0.1000    33.4683
  library setup time                                                                    1.0000           -0.0882    33.3801
  data required time                                                                                                33.3801
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3801
  data arrival time                                                                                                -24.8751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1880 
  total derate : arrival time                                                                            -0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2132 

  slack (with derating applied) (MET)                                                                     8.5050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7183 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            3.8934                     2.1956 &  24.1956 r
  wbs_dat_i[9] (net)                                     2   0.2264 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.1956 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   3.9019   1.0500   0.0000   0.1164 &  24.3121 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1405   1.0500            0.1327 &  24.4448 r
  mprj/buf_i[9] (net)                                    2   0.0116 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0207   0.1405   1.0500   0.0083   0.0088 &  24.4536 r
  data arrival time                                                                                                 24.4536

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1104   0.9500   0.0000   0.4066 &  33.1431 r
  clock reconvergence pessimism                                                                           0.0000    33.1431
  clock uncertainty                                                                                      -0.1000    33.0431
  library setup time                                                                    1.0000           -0.0842    32.9588
  data required time                                                                                                32.9588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9588
  data arrival time                                                                                                -24.4536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1656 
  total derate : arrival time                                                                            -0.0123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1779 

  slack (with derating applied) (MET)                                                                     8.5052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6831 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             4.5617                     2.5656 &  24.5656 r
  la_oenb[42] (net)                                      2   0.2676 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5656 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4596   4.5720   1.0500   0.5963   0.7575 &  25.3231 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1763   1.0500            0.1264 &  25.4494 r
  mprj/buf_i[106] (net)                                  2   0.0273 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0664   0.1763   1.0500   0.0261   0.0280 &  25.4774 r
  data arrival time                                                                                                 25.4774

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4809 &  34.2174 r
  clock reconvergence pessimism                                                                           0.0000    34.2174
  clock uncertainty                                                                                      -0.1000    34.1174
  library setup time                                                                    1.0000           -0.0914    34.0259
  data required time                                                                                                34.0259
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0259
  data arrival time                                                                                                -25.4774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2222 
  total derate : arrival time                                                                            -0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2656 

  slack (with derating applied) (MET)                                                                     8.5486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8141 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              3.9766                     2.2495 &  24.2495 r
  la_oenb[5] (net)                                       2   0.2317 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2495 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1072   3.9841   1.0500   0.4501   0.5788 &  24.8283 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1322   1.0500            0.1189 &  24.9472 r
  mprj/buf_i[69] (net)                                   1   0.0069 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0039   0.1322   1.0500   0.0015   0.0016 &  24.9488 r
  data arrival time                                                                                                 24.9488

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.9480 &  33.6845 r
  clock reconvergence pessimism                                                                           0.0000    33.6845
  clock uncertainty                                                                                      -0.1000    33.5845
  library setup time                                                                    1.0000           -0.0861    33.4984
  data required time                                                                                                33.4984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4984
  data arrival time                                                                                                -24.9488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1941 
  total derate : arrival time                                                                            -0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2274 

  slack (with derating applied) (MET)                                                                     8.5496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7770 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          4.2810                     2.4053 &  24.4053 r
  la_data_in[60] (net)                                   2   0.2509 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4053 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8447   4.2913   1.0500   0.3423   0.4885 &  24.8938 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2687   1.0500            0.2149 &  25.1087 r
  mprj/buf_i[188] (net)                                  2   0.0802 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1869   0.2691   1.0500   0.0758   0.0864 &  25.1951 r
  data arrival time                                                                                                 25.1951

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.2127 &  33.9492 r
  clock reconvergence pessimism                                                                           0.0000    33.9492
  clock uncertainty                                                                                      -0.1000    33.8492
  library setup time                                                                    1.0000           -0.0961    33.7531
  data required time                                                                                                33.7531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7531
  data arrival time                                                                                                -25.1951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5580

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2080 
  total derate : arrival time                                                                            -0.0376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2456 

  slack (with derating applied) (MET)                                                                     8.5580 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8037 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          4.3443                     2.4679 &  24.4679 r
  la_data_in[30] (net)                                   2   0.2539 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4679 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8867   4.3515   1.0500   0.7379   0.8841 &  25.3520 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1436   1.0500            0.1078 &  25.4597 r
  mprj/buf_i[158] (net)                                  2   0.0102 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0172   0.1436   1.0500   0.0068   0.0073 &  25.4670 r
  data arrival time                                                                                                 25.4670

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4842 &  34.2207 r
  clock reconvergence pessimism                                                                           0.0000    34.2207
  clock uncertainty                                                                                      -0.1000    34.1207
  library setup time                                                                    1.0000           -0.0896    34.0311
  data required time                                                                                                34.0311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0311
  data arrival time                                                                                                -25.4670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2223 
  total derate : arrival time                                                                            -0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2699 

  slack (with derating applied) (MET)                                                                     8.5641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8340 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           4.1500                     2.3426 &  24.3426 r
  wbs_adr_i[27] (net)                                    2   0.2415 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3426 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5396   4.1589   1.0500   0.2195   0.3481 &  24.6907 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1290   1.0500            0.1045 &  24.7952 r
  mprj/buf_i[59] (net)                                   1   0.0042 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1290   1.0500   0.0000   0.0000 &  24.7952 r
  data arrival time                                                                                                 24.7952

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8149 &  33.5514 r
  clock reconvergence pessimism                                                                           0.0000    33.5514
  clock uncertainty                                                                                      -0.1000    33.4514
  library setup time                                                                    1.0000           -0.0848    33.3666
  data required time                                                                                                33.3666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3666
  data arrival time                                                                                                -24.7952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1871 
  total derate : arrival time                                                                            -0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2087 

  slack (with derating applied) (MET)                                                                     8.5714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7800 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          3.4123                     1.9419 &  23.9419 r
  la_data_in[20] (net)                                   2   0.1993 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9419 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6210   3.4160   1.0500   1.0689   1.1925 &  25.1344 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1459   1.0500            0.1677 &  25.3021 r
  mprj/buf_i[148] (net)                                  2   0.0182 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0505   0.1459   1.0500   0.0203   0.0216 &  25.3237 r
  data arrival time                                                                                                 25.3237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3489 &  34.0854 r
  clock reconvergence pessimism                                                                           0.0000    34.0854
  clock uncertainty                                                                                      -0.1000    33.9854
  library setup time                                                                    1.0000           -0.0898    33.8957
  data required time                                                                                                33.8957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8957
  data arrival time                                                                                                -25.3237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2152 
  total derate : arrival time                                                                            -0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2810 

  slack (with derating applied) (MET)                                                                     8.5720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8530 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               4.6252                     2.5946 &  24.5946 r
  io_in[29] (net)                                        2   0.2711 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5946 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1671   4.6369   1.0500   0.4729   0.6395 &  25.2341 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1922   1.0500            0.1378 &  25.3718 r
  mprj/buf_i[221] (net)                                  2   0.0365 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0207   0.1922   1.0500   0.0081   0.0097 &  25.3815 r
  data arrival time                                                                                                 25.3815

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4191 &  34.1555 r
  clock reconvergence pessimism                                                                           0.0000    34.1555
  clock uncertainty                                                                                      -0.1000    34.0555
  library setup time                                                                    1.0000           -0.0922    33.9633
  data required time                                                                                                33.9633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9633
  data arrival time                                                                                                -25.3815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2189 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2564 

  slack (with derating applied) (MET)                                                                     8.5819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8382 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             4.2369                     2.3812 &  24.3812 r
  la_oenb[63] (net)                                      2   0.2483 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3812 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5885   4.2471   1.0500   0.2384   0.3789 &  24.7601 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2582   1.0500            0.2094 &  24.9695 r
  mprj/buf_i[127] (net)                                  2   0.0744 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1066   0.2589   1.0500   0.0411   0.0514 &  25.0209 r
  data arrival time                                                                                                 25.0209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0817 &  33.8182 r
  clock reconvergence pessimism                                                                           0.0000    33.8182
  clock uncertainty                                                                                      -0.1000    33.7182
  library setup time                                                                    1.0000           -0.0954    33.6229
  data required time                                                                                                33.6229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6229
  data arrival time                                                                                                -25.0209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2011 
  total derate : arrival time                                                                            -0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2316 

  slack (with derating applied) (MET)                                                                     8.6020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8336 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          4.2527                     2.4007 &  24.4007 r
  la_data_in[47] (net)                                   2   0.2476 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4007 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5038   4.2620   1.0500   0.6062   0.7569 &  25.1577 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2128   1.0500            0.1795 &  25.3372 r
  mprj/buf_i[175] (net)                                  2   0.0521 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2284   0.2128   1.0500   0.1008   0.1071 &  25.4443 r
  data arrival time                                                                                                 25.4443

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5041 &  34.2406 r
  clock reconvergence pessimism                                                                           0.0000    34.2406
  clock uncertainty                                                                                      -0.1000    34.1406
  library setup time                                                                    1.0000           -0.0934    34.0472
  data required time                                                                                                34.0472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0472
  data arrival time                                                                                                -25.4443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2234 
  total derate : arrival time                                                                            -0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2731 

  slack (with derating applied) (MET)                                                                     8.6029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8760 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           3.9102                     2.2103 &  24.2103 r
  wbs_dat_i[26] (net)                                    2   0.2277 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2103 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8533   3.9178   1.0500   0.3470   0.4701 &  24.6804 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1255   1.0500            0.1163 &  24.7966 r
  mprj/buf_i[26] (net)                                   1   0.0041 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1255   1.0500   0.0000   0.0001 &  24.7967 r
  data arrival time                                                                                                 24.7967

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8493 &  33.5858 r
  clock reconvergence pessimism                                                                           0.0000    33.5858
  clock uncertainty                                                                                      -0.1000    33.4858
  library setup time                                                                    1.0000           -0.0842    33.4016
  data required time                                                                                                33.4016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4016
  data arrival time                                                                                                -24.7967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1889 
  total derate : arrival time                                                                            -0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2168 

  slack (with derating applied) (MET)                                                                     8.6049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8218 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          3.4964                     1.9910 &  23.9910 r
  la_data_in[16] (net)                                   2   0.2043 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9910 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4196   3.5001   1.0500   0.9868   1.1086 &  25.0997 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1423   1.0500            0.1593 &  25.2590 r
  mprj/buf_i[144] (net)                                  2   0.0154 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1423   1.0500   0.0000   0.0002 &  25.2592 r
  data arrival time                                                                                                 25.2592

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3504 &  34.0869 r
  clock reconvergence pessimism                                                                           0.0000    34.0869
  clock uncertainty                                                                                      -0.1000    33.9869
  library setup time                                                                    1.0000           -0.0893    33.8975
  data required time                                                                                                33.8975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8975
  data arrival time                                                                                                -25.2592
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2757 

  slack (with derating applied) (MET)                                                                     8.6383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9140 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           4.0058                     2.2628 &  24.2628 r
  la_data_in[2] (net)                                    2   0.2332 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2628 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3229   4.0138   1.0500   0.5345   0.6684 &  24.9312 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1393   1.0500            0.1245 &  25.0557 r
  mprj/buf_i[130] (net)                                  2   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1393   1.0500   0.0000   0.0001 &  25.0559 r
  data arrival time                                                                                                 25.0559

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1740 &  33.9105 r
  clock reconvergence pessimism                                                                           0.0000    33.9105
  clock uncertainty                                                                                      -0.1000    33.8105
  library setup time                                                                    1.0000           -0.0882    33.7223
  data required time                                                                                                33.7223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7223
  data arrival time                                                                                                -25.0559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2438 

  slack (with derating applied) (MET)                                                                     8.6664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9102 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               4.3299                     2.4590 &  24.4590 r
  io_in[27] (net)                                        2   0.2530 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4590 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3013   4.3364   1.0500   0.5188   0.6486 &  25.1076 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1972   1.0500            0.1605 &  25.2681 r
  mprj/buf_i[219] (net)                                  2   0.0421 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0110   0.1972   1.0500   0.0044   0.0059 &  25.2741 r
  data arrival time                                                                                                 25.2741

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4102 &  34.1467 r
  clock reconvergence pessimism                                                                           0.0000    34.1467
  clock uncertainty                                                                                      -0.1000    34.0467
  library setup time                                                                    1.0000           -0.0925    33.9543
  data required time                                                                                                33.9543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9543
  data arrival time                                                                                                -25.2741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2184 
  total derate : arrival time                                                                            -0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2572 

  slack (with derating applied) (MET)                                                                     8.6802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9374 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          4.2491                     2.3893 &  24.3893 r
  la_data_in[45] (net)                                   2   0.2491 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3893 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4833   4.2587   1.0500   0.5808   0.7316 &  25.1208 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2038   1.0500            0.1713 &  25.2921 r
  mprj/buf_i[173] (net)                                  2   0.0467 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1677   0.2038   1.0500   0.0684   0.0732 &  25.3653 r
  data arrival time                                                                                                 25.3653

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5046 &  34.2411 r
  clock reconvergence pessimism                                                                           0.0000    34.2411
  clock uncertainty                                                                                      -0.1000    34.1411
  library setup time                                                                    1.0000           -0.0929    34.0482
  data required time                                                                                                34.0482
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0482
  data arrival time                                                                                                -25.3653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2234 
  total derate : arrival time                                                                            -0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2699 

  slack (with derating applied) (MET)                                                                     8.6829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9528 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           4.0004                     2.2477 &  24.2477 r
  wbs_dat_i[12] (net)                                    2   0.2343 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2477 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2747   4.0097   1.0500   0.1089   0.2346 &  24.4823 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1357   1.0500            0.1210 &  24.6033 r
  mprj/buf_i[12] (net)                                   1   0.0085 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0071   0.1357   1.0500   0.0027   0.0029 &  24.6063 r
  data arrival time                                                                                                 24.6063

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7446 &  33.4811 r
  clock reconvergence pessimism                                                                           0.0000    33.4811
  clock uncertainty                                                                                      -0.1000    33.3811
  library setup time                                                                    1.0000           -0.0858    33.2952
  data required time                                                                                                33.2952
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2952
  data arrival time                                                                                                -24.6063
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1834 
  total derate : arrival time                                                                            -0.0171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2005 

  slack (with derating applied) (MET)                                                                     8.6890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8895 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             4.1776                     2.3725 &  24.3725 r
  la_oenb[57] (net)                                      2   0.2440 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3725 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8422   4.1839   1.0500   0.3416   0.4684 &  24.8408 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2293   1.0500            0.1948 &  25.0356 r
  mprj/buf_i[121] (net)                                  2   0.0600 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0940   0.2296   1.0500   0.0364   0.0434 &  25.0790 r
  data arrival time                                                                                                 25.0790

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.2374 &  33.9738 r
  clock reconvergence pessimism                                                                           0.0000    33.9738
  clock uncertainty                                                                                      -0.1000    33.8738
  library setup time                                                                    1.0000           -0.0940    33.7798
  data required time                                                                                                33.7798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7798
  data arrival time                                                                                                -25.0790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2093 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2430 

  slack (with derating applied) (MET)                                                                     8.7008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9438 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          4.2061                     2.3643 &  24.3643 r
  la_data_in[55] (net)                                   2   0.2465 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3643 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1342   4.2160   1.0500   0.4617   0.6091 &  24.9734 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2159   1.0500            0.1817 &  25.1551 r
  mprj/buf_i[183] (net)                                  2   0.0523 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0199   0.2160   1.0500   0.0077   0.0119 &  25.1670 r
  data arrival time                                                                                                 25.1670

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3284 &  34.0649 r
  clock reconvergence pessimism                                                                           0.0000    34.0649
  clock uncertainty                                                                                      -0.1000    33.9649
  library setup time                                                                    1.0000           -0.0935    33.8713
  data required time                                                                                                33.8713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8713
  data arrival time                                                                                                -25.1670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2141 
  total derate : arrival time                                                                            -0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2524 

  slack (with derating applied) (MET)                                                                     8.7043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9567 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          4.2260                     2.3767 &  24.3767 r
  la_data_in[36] (net)                                   2   0.2477 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3767 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7096   4.2358   1.0500   0.6844   0.8382 &  25.2149 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1381   1.0500            0.1093 &  25.3242 r
  mprj/buf_i[164] (net)                                  1   0.0082 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0203   0.1381   1.0500   0.0081   0.0086 &  25.3328 r
  data arrival time                                                                                                 25.3328

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4898 &  34.2263 r
  clock reconvergence pessimism                                                                           0.0000    34.2263
  clock uncertainty                                                                                      -0.1000    34.1263
  library setup time                                                                    1.0000           -0.0884    34.0378
  data required time                                                                                                34.0378
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0378
  data arrival time                                                                                                -25.3328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2226 
  total derate : arrival time                                                                            -0.0455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2681 

  slack (with derating applied) (MET)                                                                     8.7051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9732 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               3.7349                     2.1336 &  24.1336 r
  io_in[16] (net)                                        2   0.2188 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1336 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1905   3.7381   1.0500   0.4698   0.5660 &  24.6996 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1951   1.0500            0.1911 &  24.8907 r
  mprj/buf_i[208] (net)                                  2   0.0443 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1953   1.0500   0.0000   0.0032 &  24.8940 r
  data arrival time                                                                                                 24.8940

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.0818 &  33.8183 r
  clock reconvergence pessimism                                                                           0.0000    33.8183
  clock uncertainty                                                                                      -0.1000    33.7183
  library setup time                                                                    1.0000           -0.0919    33.6264
  data required time                                                                                                33.6264
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6264
  data arrival time                                                                                                -24.8940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2011 
  total derate : arrival time                                                                            -0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2374 

  slack (with derating applied) (MET)                                                                     8.7324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9698 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           3.8757                     2.1917 &  24.1917 r
  wbs_adr_i[31] (net)                                    2   0.2257 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1917 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8867   3.8830   1.0500   0.3611   0.4819 &  24.6736 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1447   1.0500            0.1383 &  24.8119 r
  mprj/buf_i[63] (net)                                   2   0.0138 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0370   0.1447   1.0500   0.0151   0.0160 &  24.8279 r
  data arrival time                                                                                                 24.8279

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0132 &  33.7497 r
  clock reconvergence pessimism                                                                           0.0000    33.7497
  clock uncertainty                                                                                      -0.1000    33.6497
  library setup time                                                                    1.0000           -0.0890    33.5608
  data required time                                                                                                33.5608
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5608
  data arrival time                                                                                                -24.8279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1975 
  total derate : arrival time                                                                            -0.0303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2278 

  slack (with derating applied) (MET)                                                                     8.7329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9607 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          4.2381                     2.3938 &  24.3938 r
  la_data_in[42] (net)                                   2   0.2468 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3938 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4167   4.2471   1.0500   0.5697   0.7152 &  25.1090 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1581   1.0500            0.1287 &  25.2377 r
  mprj/buf_i[170] (net)                                  2   0.0189 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0872   0.1581   1.0500   0.0356   0.0376 &  25.2753 r
  data arrival time                                                                                                 25.2753

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4796 &  34.2161 r
  clock reconvergence pessimism                                                                           0.0000    34.2161
  clock uncertainty                                                                                      -0.1000    34.1161
  library setup time                                                                    1.0000           -0.0905    34.0256
  data required time                                                                                                34.0256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0256
  data arrival time                                                                                                -25.2753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2221 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2641 

  slack (with derating applied) (MET)                                                                     8.7503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0144 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          4.2366                     2.3927 &  24.3927 r
  la_data_in[58] (net)                                   2   0.2467 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3927 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6177   4.2458   1.0500   0.2507   0.3868 &  24.7795 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2352   1.0500            0.1956 &  24.9751 r
  mprj/buf_i[186] (net)                                  2   0.0630 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1059   0.2355   1.0500   0.0397   0.0470 &  25.0222 r
  data arrival time                                                                                                 25.0222

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.2338 &  33.9703 r
  clock reconvergence pessimism                                                                           0.0000    33.9703
  clock uncertainty                                                                                      -0.1000    33.8703
  library setup time                                                                    1.0000           -0.0943    33.7760
  data required time                                                                                                33.7760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7760
  data arrival time                                                                                                -25.0222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2091 
  total derate : arrival time                                                                            -0.0300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (MET)                                                                     8.7538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9929 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          4.3285                     2.4493 &  24.4493 r
  la_data_in[38] (net)                                   2   0.2523 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4493 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3827   4.3362   1.0500   0.5651   0.7069 &  25.1562 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1447   1.0500            0.1099 &  25.2661 r
  mprj/buf_i[166] (net)                                  2   0.0108 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0204   0.1447   1.0500   0.0081   0.0087 &  25.2748 r
  data arrival time                                                                                                 25.2748

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4836 &  34.2201 r
  clock reconvergence pessimism                                                                           0.0000    34.2201
  clock uncertainty                                                                                      -0.1000    34.1201
  library setup time                                                                    1.0000           -0.0897    34.0304
  data required time                                                                                                34.0304
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0304
  data arrival time                                                                                                -25.2748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2223 
  total derate : arrival time                                                                            -0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2616 

  slack (with derating applied) (MET)                                                                     8.7556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0172 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             4.2264                     2.3773 &  24.3773 r
  la_oenb[49] (net)                                      2   0.2478 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3773 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3296   4.2361   1.0500   0.5301   0.6792 &  25.0565 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1868   1.0500            0.1566 &  25.2131 r
  mprj/buf_i[113] (net)                                  2   0.0366 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0664   0.1868   1.0500   0.0251   0.0274 &  25.2405 r
  data arrival time                                                                                                 25.2405

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4783 &  34.2148 r
  clock reconvergence pessimism                                                                           0.0000    34.2148
  clock uncertainty                                                                                      -0.1000    34.1148
  library setup time                                                                    1.0000           -0.0920    34.0228
  data required time                                                                                                34.0228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0228
  data arrival time                                                                                                -25.2405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2220 
  total derate : arrival time                                                                            -0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2631 

  slack (with derating applied) (MET)                                                                     8.7823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0454 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              3.7448                     2.1334 &  24.1334 r
  la_oenb[6] (net)                                       2   0.2190 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1334 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3611   3.7492   1.0500   0.5279   0.6387 &  24.7721 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1263   1.0500            0.1278 &  24.8998 r
  mprj/buf_i[70] (net)                                   1   0.0056 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1263   1.0500   0.0000   0.0001 &  24.8999 r
  data arrival time                                                                                                 24.8999

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1325 &  33.8690 r
  clock reconvergence pessimism                                                                           0.0000    33.8690
  clock uncertainty                                                                                      -0.1000    33.7690
  library setup time                                                                    1.0000           -0.0852    33.6838
  data required time                                                                                                33.6838
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6838
  data arrival time                                                                                                -24.8999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2038 
  total derate : arrival time                                                                            -0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2403 

  slack (with derating applied) (MET)                                                                     8.7839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0243 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          4.1426                     2.3384 &  24.3384 r
  la_data_in[52] (net)                                   2   0.2411 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3384 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2787   4.1516   1.0500   0.5178   0.6624 &  25.0008 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2150   1.0500            0.1853 &  25.1861 r
  mprj/buf_i[180] (net)                                  2   0.0526 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1073   0.2151   1.0500   0.0434   0.0485 &  25.2345 r
  data arrival time                                                                                                 25.2345

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5074 &  34.2439 r
  clock reconvergence pessimism                                                                           0.0000    34.2439
  clock uncertainty                                                                                      -0.1000    34.1439
  library setup time                                                                    1.0000           -0.0935    34.0504
  data required time                                                                                                34.0504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0504
  data arrival time                                                                                                -25.2345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2662 

  slack (with derating applied) (MET)                                                                     8.8159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0821 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           3.8558                     2.1806 &  24.1806 r
  wbs_dat_i[30] (net)                                    2   0.2246 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1806 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7997   3.8629   1.0500   0.3246   0.4429 &  24.6235 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1393   1.0500            0.1339 &  24.7574 r
  mprj/buf_i[30] (net)                                   2   0.0113 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0093   0.1393   1.0500   0.0035   0.0039 &  24.7613 r
  data arrival time                                                                                                 24.7613

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.0300 &  33.7665 r
  clock reconvergence pessimism                                                                           0.0000    33.7665
  clock uncertainty                                                                                      -0.1000    33.6665
  library setup time                                                                    1.0000           -0.0880    33.5785
  data required time                                                                                                33.5785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5785
  data arrival time                                                                                                -24.7613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2261 

  slack (with derating applied) (MET)                                                                     8.8172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0433 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           3.9910                     2.2749 &  24.2749 r
  la_data_in[9] (net)                                    2   0.2336 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2749 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3482   3.9956   1.0500   0.5502   0.6662 &  24.9410 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1480   1.0500            0.1346 &  25.0756 r
  mprj/buf_i[137] (net)                                  2   0.0148 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1480   1.0500   0.0000   0.0002 &  25.0758 r
  data arrival time                                                                                                 25.0758

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3504 &  34.0869 r
  clock reconvergence pessimism                                                                           0.0000    34.0869
  clock uncertainty                                                                                      -0.1000    33.9869
  library setup time                                                                    1.0000           -0.0899    33.8970
  data required time                                                                                                33.8970
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8970
  data arrival time                                                                                                -25.0758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2534 

  slack (with derating applied) (MET)                                                                     8.8212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0746 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          4.1638                     2.3500 &  24.3500 r
  la_data_in[49] (net)                                   2   0.2423 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3500 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2771   4.1728   1.0500   0.5173   0.6615 &  25.0115 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1887   1.0500            0.1622 &  25.1737 r
  mprj/buf_i[177] (net)                                  2   0.0382 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1121   0.1888   1.0500   0.0454   0.0487 &  25.2223 r
  data arrival time                                                                                                 25.2223

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5066 &  34.2431 r
  clock reconvergence pessimism                                                                           0.0000    34.2431
  clock uncertainty                                                                                      -0.1000    34.1431
  library setup time                                                                    1.0000           -0.0921    34.0510
  data required time                                                                                                34.0510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0510
  data arrival time                                                                                                -25.2223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2650 

  slack (with derating applied) (MET)                                                                     8.8287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0937 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           3.7611                     2.1231 &  24.1231 r
  wbs_dat_i[18] (net)                                    2   0.2188 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1231 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1711   3.7687   1.0500   0.0656   0.1752 &  24.2983 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1431   1.0500            0.1436 &  24.4419 r
  mprj/buf_i[18] (net)                                   2   0.0137 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0386   0.1431   1.0500   0.0156   0.0165 &  24.4584 r
  data arrival time                                                                                                 24.4584

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.7461 &  33.4826 r
  clock reconvergence pessimism                                                                           0.0000    33.4826
  clock uncertainty                                                                                      -0.1000    33.3826
  library setup time                                                                    1.0000           -0.0874    33.2952
  data required time                                                                                                33.2952
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2952
  data arrival time                                                                                                -24.4584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1994 

  slack (with derating applied) (MET)                                                                     8.8368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0363 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          4.3445                     2.4445 &  24.4445 r
  la_data_in[53] (net)                                   2   0.2548 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4445 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0708   4.3545   1.0500   0.4320   0.5783 &  25.0227 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2101   1.0500            0.1684 &  25.1911 r
  mprj/buf_i[181] (net)                                  2   0.0478 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0306   0.2103   1.0500   0.0123   0.0163 &  25.2074 r
  data arrival time                                                                                                 25.2074

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5057 &  34.2422 r
  clock reconvergence pessimism                                                                           0.0000    34.2422
  clock uncertainty                                                                                      -0.1000    34.1422
  library setup time                                                                    1.0000           -0.0933    34.0489
  data required time                                                                                                34.0489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0489
  data arrival time                                                                                                -25.2074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2598 

  slack (with derating applied) (MET)                                                                     8.8416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1013 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          4.1507                     2.3428 &  24.3428 r
  la_data_in[41] (net)                                   2   0.2416 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3428 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4179   4.1597   1.0500   0.5722   0.7163 &  25.0591 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1410   1.0500            0.1171 &  25.1762 r
  mprj/buf_i[169] (net)                                  2   0.0102 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0160   0.1410   1.0500   0.0063   0.0068 &  25.1829 r
  data arrival time                                                                                                 25.1829

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4796 &  34.2161 r
  clock reconvergence pessimism                                                                           0.0000    34.2161
  clock uncertainty                                                                                      -0.1000    34.1161
  library setup time                                                                    1.0000           -0.0891    34.0271
  data required time                                                                                                34.0271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0271
  data arrival time                                                                                                -25.1829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2221 
  total derate : arrival time                                                                            -0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2621 

  slack (with derating applied) (MET)                                                                     8.8441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1062 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          4.0980                     2.3203 &  24.3203 r
  la_data_in[32] (net)                                   2   0.2389 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3203 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4929   4.1057   1.0500   0.5945   0.7310 &  25.0514 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1298   1.0500            0.1088 &  25.1602 r
  mprj/buf_i[160] (net)                                  1   0.0050 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1298   1.0500   0.0000   0.0001 &  25.1602 r
  data arrival time                                                                                                 25.1602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4917 &  34.2282 r
  clock reconvergence pessimism                                                                           0.0000    34.2282
  clock uncertainty                                                                                      -0.1000    34.1282
  library setup time                                                                    1.0000           -0.0866    34.0416
  data required time                                                                                                34.0416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0416
  data arrival time                                                                                                -25.1602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2227 
  total derate : arrival time                                                                            -0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2627 

  slack (with derating applied) (MET)                                                                     8.8814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1441 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               4.0640                     2.3068 &  24.3068 r
  io_in[23] (net)                                        2   0.2373 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3068 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9861   4.0699   1.0500   0.4022   0.5231 &  24.8299 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1892   1.0500            0.1687 &  24.9986 r
  mprj/buf_i[215] (net)                                  2   0.0394 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1892   1.0500   0.0000   0.0013 &  24.9999 r
  data arrival time                                                                                                 24.9999

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3645 &  34.1010 r
  clock reconvergence pessimism                                                                           0.0000    34.1010
  clock uncertainty                                                                                      -0.1000    34.0010
  library setup time                                                                    1.0000           -0.0921    33.9089
  data required time                                                                                                33.9089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9089
  data arrival time                                                                                                -24.9999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2160 
  total derate : arrival time                                                                            -0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2490 

  slack (with derating applied) (MET)                                                                     8.9090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1580 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           3.7762                     2.1330 &  24.1330 r
  wbs_dat_i[25] (net)                                    2   0.2197 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1330 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2939   3.7837   1.0500   0.1189   0.2293 &  24.3623 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1227   1.0500            0.1219 &  24.4841 r
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1227   1.0500   0.0000   0.0000 &  24.4842 r
  data arrival time                                                                                                 24.4842

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   0.8494 &  33.5859 r
  clock reconvergence pessimism                                                                           0.0000    33.5859
  clock uncertainty                                                                                      -0.1000    33.4859
  library setup time                                                                    1.0000           -0.0836    33.4023
  data required time                                                                                                33.4023
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4023
  data arrival time                                                                                                -24.4842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1889 
  total derate : arrival time                                                                            -0.0167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2056 

  slack (with derating applied) (MET)                                                                     8.9181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1237 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             3.9303                     2.2257 &  24.2257 r
  la_oenb[47] (net)                                      2   0.2291 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2257 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1030   3.9371   1.0500   0.4331   0.5591 &  24.7848 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2203   1.0500            0.2027 &  24.9875 r
  mprj/buf_i[111] (net)                                  2   0.0576 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1975   0.2205   1.0500   0.0804   0.0875 &  25.0750 r
  data arrival time                                                                                                 25.0750

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5047 &  34.2411 r
  clock reconvergence pessimism                                                                           0.0000    34.2411
  clock uncertainty                                                                                      -0.1000    34.1411
  library setup time                                                                    1.0000           -0.0938    34.0473
  data required time                                                                                                34.0473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0473
  data arrival time                                                                                                -25.0750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2234 
  total derate : arrival time                                                                            -0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2638 

  slack (with derating applied) (MET)                                                                     8.9723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2361 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           3.4902                     1.9764 &  23.9764 r
  la_data_in[5] (net)                                    2   0.2033 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9764 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6210   3.4957   1.0500   0.2506   0.3490 &  24.3254 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1252   1.0500            0.1426 &  24.4681 r
  mprj/buf_i[133] (net)                                  1   0.0067 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1252   1.0500   0.0000   0.0001 &  24.4681 r
  data arrival time                                                                                                 24.4681

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.9355 &  33.6720 r
  clock reconvergence pessimism                                                                           0.0000    33.6720
  clock uncertainty                                                                                      -0.1000    33.5720
  library setup time                                                                    1.0000           -0.0845    33.4875
  data required time                                                                                                33.4875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4875
  data arrival time                                                                                                -24.4681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1935 
  total derate : arrival time                                                                            -0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2169 

  slack (with derating applied) (MET)                                                                     9.0193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2362 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          4.0253                     2.2734 &  24.2734 r
  la_data_in[48] (net)                                   2   0.2343 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2734 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9321   4.0336   1.0500   0.3790   0.5107 &  24.7841 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1976   1.0500            0.1788 &  24.9629 r
  mprj/buf_i[176] (net)                                  2   0.0449 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0985   0.1976   1.0500   0.0403   0.0436 &  25.0065 r
  data arrival time                                                                                                 25.0065

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5056 &  34.2421 r
  clock reconvergence pessimism                                                                           0.0000    34.2421
  clock uncertainty                                                                                      -0.1000    34.1421
  library setup time                                                                    1.0000           -0.0926    34.0495
  data required time                                                                                                34.0495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0495
  data arrival time                                                                                                -25.0065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2584 

  slack (with derating applied) (MET)                                                                     9.0431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3014 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          4.1504                     2.3424 &  24.3424 r
  la_data_in[43] (net)                                   2   0.2415 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3424 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7958   4.1593   1.0500   0.3248   0.4584 &  24.8008 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1771   1.0500            0.1520 &  24.9528 r
  mprj/buf_i[171] (net)                                  2   0.0313 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0580   0.1771   1.0500   0.0225   0.0244 &  24.9771 r
  data arrival time                                                                                                 24.9771

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4783 &  34.2148 r
  clock reconvergence pessimism                                                                           0.0000    34.2148
  clock uncertainty                                                                                      -0.1000    34.1148
  library setup time                                                                    1.0000           -0.0915    34.0233
  data required time                                                                                                34.0233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0233
  data arrival time                                                                                                -24.9771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2220 
  total derate : arrival time                                                                            -0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2522 

  slack (with derating applied) (MET)                                                                     9.0462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2984 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              3.7583                     2.1365 &  24.1365 r
  la_oenb[8] (net)                                       2   0.2195 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1365 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1212   3.7632   1.0500   0.4578   0.5665 &  24.7030 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1399   1.0500            0.1408 &  24.8438 r
  mprj/buf_i[72] (net)                                   2   0.0122 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0153   0.1399   1.0500   0.0060   0.0065 &  24.8503 r
  data arrival time                                                                                                 24.8503

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3503 &  34.0868 r
  clock reconvergence pessimism                                                                           0.0000    34.0868
  clock uncertainty                                                                                      -0.1000    33.9868
  library setup time                                                                    1.0000           -0.0888    33.8980
  data required time                                                                                                33.8980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8980
  data arrival time                                                                                                -24.8503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0477

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2493 

  slack (with derating applied) (MET)                                                                     9.0477 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2970 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             4.0459                     2.2911 &  24.2911 r
  la_oenb[44] (net)                                      2   0.2359 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2911 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9769   4.0533   1.0500   0.3614   0.4885 &  24.7796 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1856   1.0500            0.1664 &  24.9459 r
  mprj/buf_i[108] (net)                                  2   0.0374 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0498   0.1856   1.0500   0.0194   0.0214 &  24.9674 r
  data arrival time                                                                                                 24.9674

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5065 &  34.2430 r
  clock reconvergence pessimism                                                                           0.0000    34.2430
  clock uncertainty                                                                                      -0.1000    34.1430
  library setup time                                                                    1.0000           -0.0919    34.0511
  data required time                                                                                                34.0511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0511
  data arrival time                                                                                                -24.9674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (MET)                                                                     9.0837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3394 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             3.4591                     1.9671 &  23.9671 r
  la_oenb[18] (net)                                      2   0.2020 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9671 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0103   3.4631   1.0500   0.4120   0.5062 &  24.4733 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1443   1.0500            0.1634 &  24.6367 r
  mprj/buf_i[82] (net)                                   2   0.0169 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0384   0.1443   1.0500   0.0156   0.0166 &  24.6533 r
  data arrival time                                                                                                 24.6533

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.2127 &  33.9492 r
  clock reconvergence pessimism                                                                           0.0000    33.9492
  clock uncertainty                                                                                      -0.1000    33.8492
  library setup time                                                                    1.0000           -0.0894    33.7599
  data required time                                                                                                33.7599
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7599
  data arrival time                                                                                                -24.6533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2080 
  total derate : arrival time                                                                            -0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2407 

  slack (with derating applied) (MET)                                                                     9.1065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3472 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             3.7860                     2.1376 &  24.1376 r
  la_oenb[59] (net)                                      2   0.2203 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1376 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3665   3.7934   1.0500   0.1431   0.2581 &  24.3957 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2701   1.0500            0.2424 &  24.6381 r
  mprj/buf_i[123] (net)                                  2   0.0845 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2635   0.2704   1.0500   0.1125   0.1249 &  24.7630 r
  data arrival time                                                                                                 24.7630

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3504 &  34.0869 r
  clock reconvergence pessimism                                                                           0.0000    34.0869
  clock uncertainty                                                                                      -0.1000    33.9869
  library setup time                                                                    1.0000           -0.0965    33.8904
  data required time                                                                                                33.8904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8904
  data arrival time                                                                                                -24.7630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2451 

  slack (with derating applied) (MET)                                                                     9.1274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3725 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             3.7890                     2.1385 &  24.1385 r
  la_oenb[46] (net)                                      2   0.2204 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1385 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4718   3.7967   1.0500   0.1872   0.3032 &  24.4417 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2172   1.0500            0.2080 &  24.6497 r
  mprj/buf_i[110] (net)                                  2   0.0569 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1831   0.2173   1.0500   0.0744   0.0812 &  24.7309 r
  data arrival time                                                                                                 24.7309

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3316 &  34.0681 r
  clock reconvergence pessimism                                                                           0.0000    34.0681
  clock uncertainty                                                                                      -0.1000    33.9681
  library setup time                                                                    1.0000           -0.0936    33.8744
  data required time                                                                                                33.8744
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8744
  data arrival time                                                                                                -24.7309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2143 
  total derate : arrival time                                                                            -0.0282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2425 

  slack (with derating applied) (MET)                                                                     9.1436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3861 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          3.4950                     1.9793 &  23.9793 r
  la_data_in[11] (net)                                   2   0.2036 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9793 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8769   3.5004   1.0500   0.3334   0.4344 &  24.4138 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1405   1.0500            0.1576 &  24.5714 r
  mprj/buf_i[139] (net)                                  2   0.0142 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1405   1.0500   0.0000   0.0002 &  24.5716 r
  data arrival time                                                                                                 24.5716

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1732 &  33.9097 r
  clock reconvergence pessimism                                                                           0.0000    33.9097
  clock uncertainty                                                                                      -0.1000    33.8097
  library setup time                                                                    1.0000           -0.0885    33.7212
  data required time                                                                                                33.7212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7212
  data arrival time                                                                                                -24.5716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2342 

  slack (with derating applied) (MET)                                                                     9.1496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3838 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          3.8304                     2.1665 &  24.1665 r
  la_data_in[26] (net)                                   2   0.2231 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1665 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8104   3.8374   1.0500   0.3155   0.4315 &  24.5980 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1287   1.0500            0.1246 &  24.7227 r
  mprj/buf_i[154] (net)                                  1   0.0062 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0194   0.1287   1.0500   0.0078   0.0083 &  24.7309 r
  data arrival time                                                                                                 24.7309

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3430 &  34.0795 r
  clock reconvergence pessimism                                                                           0.0000    34.0795
  clock uncertainty                                                                                      -0.1000    33.9795
  library setup time                                                                    1.0000           -0.0863    33.8931
  data required time                                                                                                33.8931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8931
  data arrival time                                                                                                -24.7309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2149 
  total derate : arrival time                                                                            -0.0269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2418 

  slack (with derating applied) (MET)                                                                     9.1622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4040 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          3.8718                     2.1894 &  24.1894 r
  la_data_in[40] (net)                                   2   0.2255 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1894 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8868   3.8791   1.0500   0.3611   0.4816 &  24.6710 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1520   1.0500            0.1454 &  24.8164 r
  mprj/buf_i[168] (net)                                  2   0.0182 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0969   0.1520   1.0500   0.0394   0.0416 &  24.8580 r
  data arrival time                                                                                                 24.8580

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4796 &  34.2161 r
  clock reconvergence pessimism                                                                           0.0000    34.2161
  clock uncertainty                                                                                      -0.1000    34.1161
  library setup time                                                                    1.0000           -0.0901    34.0260
  data required time                                                                                                34.0260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0260
  data arrival time                                                                                                -24.8580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2221 
  total derate : arrival time                                                                            -0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2539 

  slack (with derating applied) (MET)                                                                     9.1680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4219 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           3.5936                     2.0359 &  24.0359 r
  la_data_in[7] (net)                                    2   0.2094 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0359 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5796   3.5991   1.0500   0.2363   0.3358 &  24.3717 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   1.0500            0.1403 &  24.5120 r
  mprj/buf_i[135] (net)                                  1   0.0081 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1293   1.0500   0.0000   0.0001 &  24.5121 r
  data arrival time                                                                                                 24.5121

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.1530 &  33.8894 r
  clock reconvergence pessimism                                                                           0.0000    33.8894
  clock uncertainty                                                                                      -0.1000    33.7894
  library setup time                                                                    1.0000           -0.0859    33.7035
  data required time                                                                                                33.7035
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7035
  data arrival time                                                                                                -24.5121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2049 
  total derate : arrival time                                                                            -0.0227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2276 

  slack (with derating applied) (MET)                                                                     9.1914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4190 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          3.9187                     2.2026 &  24.2026 r
  la_data_in[61] (net)                                   2   0.2295 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2026 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4215   3.9277   1.0500   0.1658   0.2909 &  24.4934 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2101   1.0500            0.1925 &  24.6859 r
  mprj/buf_i[189] (net)                                  2   0.0510 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2103   1.0500   0.0000   0.0043 &  24.6902 r
  data arrival time                                                                                                 24.6902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3506 &  34.0871 r
  clock reconvergence pessimism                                                                           0.0000    34.0871
  clock uncertainty                                                                                      -0.1000    33.9871
  library setup time                                                                    1.0000           -0.0932    33.8938
  data required time                                                                                                33.8938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8938
  data arrival time                                                                                                -24.6902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2036

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2385 

  slack (with derating applied) (MET)                                                                     9.2036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4421 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              3.3736                     1.9175 &  23.9175 r
  la_oenb[3] (net)                                       2   0.1969 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9175 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8794   3.3775   1.0500   0.3583   0.4527 &  24.3702 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1248   1.0500            0.1496 &  24.5199 r
  mprj/buf_i[67] (net)                                   1   0.0073 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1248   1.0500   0.0000   0.0001 &  24.5200 r
  data arrival time                                                                                                 24.5200

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1738 &  33.9103 r
  clock reconvergence pessimism                                                                           0.0000    33.9103
  clock uncertainty                                                                                      -0.1000    33.8103
  library setup time                                                                    1.0000           -0.0851    33.7253
  data required time                                                                                                33.7253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7253
  data arrival time                                                                                                -24.5200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2060 
  total derate : arrival time                                                                            -0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2347 

  slack (with derating applied) (MET)                                                                     9.2053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4400 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          3.8381                     2.1669 &  24.1669 r
  la_data_in[57] (net)                                   2   0.2233 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1669 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3884   3.8461   1.0500   0.1522   0.2699 &  24.4368 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2023   1.0500            0.1905 &  24.6274 r
  mprj/buf_i[185] (net)                                  2   0.0472 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0159   0.2025   1.0500   0.0061   0.0104 &  24.6377 r
  data arrival time                                                                                                 24.6377

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3011 &  34.0376 r
  clock reconvergence pessimism                                                                           0.0000    34.0376
  clock uncertainty                                                                                      -0.1000    33.9376
  library setup time                                                                    1.0000           -0.0925    33.8451
  data required time                                                                                                33.8451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8451
  data arrival time                                                                                                -24.6377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2127 
  total derate : arrival time                                                                            -0.0224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2351 

  slack (with derating applied) (MET)                                                                     9.2073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4424 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             3.7730                     2.1312 &  24.1312 r
  la_oenb[53] (net)                                      2   0.2196 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1312 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3152   3.7804   1.0500   0.1268   0.2390 &  24.3701 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2183   1.0500            0.2097 &  24.5798 r
  mprj/buf_i[117] (net)                                  2   0.0576 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0974   0.2185   1.0500   0.0398   0.0455 &  24.6253 r
  data arrival time                                                                                                 24.6253

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3310 &  34.0675 r
  clock reconvergence pessimism                                                                           0.0000    34.0675
  clock uncertainty                                                                                      -0.1000    33.9675
  library setup time                                                                    1.0000           -0.0937    33.8738
  data required time                                                                                                33.8738
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8738
  data arrival time                                                                                                -24.6253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2143 
  total derate : arrival time                                                                            -0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2378 

  slack (with derating applied) (MET)                                                                     9.2485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4863 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             3.8250                     2.1563 &  24.1563 r
  la_oenb[54] (net)                                      2   0.2223 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1563 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3343   3.8333   1.0500   0.1328   0.2510 &  24.4073 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1966   1.0500            0.1867 &  24.5940 r
  mprj/buf_i[118] (net)                                  2   0.0443 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0648   0.1968   1.0500   0.0251   0.0296 &  24.6236 r
  data arrival time                                                                                                 24.6236

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3283 &  34.0648 r
  clock reconvergence pessimism                                                                           0.0000    34.0648
  clock uncertainty                                                                                      -0.1000    33.9648
  library setup time                                                                    1.0000           -0.0925    33.8723
  data required time                                                                                                33.8723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8723
  data arrival time                                                                                                -24.6236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2141 
  total derate : arrival time                                                                            -0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2364 

  slack (with derating applied) (MET)                                                                     9.2487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4850 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             3.8239                     2.1628 &  24.1628 r
  la_oenb[40] (net)                                      2   0.2227 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1628 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8613   3.8309   1.0500   0.3505   0.4681 &  24.6309 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1370   1.0500            0.1335 &  24.7644 r
  mprj/buf_i[104] (net)                                  2   0.0103 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0183   0.1370   1.0500   0.0073   0.0078 &  24.7721 r
  data arrival time                                                                                                 24.7721

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4796 &  34.2161 r
  clock reconvergence pessimism                                                                           0.0000    34.2161
  clock uncertainty                                                                                      -0.1000    34.1161
  library setup time                                                                    1.0000           -0.0882    34.0279
  data required time                                                                                                34.0279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0279
  data arrival time                                                                                                -24.7721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2221 
  total derate : arrival time                                                                            -0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2511 

  slack (with derating applied) (MET)                                                                     9.2558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5069 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             3.6043                     2.0535 &  24.0535 r
  la_oenb[17] (net)                                      2   0.2108 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0535 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4057   3.6082   1.0500   0.1649   0.2490 &  24.3025 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1317   1.0500            0.1421 &  24.4446 r
  mprj/buf_i[81] (net)                                   2   0.0092 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0051   0.1317   1.0500   0.0019   0.0021 &  24.4467 r
  data arrival time                                                                                                 24.4467

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.1723 &  33.9088 r
  clock reconvergence pessimism                                                                           0.0000    33.9088
  clock uncertainty                                                                                      -0.1000    33.8088
  library setup time                                                                    1.0000           -0.0866    33.7223
  data required time                                                                                                33.7223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7223
  data arrival time                                                                                                -24.4467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2246 

  slack (with derating applied) (MET)                                                                     9.2756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5002 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               2.6510                     1.5044 &  23.5044 r
  io_in[12] (net)                                        2   0.1543 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5044 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6541   1.0500   0.0000   0.0547 &  23.5591 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1807   1.0500            0.2377 &  23.7968 r
  mprj/buf_i[204] (net)                                  2   0.0447 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1809   1.0500   0.0000   0.0035 &  23.8003 r
  data arrival time                                                                                                 23.8003

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   0.5433 &  33.2798 r
  clock reconvergence pessimism                                                                           0.0000    33.2798
  clock uncertainty                                                                                      -0.1000    33.1798
  library setup time                                                                    1.0000           -0.0883    33.0915
  data required time                                                                                                33.0915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0915
  data arrival time                                                                                                -23.8003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1728 
  total derate : arrival time                                                                            -0.0141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1869 

  slack (with derating applied) (MET)                                                                     9.2912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4781 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             3.8291                     2.1630 &  24.1630 r
  la_oenb[50] (net)                                      2   0.2228 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1630 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6486   3.8365   1.0500   0.2633   0.3830 &  24.5460 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1694   1.0500            0.1641 &  24.7101 r
  mprj/buf_i[114] (net)                                  2   0.0292 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0127   0.1694   1.0500   0.0049   0.0059 &  24.7160 r
  data arrival time                                                                                                 24.7160

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4760 &  34.2125 r
  clock reconvergence pessimism                                                                           0.0000    34.2125
  clock uncertainty                                                                                      -0.1000    34.1125
  library setup time                                                                    1.0000           -0.0911    34.0214
  data required time                                                                                                34.0214
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0214
  data arrival time                                                                                                -24.7160
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2219 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2482 

  slack (with derating applied) (MET)                                                                     9.3054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5537 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          3.8332                     2.1643 &  24.1643 r
  la_data_in[51] (net)                                   2   0.2230 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1643 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4513   3.8410   1.0500   0.1786   0.2964 &  24.4607 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1927   1.0500            0.1855 &  24.6462 r
  mprj/buf_i[179] (net)                                  2   0.0434 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1197   0.1927   1.0500   0.0487   0.0522 &  24.6984 r
  data arrival time                                                                                                 24.6984

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4750 &  34.2115 r
  clock reconvergence pessimism                                                                           0.0000    34.2115
  clock uncertainty                                                                                      -0.1000    34.1115
  library setup time                                                                    1.0000           -0.0923    34.0192
  data required time                                                                                                34.0192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0192
  data arrival time                                                                                                -24.6984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2218 
  total derate : arrival time                                                                            -0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2473 

  slack (with derating applied) (MET)                                                                     9.3208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5680 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          3.7365                     2.1105 &  24.1105 r
  la_data_in[59] (net)                                   2   0.2174 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1105 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7438   1.0500   0.0000   0.1057 &  24.2161 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2495   1.0500            0.2322 &  24.4484 r
  mprj/buf_i[187] (net)                                  2   0.0743 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1713   0.2498   1.0500   0.0680   0.0772 &  24.5255 r
  data arrival time                                                                                                 24.5255

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3135 &  34.0500 r
  clock reconvergence pessimism                                                                           0.0000    34.0500
  clock uncertainty                                                                                      -0.1000    33.9500
  library setup time                                                                    1.0000           -0.0953    33.8547
  data required time                                                                                                33.8547
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8547
  data arrival time                                                                                                -24.5255
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.0198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2331 

  slack (with derating applied) (MET)                                                                     9.3291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5623 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               3.8258                     2.1572 &  24.1572 r
  io_in[24] (net)                                        2   0.2224 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1572 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1514   3.8342   1.0500   0.0575   0.1729 &  24.3301 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1874   1.0500            0.1812 &  24.5113 r
  mprj/buf_i[216] (net)                                  2   0.0404 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1875   1.0500   0.0000   0.0013 &  24.5126 r
  data arrival time                                                                                                 24.5126

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3645 &  34.1010 r
  clock reconvergence pessimism                                                                           0.0000    34.1010
  clock uncertainty                                                                                      -0.1000    34.0010
  library setup time                                                                    1.0000           -0.0920    33.9090
  data required time                                                                                                33.9090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9090
  data arrival time                                                                                                -24.5126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2160 
  total derate : arrival time                                                                            -0.0169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2330 

  slack (with derating applied) (MET)                                                                     9.3963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6293 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             3.6368                     2.0577 &  24.0577 r
  la_oenb[38] (net)                                      2   0.2118 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0577 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7425   3.6431   1.0500   0.3012   0.4088 &  24.4666 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1434   1.0500            0.1517 &  24.6182 r
  mprj/buf_i[102] (net)                                  2   0.0148 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0320   0.1434   1.0500   0.0130   0.0139 &  24.6321 r
  data arrival time                                                                                                 24.6321

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4873 &  34.2238 r
  clock reconvergence pessimism                                                                           0.0000    34.2238
  clock uncertainty                                                                                      -0.1000    34.1238
  library setup time                                                                    1.0000           -0.0896    34.0342
  data required time                                                                                                34.0342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0342
  data arrival time                                                                                                -24.6321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2225 
  total derate : arrival time                                                                            -0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2498 

  slack (with derating applied) (MET)                                                                     9.4021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6520 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             3.5984                     2.0333 &  24.0333 r
  la_oenb[45] (net)                                      2   0.2094 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0333 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2476   3.6050   1.0500   0.0972   0.1984 &  24.2317 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1710   1.0500            0.1794 &  24.4111 r
  mprj/buf_i[109] (net)                                  2   0.0322 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0257   0.1710   1.0500   0.0098   0.0111 &  24.4222 r
  data arrival time                                                                                                 24.4222

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3356 &  34.0721 r
  clock reconvergence pessimism                                                                           0.0000    34.0721
  clock uncertainty                                                                                      -0.1000    33.9721
  library setup time                                                                    1.0000           -0.0911    33.8810
  data required time                                                                                                33.8810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8810
  data arrival time                                                                                                -24.4222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2145 
  total derate : arrival time                                                                            -0.0185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2330 

  slack (with derating applied) (MET)                                                                     9.4588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6918 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             3.8040                     2.1526 &  24.1526 r
  la_oenb[52] (net)                                      2   0.2216 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1526 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1568   3.8105   1.0500   0.0592   0.1640 &  24.3167 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2083   1.0500            0.1988 &  24.5155 r
  mprj/buf_i[116] (net)                                  2   0.0514 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1035   0.2084   1.0500   0.0422   0.0476 &  24.5631 r
  data arrival time                                                                                                 24.5631

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.5072 &  34.2437 r
  clock reconvergence pessimism                                                                           0.0000    34.2437
  clock uncertainty                                                                                      -0.1000    34.1437
  library setup time                                                                    1.0000           -0.0932    34.0506
  data required time                                                                                                34.0506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0506
  data arrival time                                                                                                -24.5631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2431 

  slack (with derating applied) (MET)                                                                     9.4875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7306 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          3.5882                     2.0297 &  24.0297 r
  la_data_in[37] (net)                                   2   0.2089 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0297 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6614   3.5944   1.0500   0.2673   0.3712 &  24.4009 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   1.0500            0.1472 &  24.5480 r
  mprj/buf_i[165] (net)                                  2   0.0113 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0094   0.1359   1.0500   0.0035   0.0039 &  24.5519 r
  data arrival time                                                                                                 24.5519

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4912 &  34.2277 r
  clock reconvergence pessimism                                                                           0.0000    34.2277
  clock uncertainty                                                                                      -0.1000    34.1277
  library setup time                                                                    1.0000           -0.0879    34.0398
  data required time                                                                                                34.0398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0398
  data arrival time                                                                                                -24.5519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2227 
  total derate : arrival time                                                                            -0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2476 

  slack (with derating applied) (MET)                                                                     9.4879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7354 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          3.6427                     2.0583 &  24.0583 r
  la_data_in[56] (net)                                   2   0.2120 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0583 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6496   1.0500   0.0000   0.1011 &  24.1594 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1922   1.0500            0.1933 &  24.3526 r
  mprj/buf_i[184] (net)                                  2   0.0431 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0243   0.1924   1.0500   0.0089   0.0127 &  24.3653 r
  data arrival time                                                                                                 24.3653

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3245 &  34.0610 r
  clock reconvergence pessimism                                                                           0.0000    34.0610
  clock uncertainty                                                                                      -0.1000    33.9610
  library setup time                                                                    1.0000           -0.0923    33.8687
  data required time                                                                                                33.8687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8687
  data arrival time                                                                                                -24.3653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2139 
  total derate : arrival time                                                                            -0.0146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2285 

  slack (with derating applied) (MET)                                                                     9.5034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7320 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          3.5125                     1.9862 &  23.9862 r
  la_data_in[54] (net)                                   2   0.2044 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9862 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5186   1.0500   0.0000   0.0937 &  24.0799 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2195   1.0500            0.2252 &  24.3051 r
  mprj/buf_i[182] (net)                                  2   0.0604 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1359   0.2198   1.0500   0.0554   0.0626 &  24.3677 r
  data arrival time                                                                                                 24.3677

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3303 &  34.0668 r
  clock reconvergence pessimism                                                                           0.0000    34.0668
  clock uncertainty                                                                                      -0.1000    33.9668
  library setup time                                                                    1.0000           -0.0937    33.8730
  data required time                                                                                                33.8730
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8730
  data arrival time                                                                                                -24.3677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2142 
  total derate : arrival time                                                                            -0.0182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2324 

  slack (with derating applied) (MET)                                                                     9.5053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7377 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             3.6732                     2.0770 &  24.0770 r
  la_oenb[37] (net)                                      2   0.2138 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0770 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4310   3.6798   1.0500   0.1737   0.2767 &  24.3538 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1372   1.0500            0.1432 &  24.4970 r
  mprj/buf_i[101] (net)                                  2   0.0114 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0066   0.1372   1.0500   0.0025   0.0027 &  24.4997 r
  data arrival time                                                                                                 24.4997

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4905 &  34.2270 r
  clock reconvergence pessimism                                                                           0.0000    34.2270
  clock uncertainty                                                                                      -0.1000    34.1270
  library setup time                                                                    1.0000           -0.0882    34.0387
  data required time                                                                                                34.0387
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0387
  data arrival time                                                                                                -24.4997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2227 
  total derate : arrival time                                                                            -0.0201 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2428 

  slack (with derating applied) (MET)                                                                     9.5390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7818 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          3.2008                     1.8215 &  23.8215 r
  la_data_in[14] (net)                                   2   0.1869 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8215 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6336   3.2042   1.0500   0.2585   0.3383 &  24.1597 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1483   1.0500            0.1826 &  24.3424 r
  mprj/buf_i[142] (net)                                  2   0.0214 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1483   1.0500   0.0000   0.0003 &  24.3427 r
  data arrival time                                                                                                 24.3427

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3449 &  34.0814 r
  clock reconvergence pessimism                                                                           0.0000    34.0814
  clock uncertainty                                                                                      -0.1000    33.9814
  library setup time                                                                    1.0000           -0.0899    33.8915
  data required time                                                                                                33.8915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8915
  data arrival time                                                                                                -24.3427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2150 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2398 

  slack (with derating applied) (MET)                                                                     9.5488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7886 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               2.9804                     1.7013 &  23.7013 r
  io_in[21] (net)                                        2   0.1742 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7013 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8471   2.9823   1.0500   0.3439   0.4106 &  24.1119 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1731   1.0500            0.2180 &  24.3299 r
  mprj/buf_i[213] (net)                                  2   0.0390 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1731   1.0500   0.0000   0.0014 &  24.3313 r
  data arrival time                                                                                                 24.3313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3650 &  34.1015 r
  clock reconvergence pessimism                                                                           0.0000    34.1015
  clock uncertainty                                                                                      -0.1000    34.0015
  library setup time                                                                    1.0000           -0.0913    33.9102
  data required time                                                                                                33.9102
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9102
  data arrival time                                                                                                -24.3313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2161 
  total derate : arrival time                                                                            -0.0300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2461 

  slack (with derating applied) (MET)                                                                     9.5789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8249 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             3.1240                     1.7747 &  23.7747 r
  la_oenb[26] (net)                                      2   0.1822 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7747 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7214   3.1276   1.0500   0.2870   0.3684 &  24.1430 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1201   1.0500            0.1606 &  24.3037 r
  mprj/buf_i[90] (net)                                   1   0.0066 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0165   0.1201   1.0500   0.0066   0.0070 &  24.3107 r
  data arrival time                                                                                                 24.3107

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.3405 &  34.0770 r
  clock reconvergence pessimism                                                                           0.0000    34.0770
  clock uncertainty                                                                                      -0.1000    33.9770
  library setup time                                                                    1.0000           -0.0845    33.8926
  data required time                                                                                                33.8926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8926
  data arrival time                                                                                                -24.3107
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2148 
  total derate : arrival time                                                                            -0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2403 

  slack (with derating applied) (MET)                                                                     9.5819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8222 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          3.6736                     2.0749 &  24.0749 r
  la_data_in[50] (net)                                   2   0.2137 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0749 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6806   1.0500   0.0000   0.1008 &  24.1757 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1800   1.0500            0.1833 &  24.3590 r
  mprj/buf_i[178] (net)                                  2   0.0371 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0819   0.1800   1.0500   0.0327   0.0353 &  24.3943 r
  data arrival time                                                                                                 24.3943

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4783 &  34.2148 r
  clock reconvergence pessimism                                                                           0.0000    34.2148
  clock uncertainty                                                                                      -0.1000    34.1148
  library setup time                                                                    1.0000           -0.0916    34.0231
  data required time                                                                                                34.0231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0231
  data arrival time                                                                                                -24.3943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2220 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2372 

  slack (with derating applied) (MET)                                                                     9.6289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8661 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          3.2571                     1.8431 &  23.8431 r
  la_data_in[12] (net)                                   2   0.1895 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8431 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3370   3.2621   1.0500   0.1295   0.2141 &  24.0572 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1391   1.0500            0.1707 &  24.2279 r
  mprj/buf_i[140] (net)                                  2   0.0153 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0231   0.1391   1.0500   0.0091   0.0097 &  24.2376 r
  data arrival time                                                                                                 24.2376

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3504 &  34.0869 r
  clock reconvergence pessimism                                                                           0.0000    34.0869
  clock uncertainty                                                                                      -0.1000    33.9869
  library setup time                                                                    1.0000           -0.0886    33.8983
  data required time                                                                                                33.8983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8983
  data arrival time                                                                                                -24.2376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2341 

  slack (with derating applied) (MET)                                                                     9.6607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8948 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               3.3531                     1.8953 &  23.8953 r
  io_in[25] (net)                                        2   0.1950 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8953 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3589   1.0500   0.0000   0.0882 &  23.9835 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1874   1.0500            0.2092 &  24.1927 r
  mprj/buf_i[217] (net)                                  2   0.0445 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1875   1.0500   0.0000   0.0014 &  24.1941 r
  data arrival time                                                                                                 24.1941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3628 &  34.0993 r
  clock reconvergence pessimism                                                                           0.0000    34.0993
  clock uncertainty                                                                                      -0.1000    33.9993
  library setup time                                                                    1.0000           -0.0920    33.9072
  data required time                                                                                                33.9072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9072
  data arrival time                                                                                                -24.1941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2159 
  total derate : arrival time                                                                            -0.0142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2302 

  slack (with derating applied) (MET)                                                                     9.7131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9433 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          3.1008                     1.7622 &  23.7622 r
  la_data_in[17] (net)                                   2   0.1808 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7622 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3380   3.1042   1.0500   0.1368   0.2089 &  23.9711 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1375   1.0500            0.1788 &  24.1499 r
  mprj/buf_i[145] (net)                                  2   0.0156 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0119   0.1375   1.0500   0.0046   0.0051 &  24.1550 r
  data arrival time                                                                                                 24.1550

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3504 &  34.0869 r
  clock reconvergence pessimism                                                                           0.0000    34.0869
  clock uncertainty                                                                                      -0.1000    33.9869
  library setup time                                                                    1.0000           -0.0883    33.8986
  data required time                                                                                                33.8986
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8986
  data arrival time                                                                                                -24.1550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2153 
  total derate : arrival time                                                                            -0.0187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2340 

  slack (with derating applied) (MET)                                                                     9.7436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9776 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               3.1719                     1.7941 &  23.7941 r
  io_in[26] (net)                                        2   0.1845 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7941 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1768   1.0500   0.0000   0.0788 &  23.8730 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1935   1.0500            0.2227 &  24.0957 r
  mprj/buf_i[218] (net)                                  2   0.0481 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1936   1.0500   0.0000   0.0028 &  24.0985 r
  data arrival time                                                                                                 24.0985

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.3630 &  34.0995 r
  clock reconvergence pessimism                                                                           0.0000    34.0995
  clock uncertainty                                                                                      -0.1000    33.9995
  library setup time                                                                    1.0000           -0.0924    33.9071
  data required time                                                                                                33.9071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9071
  data arrival time                                                                                                -24.0985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2159 
  total derate : arrival time                                                                            -0.0145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (MET)                                                                     9.8087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0391 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          3.1290                     1.7753 &  23.7753 r
  la_data_in[29] (net)                                   2   0.1823 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7753 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3835   3.1326   1.0500   0.1519   0.2279 &  24.0033 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1229   1.0500            0.1630 &  24.1663 r
  mprj/buf_i[157] (net)                                  1   0.0080 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1229   1.0500   0.0000   0.0001 &  24.1664 r
  data arrival time                                                                                                 24.1664

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1104   0.9500   0.0000   1.4848 &  34.2213 r
  clock reconvergence pessimism                                                                           0.0000    34.2213
  clock uncertainty                                                                                      -0.1000    34.1213
  library setup time                                                                    1.0000           -0.0851    34.0362
  data required time                                                                                                34.0362
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0362
  data arrival time                                                                                                -24.1664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2224 
  total derate : arrival time                                                                            -0.0186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2410 

  slack (with derating applied) (MET)                                                                     9.8698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1108 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             3.0840                     1.7485 &  23.7485 r
  la_oenb[28] (net)                                      2   0.1796 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7485 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3752   3.0879   1.0500   0.1486   0.2241 &  23.9726 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1236   1.0500            0.1665 &  24.1391 r
  mprj/buf_i[92] (net)                                   1   0.0086 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0245   0.1236   1.0500   0.0099   0.0105 &  24.1496 r
  data arrival time                                                                                                 24.1496

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.5065 &  34.2430 r
  clock reconvergence pessimism                                                                           0.0000    34.2430
  clock uncertainty                                                                                      -0.1000    34.1430
  library setup time                                                                    1.0000           -0.0853    34.0577
  data required time                                                                                                34.0577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0577
  data arrival time                                                                                                -24.1496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2426 

  slack (with derating applied) (MET)                                                                     9.9081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1507 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             3.1857                     1.8065 &  23.8064 r
  la_oenb[30] (net)                                      2   0.1856 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8064 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   3.1897   1.0500   0.0000   0.0710 &  23.8775 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1286   1.0500            0.1650 &  24.0425 r
  mprj/buf_i[94] (net)                                   2   0.0104 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0132   0.1286   1.0500   0.0052   0.0056 &  24.0481 r
  data arrival time                                                                                                 24.0481

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2901 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0051   0.2362   0.9500  -0.0018   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.1104   0.9500            2.6247 &  32.7365 r
  mprj/clk (net)                                       826   2.8261 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1104   0.9500   0.0000   1.4959 &  34.2323 r
  clock reconvergence pessimism                                                                           0.0000    34.2323
  clock uncertainty                                                                                      -0.1000    34.1323
  library setup time                                                                    1.0000           -0.0863    34.0460
  data required time                                                                                                34.0460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0460
  data arrival time                                                                                                -24.0481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2229 
  total derate : arrival time                                                                            -0.0115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2344 

  slack (with derating applied) (MET)                                                                     9.9979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2323 



1
