#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 15 23:51:07 2020
# Process ID: 5296
# Current directory: C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.runs/synth_1
# Command line: vivado.exe -log ov7670_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7670_test.tcl
# Log file: C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.runs/synth_1/ov7670_test.vds
# Journal file: C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ov7670_test.tcl -notrace
Command: synth_design -top ov7670_test -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5488 
WARNING: [Synth 8-6901] identifier 'clk_24MHZ' is used before its declaration [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.512 ; gain = 238.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov7670_test' [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:45]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.runs/synth_1/.Xil/Vivado-5296-FUMIMAKER6BEE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.runs/synth_1/.Xil/Vivado-5296-FUMIMAKER6BEE/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0_inst' of module 'clk_wiz_0' has 5 connections declared, but only 4 given [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:49]
INFO: [Synth 8-6157] synthesizing module 'ov7670_if' [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_if.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_if.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_if.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_if.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_if.v:46]
WARNING: [Synth 8-3848] Net CAM_XCLK in module/entity ov7670_if does not have driver. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_if.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_if' (2#1) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_if.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov7670_if_inst'. This will prevent further optimization [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:59]
WARNING: [Synth 8-3848] Net VGA_R in module/entity ov7670_test does not have driver. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:31]
WARNING: [Synth 8-3848] Net VGA_G in module/entity ov7670_test does not have driver. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:32]
WARNING: [Synth 8-3848] Net VGA_B in module/entity ov7670_test does not have driver. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:33]
WARNING: [Synth 8-3848] Net VGA_VSYNC in module/entity ov7670_test does not have driver. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:34]
WARNING: [Synth 8-3848] Net VGA_HSYNC in module/entity ov7670_test does not have driver. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_test' (3#1) [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/new/ov7670_test.v:23]
WARNING: [Synth 8-3331] design ov7670_if has unconnected port CAM_XCLK
WARNING: [Synth 8-3331] design ov7670_if has unconnected port CLK
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_VSYNC
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_HSYNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1209.730 ; gain = 285.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.602 ; gain = 303.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.602 ; gain = 303.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1227.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Finished Parsing XDC File [c:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/constrs_1/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'CAM_PCLK_IBUF'. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/constrs_1/new/port.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'IIC_0_0_scl_io'. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/constrs_1/new/port.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'IIC_0_0_sda_io'. [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/constrs_1/new/port.xdc:34]
Finished Parsing XDC File [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/constrs_1/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/constrs_1/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov7670_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/constrs_1/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov7670_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov7670_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1350.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1350.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov7670_if 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ov7670_if has unconnected port CAM_XCLK
WARNING: [Synth 8-3331] design ov7670_if has unconnected port CLK
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_VSYNC
WARNING: [Synth 8-3331] design ov7670_test has unconnected port VGA_HSYNC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |     5|
|4     |LUT1      |     1|
|5     |LUT2      |     3|
|6     |LUT3      |     1|
|7     |FDRE      |    69|
|8     |IBUF      |    12|
|9     |OBUF      |     1|
|10    |OBUFT     |    14|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   110|
|2     |  ov7670_if_inst |ov7670_if |    79|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1350.320 ; gain = 303.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.320 ; gain = 425.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1350.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1350.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1350.496 ; gain = 709.566
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1350.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Github/Zybo_OV7670/ov7670_capture/ov7670_capture.runs/synth_1/ov7670_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov7670_test_utilization_synth.rpt -pb ov7670_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 15 23:52:04 2020...
