package L1Compiler.X86

import L2Compiler.L2AST.{L2 => L1, _}

object X86Inst {
  type X86Inst = String
  def apply(is: X86Inst*) = List(is: _*)
  def dump(insts: List[X86Inst]) = insts.map { i =>
    (if (i.endsWith(":") || i.startsWith(".globl")) i else "\t" + i) + "\n"
  }.mkString
}

trait X86Generator extends L1Compiler.BackEnd {

  import X86Inst._

  def generateCode(ast: L1, originalFileName:String): String = {
    val header: List[X86Inst] =
      X86Inst(
        ".file	\"prog.c\"",
        ".text",
        ".globl go",
        ".type	go, @function",
        "go:",
        "pushl %ebp",
        "movl %esp, %ebp",
        "pushl %ebx",
        "pushl %esi",
        "pushl %edi",
        "pushl %ebp",
        "movl	%esp, %ebp")
    def footer =
      X86Inst(
	      ".size	go, .-go",
	      ".ident	\"GCC: (Ubuntu 4.3.2-1ubuntu12) 4.3.2\"",
	      ".section	.note.GNU-stack,\"\",@progbits")
    X86Inst.dump(header) +
      X86Inst.dump(generateMain(ast.main) ::: ast.funs.flatMap(generateFunc)) +
      X86Inst.dump(footer)
  }

  private def generateMain(main: Func):List[X86Inst] = {
    val footer:List[X86Inst] =
      X86Inst(
        "popl %ebp",
        "popl %edi",
        "popl %esi",
        "popl %ebx",
        "leave",
        "ret")
    main.body.drop(1).flatMap(genInst) ::: footer
  }

  private def generateFunc(f: Func):List[X86Inst] = f.body.flatMap(genInst)

  def gen(s:S): X86Inst = s match {
    case Num(n) => "$" + n
    case Label(l) => "$L1_" + l
    case r:Register => "%" + r.name
  }

  def gen(loc:MemLoc): X86Inst = loc.offset.n + "(" + gen(loc.basePointer) + ")"

  def genInst(inst: Instruction): List[X86Inst] = {

    def jump(s:S) = s match {
      case Label(name) => "jmp L1_" + name
      case _ => "jmp *" + gen(s)
    }

    def jumpIfLess(l: Label) = "jl L1_" + l.name
    def jumpIfLessThanOrEqual(l: Label) = "jle L1_" + l.name
    def jumpIfGreater(l: Label) = "jg L1_" + l.name
    def jumpIfGreaterOrEqual(l: Label) = "jge L1_" + l.name
    def jumpIfEqual(l: Label) = "je L1_" + l.name

    def declare(l: Label) = "L1_" + l.name + ":"

    def setInstruction(op: CompOp) = op match {
      case LessThan => "setl"
      case LessThanOrEqualTo => "setle"
      case EqualTo => "sete"
    }

    def triple(theOp:String, s1:String, s2:String): String = theOp + " " + s1 + ", " + s2

    inst match {
      case LabelDeclaration(l) => X86Inst(declare(l))

      // several assignment cases.
      case Assignment(r:Register, s:S) => X86Inst(triple("movl", gen(s), gen(r)))
      case Assignment(r:Register, MemRead(loc)) => X86Inst(triple("movl", gen(loc), gen(r)))
      // cmp assignments have to be with CXRegisters on LHS
      /**
          (eax <- ebx < ecx)
          Here we need another trick; the x86 instruction set only let us
          update the lowest 8 bits with the result of a condition code. So,
          we do that, and then fill out the rest of the bits with zeros with
          a separate instruction:

          cmp %ecx, %ebx
          setl %al
          movzbl %al, %eax
       */
      // TODO: these 3 cases are the same basically...see if they can be cleaned up
      case Assignment(cx:CXRegister, c@Comp(left:Register,op,right:Register)) => {
        X86Inst(
          triple("cmp", gen(right), gen(left)),
          setInstruction(op) + " " + cx.low8,
          triple("movzbl", cx.low8, gen(cx)))
      }
      case Assignment(cx:CXRegister, c@Comp(left:Num,op,right:Register)) => {
        def reverseCmpInstruction(op: CompOp) = op match {
          case LessThan => "setg"
          case LessThanOrEqualTo => "setge"
          case EqualTo => "sete"
        }
        X86Inst(
          triple("cmp", gen(left), gen(right)),
          // magic reverse happens here!
          reverseCmpInstruction(op) + " " + cx.low8,
          triple("movzbl", cx.low8, gen(cx)))
      }
      case Assignment(cx:CXRegister, c@Comp(left:Register,op,right:Num)) => {
        X86Inst(
          triple("cmp", gen(right), gen(left)),
          setInstruction(op) + " " + cx.low8,
          triple("movzbl", cx.low8, gen(cx)))
      }
      case Assignment(cx:CXRegister, c@Comp(n1:Num,op,n2:Num)) =>
        X86Inst(triple("movl", "$" + (if(op(n1.n, n2.n)) 1 else 0), gen(cx)))

      // cx must be eax here.
      case Assignment(cx:CXRegister, Print(s)) =>
        X86Inst(
          "pushl " + gen(s),
          "call print",
          "addl $4, %esp")
      // cx must be eax here.
      case Assignment(cx:CXRegister, Allocate(s, n)) =>
        X86Inst(
          "pushl " + gen(n),
          "pushl " + gen(s),
          "call allocate",
          "addl $8, %esp")
      // cx must be eax here.
      case Assignment(cx:CXRegister, ArrayError(s, n)) =>
        X86Inst(
          "pushl " + gen(n),
          "pushl " + gen(s),
          "call print_error",
          "addl $8, %esp")

      case Assignment(l, r) => error("bad assignment statement: " + inst)

      case MemWrite(loc, s) => X86Inst(triple("movl", gen(s), gen(loc)))
      case Increment(r, s) => X86Inst(triple("addl", gen(s), gen(r)))
      case Decrement(r, s) => X86Inst(triple("subl", gen(s), gen(r)))
      case Multiply(r, s) => X86Inst(triple("imull", gen(s), gen(r)))
      case RightShift(r, s) => X86Inst(triple("sarl", gen(s), gen(r)))
      case LeftShift(r, s) => X86Inst(triple("sall", gen(s), gen(r)))
      case BitwiseAnd(r, s) => X86Inst(triple("andl", gen(s), gen(r)))

      case Goto(s) => X86Inst(jump(s))

      case Call(s) => {
        val label = nextNewLabel
        X86Inst(
          "pushl " + gen(label),
          "pushl %ebp",
          "movl %esp, %ebp",
          jump(s),
          declare(label))
      }

      case TailCall(s) => X86Inst("movl %ebp, %esp", jump(s))

      /////////// cjump //////////

      // special case for two numbers
      case CJump(Comp(n1:Num, op, n2:Num), l1, l2) => {
        if(op(n1.n, n2.n)) X86Inst(jump(l1)) else X86Inst(jump(l2))
      }

      // (cjump 11 < ebx :true :false) // special case. destination must be a register.
      case CJump(Comp(n:Num, op, r:Register), l1, l2) => {
        val jumpInstruction = op match {
          case LessThan => jumpIfGreater(l1)
          case LessThanOrEqualTo => jumpIfGreaterOrEqual(l1)
          case EqualTo => jumpIfEqual(l1)
        }
        X86Inst(
          // magic reversal happens here.
          triple("cmpl", gen(n), gen(r)),
          jumpInstruction,
          jump(l2))
      }

      case CJump(cmp@Comp(s1,op,s2), l1, l2) => {
        val jumpInstruction = op match {
          case LessThan => jumpIfLess(l1)
          case LessThanOrEqualTo => jumpIfLessThanOrEqual(l1)
          case EqualTo => jumpIfEqual(l1)
        }
        X86Inst(
          triple("cmpl", gen(s2), gen(s1)),
          jumpInstruction,
          jump(l2))
      }

      case Return =>
        X86Inst(
          "movl %ebp, %esp",
          "popl %ebp",
          "ret")
    }
  }

  private val labels = Iterator.from(0)
  private def nextNewLabel() = Label("Generated_Label_" + labels.next())
}