$date
	Sun Oct 23 01:36:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#498085
b11001 !
1"
#498086
b11001 &
b11001 %
1$
#498087
0"
#498090
b1001100 &
b1001100 %
#498094
b100110 &
b100110 %
#498098
b10011 &
b10011 %
#498102
b111010 &
b111010 %
#498106
b11101 &
b11101 %
#498110
b1011000 &
b1011000 %
#498114
b101100 &
b101100 %
#498118
b10110 &
b10110 %
#498122
b1011 &
b1011 %
#498126
b100010 &
b100010 %
#498130
b10001 &
b10001 %
#498134
b110100 &
b110100 %
#498138
b11010 &
b11010 %
#498142
b1101 &
b1101 %
#498146
b101000 &
b101000 %
#498150
b10100 &
b10100 %
#498154
b1010 &
b1010 %
#498158
b101 &
b101 %
#498162
b10000 &
b10000 %
#498166
b1000 &
b1000 %
#498170
b100 &
b100 %
#498174
b10 &
b10 %
#498178
b1 &
b1 %
1#
#498182
b0 &
0#
b0 %
0$
#1425608
b1100 !
1"
#1425610
b1100 &
b1100 %
1$
#1425611
0"
#1425614
b110 &
b110 %
#1425618
b11 &
b11 %
#1425622
b1010 &
b1010 %
#1425626
b101 &
b101 %
#1425630
b10000 &
b10000 %
#1425634
b1000 &
b1000 %
#1425638
b100 &
b100 %
#1425642
b10 &
b10 %
#1425646
b1 &
1#
b1 %
#1425650
b0 &
b0 %
0#
0$
#2513109
b1 !
1"
#2513110
b1 &
b1 %
1$
#2513111
0"
#2513114
1#
#2513118
b0 &
0#
b0 %
0$
#4500012
