# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Exercice6.srcs/sources_1/imports/new/bcd7seg.vhd" \
"../../../../Exercice6.srcs/sources_1/imports/new/Exercice7.vhd" \
"../../../../Exercice6.srcs/sim_1/imports/Documents/testbench.vhd" \

# Do not sort compile order
nosort
