Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\00_workspace\FPGA\FPGA_workspace\DE10_Nano\C5_NIOSII_SPI_SLVSEC\c5_niosii_spi_slvsec.qsys --block-symbol-file --output-directory=D:\00_workspace\FPGA\FPGA_workspace\DE10_Nano\C5_NIOSII_SPI_SLVSEC\c5_niosii_spi_slvsec --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding imx421_poweron_0 [imx421_poweron 1.0]
Progress: Parameterizing module imx421_poweron_0
Progress: Adding laser_dlp_xtrig_controller_0 [laser_dlp_xtrig_controller 1.0]
Progress: Parameterizing module laser_dlp_xtrig_controller_0
Progress: Adding niosii_cpu [niosii_subsys 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding spi_mm_bridge [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module spi_mm_bridge
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding xtrig_mm_bridge [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module xtrig_mm_bridge
Progress: Building connections
Warning: Ingoring duplicate connection clk_0.clk_reset/xtrig_mm_bridge.reset
Warning: Ingoring duplicate connection clk_0.clk_reset/xtrig_mm_bridge.reset
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module niosii_cpu
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding spi [altera_avalon_spi 18.1]
Progress: Parameterizing module spi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: c5_niosii_spi_slvsec.niosii_cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: c5_niosii_spi_slvsec.niosii_cpu.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: c5_niosii_spi_slvsec.niosii_cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: c5_niosii_spi_slvsec.niosii_cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: c5_niosii_spi_slvsec.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: c5_niosii_spi_slvsec.pll_0: Able to implement PLL with user settings
Warning: c5_niosii_spi_slvsec.spi: Interrupt sender spi.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\00_workspace\FPGA\FPGA_workspace\DE10_Nano\C5_NIOSII_SPI_SLVSEC\c5_niosii_spi_slvsec.qsys --synthesis=VERILOG --output-directory=D:\00_workspace\FPGA\FPGA_workspace\DE10_Nano\C5_NIOSII_SPI_SLVSEC\c5_niosii_spi_slvsec\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding imx421_poweron_0 [imx421_poweron 1.0]
Progress: Parameterizing module imx421_poweron_0
Progress: Adding laser_dlp_xtrig_controller_0 [laser_dlp_xtrig_controller 1.0]
Progress: Parameterizing module laser_dlp_xtrig_controller_0
Progress: Adding niosii_cpu [niosii_subsys 1.0]
Progress: Parameterizing module niosii_cpu
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding spi [altera_avalon_spi 18.1]
Progress: Parameterizing module spi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: c5_niosii_spi_slvsec.niosii_cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: c5_niosii_spi_slvsec.niosii_cpu.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: c5_niosii_spi_slvsec.niosii_cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: c5_niosii_spi_slvsec.niosii_cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: c5_niosii_spi_slvsec.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: c5_niosii_spi_slvsec.pll_0: Able to implement PLL with user settings
Warning: c5_niosii_spi_slvsec.spi: Interrupt sender spi.irq is not connected to an interrupt receiver
Info: c5_niosii_spi_slvsec: Generating c5_niosii_spi_slvsec "c5_niosii_spi_slvsec" for QUARTUS_SYNTH
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has address signal 10 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.spi_mm_bridge and slave spi.spi_control_port because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.xtrig_mm_bridge and slave laser_dlp_xtrig_controller_0.avms because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.xtrig_mm_bridge and slave laser_dlp_xtrig_controller_0.avms because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.xtrig_mm_bridge and slave laser_dlp_xtrig_controller_0.avms because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master niosii_cpu.xtrig_mm_bridge and slave laser_dlp_xtrig_controller_0.avms because the master has address signal 10 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master niosii_cpu.xtrig_mm_bridge and slave laser_dlp_xtrig_controller_0.avms because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: imx421_poweron_0: "c5_niosii_spi_slvsec" instantiated imx421_poweron "imx421_poweron_0"
Info: laser_dlp_xtrig_controller_0: "c5_niosii_spi_slvsec" instantiated laser_dlp_xtrig_controller "laser_dlp_xtrig_controller_0"
Info: niosii_cpu: "c5_niosii_spi_slvsec" instantiated niosii_subsys "niosii_cpu"
Info: pll_0: "c5_niosii_spi_slvsec" instantiated altera_pll "pll_0"
Info: spi: Starting RTL generation for module 'c5_niosii_spi_slvsec_spi'
Info: spi:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=c5_niosii_spi_slvsec_spi --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0005_spi_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0005_spi_gen//c5_niosii_spi_slvsec_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'c5_niosii_spi_slvsec_spi'
Info: spi: "c5_niosii_spi_slvsec" instantiated altera_avalon_spi "spi"
Info: mm_interconnect_0: "c5_niosii_spi_slvsec" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "c5_niosii_spi_slvsec" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "c5_niosii_spi_slvsec" instantiated altera_reset_controller "rst_controller"
Info: jtag_uart_0: Starting RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0 --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0007_jtag_uart_0_gen//c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0'
Info: jtag_uart_0: "niosii_cpu" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=c5_niosii_spi_slvsec_niosii_cpu_key --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0008_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0008_key_gen//c5_niosii_spi_slvsec_niosii_cpu_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_key'
Info: key: "niosii_cpu" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=c5_niosii_spi_slvsec_niosii_cpu_led --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0009_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0009_led_gen//c5_niosii_spi_slvsec_niosii_cpu_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_led'
Info: led: "niosii_cpu" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "niosii_cpu" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0 --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0010_onchip_memory2_0_gen//c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0'
Info: onchip_memory2_0: "niosii_cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: spi_mm_bridge: "niosii_cpu" instantiated altera_avalon_mm_bridge "spi_mm_bridge"
Info: sw: Starting RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=c5_niosii_spi_slvsec_niosii_cpu_sw --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0012_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0012_sw_gen//c5_niosii_spi_slvsec_niosii_cpu_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_sw'
Info: sw: "niosii_cpu" instantiated altera_avalon_pio "sw"
Info: sysid_qsys_0: "niosii_cpu" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=c5_niosii_spi_slvsec_niosii_cpu_timer_0 --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0014_timer_0_gen//c5_niosii_spi_slvsec_niosii_cpu_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_timer_0'
Info: timer_0: "niosii_cpu" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosii_cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosii_cpu" instantiated altera_irq_mapper "irq_mapper"
Info: niosii_cpu_spi_mm_bridge_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "niosii_cpu_spi_mm_bridge_translator"
Info: spi_spi_control_port_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "spi_spi_control_port_translator"
Info: cpu: Starting RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu --dir=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Kingdel/AppData/Local/Temp/alt8171_6969278503378496997.dir/0018_cpu_gen//c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.02 15:43:13 (*) Starting Nios II generation
Info: cpu: # 2019.10.02 15:43:13 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.02 15:43:15 (*)   Plaintext license not found.
Info: cpu: # 2019.10.02 15:43:15 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.10.02 15:43:18 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.10.02 15:43:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.02 15:43:18 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.02 15:43:18 (*)     Testbench
Info: cpu: # 2019.10.02 15:43:18 (*)     Instruction decoding
Info: cpu: # 2019.10.02 15:43:18 (*)       Instruction fields
Info: cpu: # 2019.10.02 15:43:18 (*)       Instruction decodes
Info: cpu: # 2019.10.02 15:43:20 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.10.02 15:43:20 (*)       Instruction controls
Info: cpu: # 2019.10.02 15:43:20 (*)     Pipeline frontend
Info: cpu: # 2019.10.02 15:43:20 (*)     Pipeline backend
Info: cpu: # 2019.10.02 15:43:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.02 15:43:30 (*)   Creating encrypted RTL
Info: cpu: # 2019.10.02 15:43:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: c5_niosii_spi_slvsec: Done "c5_niosii_spi_slvsec" with 41 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
