INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'shahz' on host 'shahlarious-pc' (Windows NT_amd64 version 6.2) on Mon Jul 10 03:22:30 +0500 2023
INFO: [HLS 200-10] In directory 'F:/Machine-Learning/vivado_labs'
INFO: [HLS 200-10] Opening project 'F:/Machine-Learning/vivado_labs/Lab_8'.
INFO: [HLS 200-10] Opening solution 'F:/Machine-Learning/vivado_labs/Lab_8/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'MASTER' has a depth of '100'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "C:/Xilinx/Vivado/2018.2/msys64/mingw64/bin/g++"
   Compiling test_core.cpp_pre.cpp.tb.cpp
   Compiling apatb_setMem.cpp
   Compiling core.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Value at someMem[0]=0x37
Value at someMem[1]=0x37
Value at someMem[2]=0x37
Value at someMem[3]=0x37
Value at someMem[4]=0x37
Value at someMem[5]=0x37
Value at someMem[6]=0x37
Value at someMem[7]=0x37
Value at someMem[8]=0x37
Value at someMem[9]=0x37
Value at someMem[10]=0x37
Value at someMem[11]=0x37
Value at someMem[12]=0x37
Value at someMem[13]=0x37
Value at someMem[14]=0x37
Value at someMem[15]=0x37
Value at someMem[16]=0x37
Value at someMem[17]=0x37
Value at someMem[18]=0x37
Value at someMem[19]=0x37
Value at someMem[20]=0x37
Value at someMem[21]=0x37
Value at someMem[22]=0x37
Value at someMem[23]=0x37
Value at someMem[24]=0x37
Value at someMem[25]=0x37
Value at someMem[26]=0x37
Value at someMem[27]=0x37
Value at someMem[28]=0x37
Value at someMem[29]=0x37
Value at someMem[30]=0x37
Value at someMem[31]=0x37
Value at someMem[32]=0x37
Value at someMem[33]=0x37
Value at someMem[34]=0x37
Value at someMem[35]=0x37
Value at someMem[36]=0x37
Value at someMem[37]=0x37
Value at someMem[38]=0x37
Value at someMem[39]=0x37
Value at someMem[40]=0x37
Value at someMem[41]=0x37
Value at someMem[42]=0x37
Value at someMem[43]=0x37
Value at someMem[44]=0x37
Value at someMem[45]=0x37
Value at someMem[46]=0x37
Value at someMem[47]=0x37
Value at someMem[48]=0x37
Value at someMem[49]=0x37
Value at someMem[50]=0x37
Value at someMem[51]=0x37
Value at someMem[52]=0x37
Value at someMem[53]=0x37
Value at someMem[54]=0x37
Value at someMem[55]=0x37
Value at someMem[56]=0x37
Value at someMem[57]=0x37
Value at someMem[58]=0x37
Value at someMem[59]=0x37
Value at someMem[60]=0x37
Value at someMem[61]=0x37
Value at someMem[62]=0x37
Value at someMem[63]=0x37
Value at someMem[64]=0x37
Value at someMem[65]=0x37
Value at someMem[66]=0x37
Value at someMem[67]=0x37
Value at someMem[68]=0x37
Value at someMem[69]=0x37
Value at someMem[70]=0x37
Value at someMem[71]=0x37
Value at someMem[72]=0x37
Value at someMem[73]=0x37
Value at someMem[74]=0x37
Value at someMem[75]=0x37
Value at someMem[76]=0x37
Value at someMem[77]=0x37
Value at someMem[78]=0x37
Value at someMem[79]=0x37
Value at someMem[80]=0x37
Value at someMem[81]=0x37
Value at someMem[82]=0x37
Value at someMem[83]=0x37
Value at someMem[84]=0x37
Value at someMem[85]=0x37
Value at someMem[86]=0x37
Value at someMem[87]=0x37
Value at someMem[88]=0x37
Value at someMem[89]=0x37
Value at someMem[90]=0x37
Value at someMem[91]=0x37
Value at someMem[92]=0x37
Value at someMem[93]=0x37
Value at someMem[94]=0x37
Value at someMem[95]=0x37
Value at someMem[96]=0x37
Value at someMem[97]=0x37
Value at someMem[98]=0x37
Value at someMem[99]=0x37
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

F:\Machine-Learning\vivado_labs\Lab_8\solution1\sim\verilog>set PATH= 

F:\Machine-Learning\vivado_labs\Lab_8\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_setMem_top glbl -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s setMem  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_setMem_top glbl -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s setMem 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/AESL_axi_master_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_MASTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_setMem_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_MASTER_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_buffer
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_decoder
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_throttl
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_MASTER_m_axi.v:2236]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.setMem_AXILiteS_s_axi
Compiling module xil_defaultlib.setMem_CRTL_BUS_s_axi
Compiling module xil_defaultlib.setMem_MASTER_m_axi_throttl_defa...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DEPTH=5...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.setMem_MASTER_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.setMem
Compiling module xil_defaultlib.AESL_axi_master_MASTER
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_setMem_top
Compiling module work.glbl
Built simulation snapshot setMem

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/xsim.dir/setMem/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 10 03:22:44 2023...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/setMem/xsim_script.tcl
# xsim {setMem} -autoloadwcfg -tclbatch {setMem.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source setMem.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1465 ns : File "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem.autotb.v" Line 596
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 10 03:22:50 2023...
INFO: [COSIM 212-316] Starting C post checking ...
Value at someMem[0]=0x37
Value at someMem[1]=0x37
Value at someMem[2]=0x37
Value at someMem[3]=0x37
Value at someMem[4]=0x37
Value at someMem[5]=0x37
Value at someMem[6]=0x37
Value at someMem[7]=0x37
Value at someMem[8]=0x37
Value at someMem[9]=0x37
Value at someMem[10]=0x37
Value at someMem[11]=0x37
Value at someMem[12]=0x37
Value at someMem[13]=0x37
Value at someMem[14]=0x37
Value at someMem[15]=0x37
Value at someMem[16]=0x37
Value at someMem[17]=0x37
Value at someMem[18]=0x37
Value at someMem[19]=0x37
Value at someMem[20]=0x37
Value at someMem[21]=0x37
Value at someMem[22]=0x37
Value at someMem[23]=0x37
Value at someMem[24]=0x37
Value at someMem[25]=0x37
Value at someMem[26]=0x37
Value at someMem[27]=0x37
Value at someMem[28]=0x37
Value at someMem[29]=0x37
Value at someMem[30]=0x37
Value at someMem[31]=0x37
Value at someMem[32]=0x37
Value at someMem[33]=0x37
Value at someMem[34]=0x37
Value at someMem[35]=0x37
Value at someMem[36]=0x37
Value at someMem[37]=0x37
Value at someMem[38]=0x37
Value at someMem[39]=0x37
Value at someMem[40]=0x37
Value at someMem[41]=0x37
Value at someMem[42]=0x37
Value at someMem[43]=0x37
Value at someMem[44]=0x37
Value at someMem[45]=0x37
Value at someMem[46]=0x37
Value at someMem[47]=0x37
Value at someMem[48]=0x37
Value at someMem[49]=0x37
Value at someMem[50]=0x37
Value at someMem[51]=0x37
Value at someMem[52]=0x37
Value at someMem[53]=0x37
Value at someMem[54]=0x37
Value at someMem[55]=0x37
Value at someMem[56]=0x37
Value at someMem[57]=0x37
Value at someMem[58]=0x37
Value at someMem[59]=0x37
Value at someMem[60]=0x37
Value at someMem[61]=0x37
Value at someMem[62]=0x37
Value at someMem[63]=0x37
Value at someMem[64]=0x37
Value at someMem[65]=0x37
Value at someMem[66]=0x37
Value at someMem[67]=0x37
Value at someMem[68]=0x37
Value at someMem[69]=0x37
Value at someMem[70]=0x37
Value at someMem[71]=0x37
Value at someMem[72]=0x37
Value at someMem[73]=0x37
Value at someMem[74]=0x37
Value at someMem[75]=0x37
Value at someMem[76]=0x37
Value at someMem[77]=0x37
Value at someMem[78]=0x37
Value at someMem[79]=0x37
Value at someMem[80]=0x37
Value at someMem[81]=0x37
Value at someMem[82]=0x37
Value at someMem[83]=0x37
Value at someMem[84]=0x37
Value at someMem[85]=0x37
Value at someMem[86]=0x37
Value at someMem[87]=0x37
Value at someMem[88]=0x37
Value at someMem[89]=0x37
Value at someMem[90]=0x37
Value at someMem[91]=0x37
Value at someMem[92]=0x37
Value at someMem[93]=0x37
Value at someMem[94]=0x37
Value at someMem[95]=0x37
Value at someMem[96]=0x37
Value at someMem[97]=0x37
Value at someMem[98]=0x37
Value at someMem[99]=0x37
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
