

================================================================
== Vitis HLS Report for 'buf2stream'
================================================================
* Date:           Thu Oct 15 23:47:01 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PING_PONG
* Solution:       original (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.969 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       22| 10.000 ns | 0.220 us |    1|   22|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_WRITE  |       20|       20|         2|          1|          1|    20|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     165|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|     199|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_322_p2                     |     +    |   0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln13_fu_316_p2               |   icmp   |   0|  0|  11|           5|           5|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          15|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_phi_mux_phi_ln167_1_phi_fu_271_p4  |  15|          3|   32|         96|
    |ap_phi_mux_phi_ln167_2_phi_fu_283_p4  |  15|          3|   32|         96|
    |ap_phi_mux_phi_ln167_3_phi_fu_295_p4  |  15|          3|   32|         96|
    |ap_phi_mux_phi_ln167_4_phi_fu_307_p4  |  15|          3|   32|         96|
    |ap_phi_mux_phi_ln167_phi_fu_259_p4    |  15|          3|   32|         96|
    |dst_1_V_blk_n                         |   9|          2|    1|          2|
    |dst_2_V_blk_n                         |   9|          2|    1|          2|
    |dst_3_V_blk_n                         |   9|          2|    1|          2|
    |dst_4_V_blk_n                         |   9|          2|    1|          2|
    |dst_V_blk_n                           |   9|          2|    1|          2|
    |i_reg_245                             |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 165|         34|  172|        507|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |empty_40_reg_369         |  1|   0|    1|          0|
    |i_reg_245                |  5|   0|    5|          0|
    |icmp_ln13_reg_360        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  buf2stream  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  buf2stream  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  buf2stream  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  buf2stream  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  buf2stream  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  buf2stream  | return value |
|buffer_0_address0  | out |    4|  ap_memory |   buffer_0   |     array    |
|buffer_0_ce0       | out |    1|  ap_memory |   buffer_0   |     array    |
|buffer_0_q0        |  in |   32|  ap_memory |   buffer_0   |     array    |
|buffer_1_address0  | out |    4|  ap_memory |   buffer_1   |     array    |
|buffer_1_ce0       | out |    1|  ap_memory |   buffer_1   |     array    |
|buffer_1_q0        |  in |   32|  ap_memory |   buffer_1   |     array    |
|buffer_2_address0  | out |    4|  ap_memory |   buffer_2   |     array    |
|buffer_2_ce0       | out |    1|  ap_memory |   buffer_2   |     array    |
|buffer_2_q0        |  in |   32|  ap_memory |   buffer_2   |     array    |
|buffer_3_address0  | out |    4|  ap_memory |   buffer_3   |     array    |
|buffer_3_ce0       | out |    1|  ap_memory |   buffer_3   |     array    |
|buffer_3_q0        |  in |   32|  ap_memory |   buffer_3   |     array    |
|buffer_4_address0  | out |    4|  ap_memory |   buffer_4   |     array    |
|buffer_4_ce0       | out |    1|  ap_memory |   buffer_4   |     array    |
|buffer_4_q0        |  in |   32|  ap_memory |   buffer_4   |     array    |
|buffer_5_address0  | out |    4|  ap_memory |   buffer_5   |     array    |
|buffer_5_ce0       | out |    1|  ap_memory |   buffer_5   |     array    |
|buffer_5_q0        |  in |   32|  ap_memory |   buffer_5   |     array    |
|buffer_6_address0  | out |    4|  ap_memory |   buffer_6   |     array    |
|buffer_6_ce0       | out |    1|  ap_memory |   buffer_6   |     array    |
|buffer_6_q0        |  in |   32|  ap_memory |   buffer_6   |     array    |
|buffer_7_address0  | out |    4|  ap_memory |   buffer_7   |     array    |
|buffer_7_ce0       | out |    1|  ap_memory |   buffer_7   |     array    |
|buffer_7_q0        |  in |   32|  ap_memory |   buffer_7   |     array    |
|buffer_8_address0  | out |    4|  ap_memory |   buffer_8   |     array    |
|buffer_8_ce0       | out |    1|  ap_memory |   buffer_8   |     array    |
|buffer_8_q0        |  in |   32|  ap_memory |   buffer_8   |     array    |
|buffer_9_address0  | out |    4|  ap_memory |   buffer_9   |     array    |
|buffer_9_ce0       | out |    1|  ap_memory |   buffer_9   |     array    |
|buffer_9_q0        |  in |   32|  ap_memory |   buffer_9   |     array    |
|dst_V_din          | out |   32|   ap_fifo  |     dst_V    |    pointer   |
|dst_V_full_n       |  in |    1|   ap_fifo  |     dst_V    |    pointer   |
|dst_V_write        | out |    1|   ap_fifo  |     dst_V    |    pointer   |
|dst_1_V_din        | out |   32|   ap_fifo  |    dst_1_V   |    pointer   |
|dst_1_V_full_n     |  in |    1|   ap_fifo  |    dst_1_V   |    pointer   |
|dst_1_V_write      | out |    1|   ap_fifo  |    dst_1_V   |    pointer   |
|dst_2_V_din        | out |   32|   ap_fifo  |    dst_2_V   |    pointer   |
|dst_2_V_full_n     |  in |    1|   ap_fifo  |    dst_2_V   |    pointer   |
|dst_2_V_write      | out |    1|   ap_fifo  |    dst_2_V   |    pointer   |
|dst_3_V_din        | out |   32|   ap_fifo  |    dst_3_V   |    pointer   |
|dst_3_V_full_n     |  in |    1|   ap_fifo  |    dst_3_V   |    pointer   |
|dst_3_V_write      | out |    1|   ap_fifo  |    dst_3_V   |    pointer   |
|dst_4_V_din        | out |   32|   ap_fifo  |    dst_4_V   |    pointer   |
|dst_4_V_full_n     |  in |    1|   ap_fifo  |    dst_4_V   |    pointer   |
|dst_4_V_write      | out |    1|   ap_fifo  |    dst_4_V   |    pointer   |
|enable             |  in |    1|   ap_none  |    enable    |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

