Source Block: hdl/library/common/ad_tdd_control.v@167:177@HdlIdDef
  reg             counter_at_tdd_tx_on_2 = 1'b0;
  reg             counter_at_tdd_tx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  // internal signals

  wire   [23:0]   tdd_tx_dp_on_1_s;

Diff Content:
- 172   reg             tdd_enable_d = 1'h0;
+ 172   reg             tdd_enable_synced = 1'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_control.v@165:175
  reg             counter_at_tdd_rx_on_2 = 1'b0;
  reg             counter_at_tdd_rx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_on_2 = 1'b0;
  reg             counter_at_tdd_tx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  // internal signals

Clone Blocks 2:
hdl/library/common/ad_tdd_control.v@164:174
  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;
  reg             counter_at_tdd_rx_on_2 = 1'b0;
  reg             counter_at_tdd_rx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_on_2 = 1'b0;
  reg             counter_at_tdd_tx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;


Clone Blocks 3:
hdl/library/common/ad_tdd_control.v@168:178
  reg             counter_at_tdd_tx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  // internal signals

  wire   [23:0]   tdd_tx_dp_on_1_s;
  wire   [23:0]   tdd_tx_dp_on_2_s;

