./sim/bram.sv
./sim/tb.sv
./src/rtl/peripherals/led_ahb.sv
./src/rtl/peripherals/ahb_interconnect.v
./src/rtl/peripherals/ahb_interconnect_master.sv
./src/rtl/peripherals/ahb_defs.v
./src/rtl/peripherals/mem_ahb_interpreter.sv
./src/rtl/peripherals/timer.v
./src/rtl/peripherals/spi.v
./src/rtl/peripherals/nipcb_ahb.sv
./src/rtl/peripherals/nipcb.v
./src/rtl/core/cm0_top_dbg.v
./src/rtl/core/cm0_top_clk.v
./src/rtl/core/cm0_rst_send_set.v
./src/rtl/core/cm0_rst_sync.v
./src/rtl/core/cm0_stclken_gen.v
./src/rtl/core/cm0_top.v
./src/rtl/core/cm0_pmu_sync_reset.v
./src/rtl/core/cm0_pmu_sync_set.v
./src/rtl/core/cm0_pmu_cdc_send_set.v
./src/rtl/core/cm0_nvic_main.v
./src/rtl/core/cm0_nvic_reg.v
./src/rtl/core/cm0_pmu_acg.v
./src/rtl/core/cm0_pmu_cdc_send_reset.v
./src/rtl/core/cm0_matrix.v
./src/rtl/core/cm0_matrix_sel.v
./src/rtl/core/cm0_nvic.v
./src/rtl/core/cm0_core_dec.v
./src/rtl/core/cm0_core_gpr.v
./src/rtl/core/cm0_core_mul.v
./src/rtl/core/cm0_core_pfu.v
./src/rtl/core/cm0_core_psr.v
./src/rtl/core/cm0_core_spu.v
./src/rtl/core/cm0_dap_ap.v
./src/rtl/core/cm0_dap_ap_cdc.v
./src/rtl/core/cm0_dap_ap_mast.v
./src/rtl/core/cm0_top_sys.v
./src/rtl/core/CORTEXM0.v
./src/rtl/core/cortexm0_pmu.v
./src/rtl/core/cortexm0_rst_ctl.v
./src/rtl/core/cortexm0_wic.v
./src/rtl/core/CORTEXM0DAP.v
./src/rtl/core/CORTEXM0INTEGRATION.v
./src/rtl/core/CM0DbgAHB.v
./src/rtl/core/cm0_dap_ap_mast_defs.v
./src/rtl/core/cm0_dap_cdc_capt_sync.v
./src/rtl/core/cm0_dap_cdc_comb_and.v
./src/rtl/core/cm0_dap_cdc_comb_and_addr.v
./src/rtl/core/cm0_dap_cdc_comb_and_data.v
./src/rtl/core/cm0_dap_cdc_send.v
./src/rtl/core/cm0_dap_cdc_send_addr.v
./src/rtl/core/cm0_dap_cdc_send_data.v
./src/rtl/core/cm0_dap_cdc_send_reset.v
./src/rtl/core/cm0_dap_dp.v
./src/rtl/core/cm0_dap_dp_cdc.v
./src/rtl/core/cm0_dap_dp_jtag.v
./src/rtl/core/cm0_dap_dp_jtag_defs.v
./src/rtl/core/cm0_dap_dp_pwr.v
./src/rtl/core/cm0_dap_dp_sw.v
./src/rtl/core/cm0_dap_dp_sw_defs.v
./src/rtl/core/cm0_dap_jt_cdc_comb_and.v
./src/rtl/core/cm0_dap_sw_cdc_capt_reset.v
./src/rtl/core/cm0_core_ctl.v
./src/rtl/core/cm0_acg.v
./src/rtl/core/cm0_core.v
./src/rtl/core/cm0_core_alu.v
./src/rtl/core/cm0_dbg_bpu.v
./src/rtl/core/cm0_dbg_ctl.v
./src/rtl/core/cm0_dbg_dwt.v
./src/rtl/core/cm0_dbg_if.v
./src/rtl/core/cm0_dbg_reset_sync.v
./src/rtl/core/cm0_dbg_sel.v
./src/rtl/core/cm0_defs.v
./src/rtl/Top.sv
