Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 14d44b4b3e68449c8f5ac8f363c50c68 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.up_down_counter [up_down_counter_default]
Compiling architecture behavior of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture behavior of entity xil_defaultlib.seven_segment [seven_segment_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture beh of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
