;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL -77, 29
	SUB 1, <-1
	JMN <-127, 100
	SUB -7, <-120
	SUB 1, <-1
	SUB 1, <-1
	JMN <92, #100
	JMN <92, #100
	SUB #-129, 503
	SUB 0, @0
	SUB 0, @0
	SUB 12, 50
	SUB 100, @-152
	SUB <0, @2
	SLT 121, 0
	SUB 312, @-10
	ADD #-970, -600
	ADD #-970, -600
	ADD #-970, -600
	SUB 210, 0
	SLT 721, 3
	JMZ 177, 60
	JMZ 177, 60
	SUB @-127, 100
	SUB 121, 0
	SUB @-127, 100
	CMP 12, @10
	CMP <0, 11
	SUB #12, @200
	ADD 210, 230
	SUB -12, 50
	CMP @-97, 60
	SUB <-0, @90
	SUB <-0, @90
	SLT #290, 30
	DAT #-0, #34
	SPL @72, #200
	SUB 1, <-1
	CMP -207, <-120
	SLT -1, 0
	JMN <-127, 100
	SLT -1, 0
	CMP -0, 4
	SUB @7, 522
	CMP -207, <-120
	SUB @7, 522
	SUB @7, 522
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
