*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/pzieba/UEC2/UEC2_LAB2
INFO: Auto-config - VLOG: /home/student/pzieba/UEC2/UEC2_LAB2
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/pzieba/UEC2/UEC2_LAB2/.dvt/default.build
    -f /home/student/pzieba/UEC2/UEC2_LAB2/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/pzieba/UEC2/UEC2_LAB2/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [421 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_uart_basys3.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_uart_basys3.sv [172 ms, 34 lines, SystemVerilog_2012] ...
Loading (2) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/debounce.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/debounce.v [28 ms, 95 lines, Verilog_2001] ...
Loading (3) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/disp_hex_mux.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/disp_hex_mux.v [16 ms, 102 lines, Verilog_2001] ...
Loading (4) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/fifo.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/fifo.v [13 ms, 93 lines, Verilog_2001] ...
Loading (5) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/flag_buf.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/flag_buf.v [7 ms, 49 lines, Verilog_2001] ...
Loading (6) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/mod_m_counter.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/mod_m_counter.v [4 ms, 32 lines, Verilog_2001] ...
Loading (7) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_uart.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_uart.sv [19 ms, 171 lines, SystemVerilog_2012] ...
Loading (8) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/uart.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/uart.v [9 ms, 53 lines, Verilog_2001] ...
Loading (9) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/uart_rx.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/uart_rx.v [11 ms, 98 lines, Verilog_2001] ...
Loading (10) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/uart_tx.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/uart_tx.v [11 ms, 116 lines, Verilog_2001] ...
Loading (11) /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv [5 ms, 71 lines, SystemVerilog_2012] ...
Loading (12) /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [6 ms, 85 lines, Verilog_2001] ...
*** Done invocation #1 [147 ms] ***
*** Total number of lines [999] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [2 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [330 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top_uart_basys3, work.top_uart_tb
Performing mixed post full build step (MIXED - ELAB) [325 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: MISSING_PORT_CONNECTION: Instance 'dut' of module 'top_uart' is missing port connection to input 'btnU'
    at line 39 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv [compile index 11]
*** Warning: MISSING_PORT_CONNECTION: Instance 'dut' of module 'top_uart' is missing port connection to output 'an, seg, dp'
    at line 39 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv [compile index 11]
*** Warning: UNELABORATED_MODULE: Module 'work.flag_buf' is not elaborated
    at line 2 in /home/student/pzieba/UEC2/UEC2_LAB2/rtl/flag_buf.v [compile index 5]
*** Warning: UNELABORATED_MODULE: Module 'work.glbl' is not elaborated
    at line 6 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
Performing mixed post full build step (VLOG - RD) [4 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [51 ms] ...
Performing mixed post full build step (VLOG - ELPC) [1 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Warning: SIGNAL_NEVER_READ: Signal 'tx_full' is never read (connected to sub-instance output port)
    at line 34 in /home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_uart.sv [compile index 7]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'rx' is never written (connected to sub-instance input port)
    at line 18 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv [compile index 11]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx' is never read (connected to sub-instance output port)
    at line 18 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv [compile index 11]
*** Warning: SIGNAL_NEVER_READ: Signal 'rx_monitor' is never read (connected to sub-instance output port)
    at line 19 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv [compile index 11]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx_monitor' is never read (connected to sub-instance output port)
    at line 19 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv [compile index 11]
*** Warning: SIGNAL_NEVER_READ: Signal 'GSR' is never read
    at line 14 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'GTS' is never read
    at line 15 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'GWE' is never used
    at line 16 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'PRLD' is never read
    at line 17 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'GRESTORE' is never read
    at line 18 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'p_up_tmp' is never written
    at line 19 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'PLL_LOCKG' is never read
    at line 20 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'PROGB_GLBL' is never used
    at line 22 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'CCLKO_GLBL' is never used
    at line 23 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'FCSBO_GLBL' is never used
    at line 24 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'DO_GLBL' is never used
    at line 25 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'DI_GLBL' is never used
    at line 26 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDO_GLBL' is never used
    at line 34 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TCK_GLBL' is never used
    at line 35 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDI_GLBL' is never used
    at line 36 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TMS_GLBL' is never used
    at line 37 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TRST_GLBL' is never used
    at line 38 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_CAPTURE_GLBL' is never used
    at line 40 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RESET_GLBL' is never used
    at line 41 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_SHIFT_GLBL' is never used
    at line 42 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_UPDATE_GLBL' is never used
    at line 43 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RUNTEST_GLBL' is never used
    at line 44 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL1_GLBL' is never read
    at line 46 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL2_GLBL' is never read
    at line 47 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL3_GLBL' is never read
    at line 48 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL4_GLBL' is never read
    at line 49 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO1_GLBL' is never read
    at line 51 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO2_GLBL' is never read
    at line 52 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO3_GLBL' is never read
    at line 53 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO4_GLBL' is never read
    at line 54 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 12]
*** Done mixed mode extension build [543 ms] ***
*** Total build time [1s.334ms] ***
