#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Apr 13 21:29:32 2016
# Process ID: 3464
# Log file: C:/Users/AFIT/Documents/VHDL/Counter/planAhead_run_5/planAhead.log
# Journal file: C:/Users/AFIT/Documents/VHDL/Counter/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -135 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/AFIT/Documents/VHDL/Counter/pa.fromHdl.tcl
# create_project -name Counter -dir "C:/Users/AFIT/Documents/VHDL/Counter/planAhead_run_5" -part xc6vlx240tff1156-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "pins.ucf" [current_fileset -constrset]
Adding file 'C:/Users/AFIT/Documents/VHDL/Counter/pins.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Counter $srcset
# add_files [list {pins.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6vlx240tff1156-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/AFIT/Documents/VHDL/Counter/Counter.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ff1156/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [C:/Users/AFIT/Documents/VHDL/Counter/pins.ucf]
Finished Parsing UCF File [C:/Users/AFIT/Documents/VHDL/Counter/pins.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: be385eee
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 698.973 ; gain = 271.441
update_compile_order -fileset sim_1
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
refresh_design
Parsing UCF File [C:/Users/AFIT/Documents/VHDL/Counter/pins.ucf]
Finished Parsing UCF File [C:/Users/AFIT/Documents/VHDL/Counter/pins.ucf]
refresh_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 717.367 ; gain = 0.000
