#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri May 05 17:49:30 2017
# Process ID: 2708
# Current directory: C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.runs/synth_1
# Command line: vivado.exe -log cpu.vds -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.runs/synth_1/cpu.vds
# Journal file: C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top cpu -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in -94 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 272.059 ; gain = 100.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'IF' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:23]
	Parameter INCREMENT_AMOUNT bound to: 4 - type: integer 
	Parameter add bound to: 6'b000000 
	Parameter addi bound to: 6'b001000 
	Parameter andi bound to: 6'b001100 
	Parameter ori bound to: 6'b001101 
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:57]
WARNING: [Synth 8-567] referenced signal 'oldop' should be on the sensitivity list [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:53]
WARNING: [Synth 8-567] referenced signal 'newop' should be on the sensitivity list [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:53]
WARNING: [Synth 8-567] referenced signal 'rd' should be on the sensitivity list [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:53]
WARNING: [Synth 8-567] referenced signal 'rt' should be on the sensitivity list [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:53]
WARNING: [Synth 8-567] referenced signal 'rs' should be on the sensitivity list [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:53]
WARNING: [Synth 8-567] referenced signal 'oldrt' should be on the sensitivity list [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:53]
WARNING: [Synth 8-567] referenced signal 'temp' should be on the sensitivity list [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:93]
INFO: [Synth 8-256] done synthesizing module 'IF' (1#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-638] synthesizing module 'ID' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:23]
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter XOR bound to: 4'b1111 
WARNING: [Synth 8-153] case item 6'bxxxxxx will never be executed [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:31]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (2#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX' (3#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'registerfile' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/registerfile.v:23]
INFO: [Synth 8-256] done synthesizing module 'registerfile' (4#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/registerfile.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (5#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'ID' (6#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-638] synthesizing module 'EXE' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/EXE.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_32bit' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/MUX_32bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_32bit' (7#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/MUX_32bit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-153] case item 32'b0000000000000000000000000000xxxx will never be executed [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/ALU.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/ALU.v:28]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'EXE' (9#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/EXE.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (10#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-256] done synthesizing module 'MEM' (11#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'WB' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-256] done synthesizing module 'WB' (12#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu' (13#1) [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/cpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 308.246 ; gain = 136.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 308.246 ; gain = 136.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kbm5393/Downloads/VivadoDemo/VivadoDemo/ZYBO_MASTER.xdc]
Finished Parsing XDC File [C:/Users/kbm5393/Downloads/VivadoDemo/VivadoDemo/ZYBO_MASTER.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kbm5393/Downloads/VivadoDemo/VivadoDemo/ZYBO_MASTER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 602.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'qb_out_reg[31:0]' into 'qb_wire_reg[31:0]' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/EXE.v:52]
INFO: [Synth 8-4471] merging register 'address_reg[31:0]' into 'alur_out_reg[31:0]' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/MEM.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/IF.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'aluimm_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'regrt_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/Control_Unit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/kbm5393/Downloads/project_1-1/project_1111/project_1111.srcs/sources_1/new/ALU.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MUX_32bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module EXE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP cc/yy/r0, operation Mode is: A*B.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
DSP Report: Generating DSP cc/yy/r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
DSP Report: Generating DSP cc/yy/r0, operation Mode is: A*B.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
DSP Report: Generating DSP cc/yy/r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
DSP Report: operator cc/yy/r0 is absorbed into DSP cc/yy/r0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 602.141 ; gain = 430.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
warning: Removed RAM bb/ccc/RF_reg due to inactive write enable
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cpu         | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|cpu         | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|cpu         | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|cpu         | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[28] ' (FD) to '\aa/instr_reg[29] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[29] ' (FD) to '\aa/instr_reg[31] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[31] ' (FD) to '\aa/instr_reg[30] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[30] ' (FD) to '\aa/instr_reg[25] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[25] ' (FD) to '\aa/instr_reg[26] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[26] ' (FD) to '\aa/instr_reg[27] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[27] ' (FD) to '\aa/instr_reg[18] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[16] ' (FD) to '\aa/instr_reg[13] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[18] ' (FD) to '\aa/instr_reg[20] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[19] ' (FD) to '\aa/instr_reg[22] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[20] ' (FD) to '\aa/instr_reg[23] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[21] ' (FD) to '\aa/instr_reg[5] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[22] ' (FD) to '\aa/instr_reg[2] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[23] ' (FD) to '\aa/instr_reg[4] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[4] ' (FD) to '\aa/instr_reg[6] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\aa/instr_reg[5] )
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[6] ' (FD) to '\aa/instr_reg[7] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[7] ' (FD) to '\aa/instr_reg[3] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[3] ' (FD) to '\aa/instr_reg[14] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[14] ' (FD) to '\aa/instr_reg[15] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[15] ' (FD) to '\aa/instr_reg[8] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[8] ' (FD) to '\aa/instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\aa/instr_reg[9] ' (FD) to '\aa/instr_reg[10] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[28] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[23] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[18] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[25] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[20] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[29] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[31] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[30] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[24] ' (FD) to '\bb/Instr_reg[24] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[25] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[26] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[27] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[16] ' (FD) to '\bb/Instr_reg[16] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[16] ' (FD) to '\bb/Instr_reg[13] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[17] ' (FD) to '\bb/Instr_reg[17] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[18] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[19] ' (FD) to '\bb/Instr_reg[22] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[22] ' (FD) to '\bb/Instr_reg[22] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[19] ' (FD) to '\bb/Instr_reg[22] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[20] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[21] ' (FD) to '\bb/Instr_reg[5] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg_rep_bsel[21] ' (FD) to '\bb/Instr_reg[5] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[22] ' (FD) to '\bb/Instr_reg[2] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[23] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[4] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[5] ' (FD) to '\aa/instr_reg[5] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[6] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[7] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[3] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[14] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[15] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[8] ' (FD) to '\bb/Instr_reg[9] '
INFO: [Synth 8-3886] merging instance '\bb/Instr_reg[9] ' (FD) to '\bb/Instr_reg[10] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bb/endsignal_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cc/endsignal_reg )
INFO: [Synth 8-3886] merging instance '\dd/endsignal_reg ' (FDE) to '\cc/endsignal_reg '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cc/endsignal_reg )
INFO: [Synth 8-3886] merging instance '\ee/endsignal_reg ' (FDE) to '\cc/endsignal_reg '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cc/endsignal_reg )
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[31] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[30] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[29] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[28] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[27] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[26] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[25] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[24] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[23] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[22] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[21] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[20] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[19] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[18] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[17] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[16] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[15] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[14] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[13] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[12] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[11] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[10] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[9] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[8] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[7] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[6] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[5] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[4] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[3] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[2] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[1] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[0] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[31]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[30]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[29]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[28]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[27]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[26]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[25]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[24]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[23]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[22]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[21]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[20]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[19]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[18]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[17]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[16]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[15]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[14]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[13]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[12]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[11]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[10]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[9]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[8]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[7]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[6]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[5]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[4]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[3]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[2]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[1]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\aa/i_reg[0]__0 ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/wreg_reg ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/m2reg_reg ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/wmem_reg ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/aluc_reg[3] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/aluc_reg[2] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/aluc_reg[1] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/aluc_reg[0] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/aluimm_reg ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\bb/aaa/regrt_reg ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[31] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[30] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[29] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[28] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[27] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[26] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[25] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[24] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[23] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[22] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[21] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[20] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[19] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[18] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[17] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[16] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[15] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[14] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[13] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[12] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[11] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[10] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[9] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[8] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[7] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[6] ) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (\cc/yy/r_reg[5] ) is unused and will be removed from module cpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 602.141 ; gain = 430.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 602.141 ; gain = 430.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 324 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 602.141 ; gain = 107.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 602.141 ; gain = 430.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 602.141 ; gain = 412.566
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 602.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 05 17:50:09 2017...
