library verilog;
use verilog.vl_types.all;
entity alu is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        start           : in     vl_logic;
        A               : in     vl_logic_vector(7 downto 0);
        B               : in     vl_logic_vector(7 downto 0);
        opcode          : in     vl_logic_vector(3 downto 0);
        result          : out    vl_logic_vector(15 downto 0);
        Z               : out    vl_logic;
        N               : out    vl_logic;
        V               : out    vl_logic;
        done            : out    vl_logic
    );
end alu;
