{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701187734250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701187734260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 21:38:54 2023 " "Processing started: Tue Nov 28 21:38:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701187734260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187734260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187734260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701187735618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701187735618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/scaledclock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_wrapper " "Found entity 1: slave_wrapper" {  } { { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751814 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.sv(92) " "Verilog HDL information at slave_port.sv(92): always construct contains both blocking and non-blocking assignments" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701187751825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Wrapper " "Found entity 1: InterConn_Wrapper" {  } { { "InterConn_Wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Multiplexer " "Found entity 1: InterConn_Multiplexer" {  } { { "InterConn_Multiplexer.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterConn_Arbitter.sv(131) " "Verilog HDL information at InterConn_Arbitter.sv(131): always construct contains both blocking and non-blocking assignments" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701187751875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_arbitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_arbitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Arbitter " "Found entity 1: InterConn_Arbitter" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "master_module.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "event_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file event_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 event_handler " "Found entity 1: event_handler" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_commands.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_commands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_commands " "Found entity 1: input_commands" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_directtomaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_directtomaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_directToMaster " "Found entity 1: Top_directToMaster" {  } { { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_directtomaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_directtomaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_directToMaster " "Found entity 1: tb_Top_directToMaster" {  } { { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187751944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187751944 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(51) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(51): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(53) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(53): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.sv(27) " "Verilog HDL Parameter Declaration warning at master_in_port.sv(27): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751963 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(53) " "Verilog HDL Parameter Declaration warning at input_commands.sv(53): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751963 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(54) " "Verilog HDL Parameter Declaration warning at input_commands.sv(54): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751963 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(58) " "Verilog HDL Parameter Declaration warning at input_commands.sv(58): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751963 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "event_handler event_handler.sv(25) " "Verilog HDL Parameter Declaration warning at event_handler.sv(25): Parameter Declaration in module \"event_handler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751963 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_directToMaster Top_directToMaster.sv(30) " "Verilog HDL Parameter Declaration warning at Top_directToMaster.sv(30): Parameter Declaration in module \"Top_directToMaster\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701187751963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_tb " "Elaborating entity \"Top_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701187752033 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Top_tb.sv(31) " "Verilog HDL warning at Top_tb.sv(31): assignments to clk create a combinational loop" {  } { { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 31 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1701187752033 "|Top_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top_tb.sv(175) " "Verilog HDL warning at Top_tb.sv(175): ignoring unsupported system task" {  } { { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 175 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1701187752033 "|Top_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top Top:DUT " "Elaborating entity \"Top\" for hierarchy \"Top:DUT\"" {  } { { "Top_tb.sv" "DUT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_commands Top:DUT\|input_commands:C_INPUTS " "Elaborating entity \"input_commands\" for hierarchy \"Top:DUT\|input_commands:C_INPUTS\"" {  } { { "Top.sv" "C_INPUTS" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 input_commands.sv(42) " "Verilog HDL assignment warning at input_commands.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 input_commands.sv(43) " "Verilog HDL assignment warning at input_commands.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 input_commands.sv(44) " "Verilog HDL assignment warning at input_commands.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 input_commands.sv(84) " "Verilog HDL assignment warning at input_commands.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 input_commands.sv(85) " "Verilog HDL assignment warning at input_commands.sv(85): truncated value with size 32 to match size of target (1)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 input_commands.sv(87) " "Verilog HDL assignment warning at input_commands.sv(87): truncated value with size 32 to match size of target (1)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 input_commands.sv(88) " "Verilog HDL assignment warning at input_commands.sv(88): truncated value with size 32 to match size of target (1)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 input_commands.sv(210) " "Verilog HDL assignment warning at input_commands.sv(210): truncated value with size 32 to match size of target (2)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 input_commands.sv(215) " "Verilog HDL assignment warning at input_commands.sv(215): truncated value with size 32 to match size of target (2)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 input_commands.sv(217) " "Verilog HDL assignment warning at input_commands.sv(217): truncated value with size 32 to match size of target (2)" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752073 "|Top_tb|Top:DUT|input_commands:C_INPUTS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_module Top:DUT\|master_module:MASTER1 " "Elaborating entity \"master_module\" for hierarchy \"Top:DUT\|master_module:MASTER1\"" {  } { { "Top.sv" "MASTER1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port Top:DUT\|master_module:MASTER1\|master_port:MASTER_PORT " "Elaborating entity \"master_port\" for hierarchy \"Top:DUT\|master_module:MASTER1\|master_port:MASTER_PORT\"" {  } { { "master_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_in_port Top:DUT\|master_module:MASTER1\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT " "Elaborating entity \"master_in_port\" for hierarchy \"Top:DUT\|master_module:MASTER1\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT\"" {  } { { "master_port.sv" "MASTER_IN_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_out_port Top:DUT\|master_module:MASTER1\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT " "Elaborating entity \"master_out_port\" for hierarchy \"Top:DUT\|master_module:MASTER1\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT\"" {  } { { "master_port.sv" "MASTER_OUT_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(408) " "Verilog HDL assignment warning at master_out_port.sv(408): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 "|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(466) " "Verilog HDL assignment warning at master_out_port.sv(466): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 "|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(481) " "Verilog HDL assignment warning at master_out_port.sv(481): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 "|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(535) " "Verilog HDL assignment warning at master_out_port.sv(535): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 "|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(574) " "Verilog HDL assignment warning at master_out_port.sv(574): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 "|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(589) " "Verilog HDL assignment warning at master_out_port.sv(589): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 "|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(760) " "Verilog HDL assignment warning at master_out_port.sv(760): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752134 "|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "event_handler Top:DUT\|master_module:MASTER1\|event_handler:event_handle " "Elaborating entity \"event_handler\" for hierarchy \"Top:DUT\|master_module:MASTER1\|event_handler:event_handle\"" {  } { { "master_module.sv" "event_handle" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(56) " "Verilog HDL assignment warning at event_handler.sv(56): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752174 "|Top_tb|Top:DUT|master_module:MASTER1|event_handler:event_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(58) " "Verilog HDL assignment warning at event_handler.sv(58): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752174 "|Top_tb|Top:DUT|master_module:MASTER1|event_handler:event_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(67) " "Verilog HDL assignment warning at event_handler.sv(67): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752174 "|Top_tb|Top:DUT|master_module:MASTER1|event_handler:event_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(69) " "Verilog HDL assignment warning at event_handler.sv(69): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752174 "|Top_tb|Top:DUT|master_module:MASTER1|event_handler:event_handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Wrapper Top:DUT\|InterConn_Wrapper:BUS " "Elaborating entity \"InterConn_Wrapper\" for hierarchy \"Top:DUT\|InterConn_Wrapper:BUS\"" {  } { { "Top.sv" "BUS" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Arbitter Top:DUT\|InterConn_Wrapper:BUS\|InterConn_Arbitter:Arbitter1 " "Elaborating entity \"InterConn_Arbitter\" for hierarchy \"Top:DUT\|InterConn_Wrapper:BUS\|InterConn_Arbitter:Arbitter1\"" {  } { { "InterConn_Wrapper.sv" "Arbitter1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "split_enabled InterConn_Arbitter.sv(54) " "Verilog HDL or VHDL warning at InterConn_Arbitter.sv(54): object \"split_enabled\" assigned a value but never read" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701187752194 "|Top_tb|Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Multiplexer Top:DUT\|InterConn_Wrapper:BUS\|InterConn_Multiplexer:Mux1 " "Elaborating entity \"InterConn_Multiplexer\" for hierarchy \"Top:DUT\|InterConn_Wrapper:BUS\|InterConn_Multiplexer:Mux1\"" {  } { { "InterConn_Wrapper.sv" "Mux1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_wrapper Top:DUT\|slave_wrapper:SLAVE_1 " "Elaborating entity \"slave_wrapper\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\"" {  } { { "Top.sv" "SLAVE_1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port Top:DUT\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\"" {  } { { "slave_wrapper.sv" "SLAVE_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752224 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port.sv(94) " "Verilog HDL Case Statement information at slave_port.sv(94): all case item expressions in this case statement are onehot" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701187752224 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(224) " "Verilog HDL assignment warning at slave_port.sv(224): truncated value with size 32 to match size of target (5)" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752224 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(237) " "Verilog HDL assignment warning at slave_port.sv(237): truncated value with size 32 to match size of target (5)" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752224 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port.sv(217) " "Verilog HDL Case Statement information at slave_port.sv(217): all case item expressions in this case statement are onehot" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701187752234 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port Top:DUT\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "slave_port.sv" "SLAVE_IN_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(110) " "Verilog HDL assignment warning at slave_in_port.sv(110): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(123) " "Verilog HDL assignment warning at slave_in_port.sv(123): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(130) " "Verilog HDL assignment warning at slave_in_port.sv(130): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(182) " "Verilog HDL assignment warning at slave_in_port.sv(182): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(183) " "Verilog HDL assignment warning at slave_in_port.sv(183): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(191) " "Verilog HDL assignment warning at slave_in_port.sv(191): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(192) " "Verilog HDL assignment warning at slave_in_port.sv(192): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(275) " "Verilog HDL assignment warning at slave_in_port.sv(275): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701187752244 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port Top:DUT\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "slave_port.sv" "SLAVE_OUT_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752254 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_out_port.sv(34) " "Verilog HDL Case Statement information at slave_out_port.sv(34): all case item expressions in this case statement are onehot" {  } { { "slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv" 34 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701187752264 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM " "Elaborating entity \"BRAM\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\"" {  } { { "slave_wrapper.sv" "BRAM" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "altsyncram_component" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4KBRAM.mif " "Parameter \"init_file\" = \"4KBRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187752515 ""}  } { { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701187752515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgl1 " "Found entity 1: altsyncram_lgl1" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187752586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187752586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgl1 Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated " "Elaborating entity \"altsyncram_lgl1\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipb2 " "Found entity 1: altsyncram_ipb2" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187752636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187752636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipb2 Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1 " "Elaborating entity \"altsyncram_ipb2\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\"" {  } { { "db/altsyncram_lgl1.tdf" "altsyncram1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187752636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "mgl_prim2" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187753652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187753673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112686925 " "Parameter \"NODE_NAME\" = \"1112686925\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701187753673 ""}  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701187753673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187753793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187753914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187754027 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top:DUT\|clk " "Net \"Top:DUT\|clk\" is missing source, defaulting to GND" {  } { { "Top.sv" "clk" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701187754198 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701187754198 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "Top_tb.sv" "clk" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701187754198 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701187754198 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701187754401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.28.21:39:18 Progress: Loading sldb3d81451/alt_sld_fab_wrapper_hw.tcl " "2023.11.28.21:39:18 Progress: Loading sldb3d81451/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187758142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187760934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187761132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187763872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187763962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187764064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187764185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187764195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187764195 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701187764909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb3d81451/alt_sld_fab.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187765122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187765122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187765224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187765224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187765236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187765236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187765295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187765295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187765387 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187765387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187765387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701187765448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187765448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187767569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701187767990 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701187768090 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701187768090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187768281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg " "Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187768880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701187769579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701187769579 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 332 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 353 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top:DUT\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 374 0 0 } } { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769762 "|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701187769803 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701187769803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "446 " "Implemented 446 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701187769803 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701187769803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701187769803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701187769842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 21:39:29 2023 " "Processing ended: Tue Nov 28 21:39:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701187769842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701187769842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701187769842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701187769842 ""}
